// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "01/15/2024 13:45:33"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	clk,
	reset,
	diachi,
	lenh,
	reg8,
	reg18,
	reg19,
	reg20,
	reg21,
	reg22);
input 	clk;
input 	reset;
output 	[63:0] diachi;
output 	[31:0] lenh;
output 	[63:0] reg8;
output 	[63:0] reg18;
output 	[63:0] reg19;
output 	[63:0] reg20;
output 	[63:0] reg21;
output 	[63:0] reg22;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \reset~input_o ;
wire \adder1|Add0~1_sumout ;
wire \adder1|Add0~10 ;
wire \adder1|Add0~13_sumout ;
wire \adder1|Add0~14 ;
wire \adder1|Add0~17_sumout ;
wire \im|Mux1~0_combout ;
wire \im|Mux1~1_combout ;
wire \im|Mux1~2_combout ;
wire \im|Mux29~0_combout ;
wire \im|Mux29~1_combout ;
wire \im|Mux29~2_combout ;
wire \im|Mux30~0_combout ;
wire \im|Mux30~1_combout ;
wire \im|Mux30~2_combout ;
wire \immextr|Mux5~0_combout ;
wire \immextr|Mux11~0_combout ;
wire \im|Mux16~0_combout ;
wire \im|Mux16~1_combout ;
wire \im|Mux16~2_combout ;
wire \i1|inst~8_combout ;
wire \im|Mux13~0_combout ;
wire \im|Mux13~1_combout ;
wire \im|Mux13~2_combout ;
wire \im|Mux12~0_combout ;
wire \im|Mux12~1_combout ;
wire \im|Mux12~2_combout ;
wire \immextr|Mux3~0_combout ;
wire \im|Mux17~0_combout ;
wire \im|Mux17~1_combout ;
wire \im|Mux17~2_combout ;
wire \i1|inst~7_combout ;
wire \im|Mux14~0_combout ;
wire \im|Mux14~1_combout ;
wire \im|Mux14~2_combout ;
wire \immextr|Mux2~0_combout ;
wire \im|Mux19~2_combout ;
wire \im|Mux19~3_combout ;
wire \im|Mux19~4_combout ;
wire \i1|inst~5_combout ;
wire \im|Mux0~0_combout ;
wire \im|Mux0~1_combout ;
wire \im|Mux0~2_combout ;
wire \im|Mux7~2_combout ;
wire \im|Mux7~0_combout ;
wire \im|Mux15~0_combout ;
wire \im|Mux7~4_combout ;
wire \im|Mux15~1_combout ;
wire \im|Mux15~2_combout ;
wire \immextr|Mux0~0_combout ;
wire \adder2|Add0~2 ;
wire \adder2|Add0~6 ;
wire \adder2|Add0~10 ;
wire \adder2|Add0~14 ;
wire \adder2|Add0~18 ;
wire \adder2|Add0~21_sumout ;
wire \im|Mux31~0_combout ;
wire \im|Mux31~1_combout ;
wire \im|Mux31~2_combout ;
wire \i1|inst~9_combout ;
wire \immextr|Mux4~0_combout ;
wire \adder2|Add0~17_sumout ;
wire \im|Mux10~0_combout ;
wire \im|Mux19~0_combout ;
wire \im|Mux10~1_combout ;
wire \im|Mux19~1_combout ;
wire \im|Mux18~0_combout ;
wire \i1|inst~6_combout ;
wire \immextr|Mux1~0_combout ;
wire \adder2|Add0~5_sumout ;
wire \adder1|Add0~2 ;
wire \adder1|Add0~5_sumout ;
wire \adder2|Add0~9_sumout ;
wire \adder1|Add0~6 ;
wire \adder1|Add0~9_sumout ;
wire \adder2|Add0~13_sumout ;
wire \im|Mux2~2_combout ;
wire \im|Mux2~3_combout ;
wire \im|Mux2~4_combout ;
wire \im|Mux5~0_combout ;
wire \im|Mux5~1_combout ;
wire \im|Mux5~2_combout ;
wire \im|Mux4~0_combout ;
wire \im|Mux4~1_combout ;
wire \im|Mux4~2_combout ;
wire \i2|Memread~0_combout ;
wire \im|Mux3~2_combout ;
wire \im|Mux3~3_combout ;
wire \im|Mux3~4_combout ;
wire \im|Mux7~1_combout ;
wire \im|Mux7~3_combout ;
wire \im|Mux7~5_combout ;
wire \im|Mux6~0_combout ;
wire \im|Mux6~1_combout ;
wire \im|Mux6~2_combout ;
wire \i2|Memread~1_combout ;
wire \i2|Memread~2_combout ;
wire \i2|Memread~q ;
wire \im|Mux8~0_combout ;
wire \im|Mux8~1_combout ;
wire \im|Mux8~2_combout ;
wire \i1|inst~0_combout ;
wire \im|Mux23~0_combout ;
wire \im|Mux23~1_combout ;
wire \i1|inst~1_combout ;
wire \im|Mux22~0_combout ;
wire \im|Mux22~1_combout ;
wire \im|Mux22~2_combout ;
wire \i1|inst~2_combout ;
wire \hu|stall~0_combout ;
wire \im|Mux21~0_combout ;
wire \im|Mux21~1_combout ;
wire \im|Mux21~2_combout ;
wire \i1|inst~3_combout ;
wire \im|Mux20~0_combout ;
wire \im|Mux20~1_combout ;
wire \im|Mux20~2_combout ;
wire \i1|inst~4_combout ;
wire \hu|stall~1_combout ;
wire \hu|stall~2_combout ;
wire \hu|stall~3_combout ;
wire \hu|stall~4_combout ;
wire \i1|inst[12]~10_combout ;
wire \adder2|Add0~1_sumout ;
wire \pc|PC_out[0]~0_combout ;
wire \im|Mux9~0_combout ;
wire \im|Mux9~1_combout ;
wire \im|Mux9~2_combout ;
wire \im|Mux9~3_combout ;
wire \im|Mux3~1_combout ;
wire \im|Mux2~0_combout ;
wire \im|Mux3~0_combout ;
wire \im|Mux2~1_combout ;
wire \im|Mux10~2_combout ;
wire \cu|WideOr2~0_combout ;
wire \i2|Regwrite~0_combout ;
wire \i2|Regwrite~q ;
wire \i3|Regwrite~q ;
wire \i4|Regwrite~q ;
wire \i3|Memread~q ;
wire \i4|Memtoreg~q ;
wire \i2|Memwrite~0_combout ;
wire \i2|Memwrite~q ;
wire \i3|Memwrite~q ;
wire \m1|Mux40~0_combout ;
wire \f1|always0~0_combout ;
wire \m2|Mux46~0_combout ;
wire \m2|Mux46~1_combout ;
wire \m2|Mux46~2_combout ;
wire \m2|Mux46~3_combout ;
wire \m2|Mux46~4_combout ;
wire \m2|Mux46~5_combout ;
wire \m2|Mux63~0_combout ;
wire \datamem|mem[0][0]~1300_combout ;
wire \datamem|mem[0][0]~q ;
wire \m2|Mux58~0_combout ;
wire \datamem|mem[0][5]~q ;
wire \m2|Mux59~0_combout ;
wire \datamem|mem[0][4]~q ;
wire \cu|WideOr0~0_combout ;
wire \i2|Alusrc~0_combout ;
wire \i2|Alusrc~q ;
wire \datamem|mem[0][3]~q ;
wire \m2|Mux62~0_combout ;
wire \datamem|mem[0][1]~q ;
wire \datamem|mem[1][1]~q ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a60~portbdataout ;
wire \mux1|Y[2]~56_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \m1|Mux40~1_combout ;
wire \m1|Mux40~2_combout ;
wire \m1|Mux40~3_combout ;
wire \m1|Mux40~4_combout ;
wire \m1|Mux40~5_combout ;
wire \m1|Mux40~6_combout ;
wire \m1|Mux61~0_combout ;
wire \im|Mux11~0_combout ;
wire \im|Mux11~1_combout ;
wire \im|Mux11~2_combout ;
wire \ac|Decoder0~0_combout ;
wire \i2|aluop~0_combout ;
wire \i2|aluop~1_combout ;
wire \ac|Mux1~0_combout ;
wire \im|Mux25~0_combout ;
wire \ac|operation[0]~0_combout ;
wire \ac|Decoder0~1_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \m1|Mux62~0_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \m1|Mux63~0_combout ;
wire \alu|Add0~258_cout ;
wire \alu|Add0~62 ;
wire \alu|Add0~58 ;
wire \alu|Add0~69_sumout ;
wire \i3|result_out_alu~17_combout ;
wire \datamem|Decoder1~12_combout ;
wire \datamem|Decoder2~15_combout ;
wire \datamem|mem~329_combout ;
wire \datamem|Decoder0~5_combout ;
wire \datamem|mem[2][7]~93_combout ;
wire \datamem|mem[2][1]~q ;
wire \datamem|Decoder1~16_combout ;
wire \datamem|Decoder2~16_combout ;
wire \datamem|mem[34][0]~94_combout ;
wire \datamem|Decoder1~2_combout ;
wire \datamem|mem[34][0]~95_combout ;
wire \datamem|mem~330_combout ;
wire \datamem|Decoder1~13_combout ;
wire \datamem|Decoder2~6_combout ;
wire \datamem|mem[8][6]~53_combout ;
wire \datamem|mem[4][4]~54_combout ;
wire \datamem|mem~314_combout ;
wire \datamem|Decoder4~7_combout ;
wire \datamem|Decoder0~4_combout ;
wire \datamem|mem[4][7]~56_combout ;
wire \datamem|mem[4][1]~q ;
wire \datamem|Decoder1~17_combout ;
wire \datamem|Decoder2~8_combout ;
wire \datamem|mem[40][4]~57_combout ;
wire \datamem|mem[36][0]~58_combout ;
wire \datamem|mem~315_combout ;
wire \datamem|Decoder1~15_combout ;
wire \datamem|Decoder2~23_combout ;
wire \datamem|mem[10][6]~115_combout ;
wire \datamem|mem[6][0]~136_combout ;
wire \datamem|mem~344_combout ;
wire \datamem|Decoder4~9_combout ;
wire \datamem|Decoder1~45_combout ;
wire \datamem|Decoder2~38_combout ;
wire \datamem|mem[9][4]~188_combout ;
wire \datamem|Decoder1~46_combout ;
wire \datamem|mem[5][6]~205_combout ;
wire \datamem|mem~374_combout ;
wire \datamem|mem~375_combout ;
wire \datamem|mem[5][7]~1237_combout ;
wire \datamem|mem[5][1]~q ;
wire \datamem|Decoder1~49_combout ;
wire \datamem|Decoder2~40_combout ;
wire \datamem|mem[41][4]~193_combout ;
wire \datamem|Decoder1~50_combout ;
wire \datamem|mem[37][5]~208_combout ;
wire \datamem|mem~376_combout ;
wire \datamem|mem[37][5]~1236_combout ;
wire \datamem|Decoder1~31_combout ;
wire \datamem|Decoder2~31_combout ;
wire \datamem|mem[33][3]~170_combout ;
wire \datamem|mem~377_combout ;
wire \datamem|Decoder1~32_combout ;
wire \datamem|mem[37][7]~1235_combout ;
wire \datamem|mem[37][1]~q ;
wire \datamem|Decoder1~53_combout ;
wire \datamem|Decoder2~42_combout ;
wire \datamem|mem[25][6]~198_combout ;
wire \datamem|Decoder1~54_combout ;
wire \datamem|mem[21][3]~211_combout ;
wire \datamem|mem~378_combout ;
wire \datamem|mem[21][3]~1234_combout ;
wire \datamem|Decoder1~35_combout ;
wire \datamem|Decoder2~33_combout ;
wire \datamem|mem[17][7]~175_combout ;
wire \datamem|mem~379_combout ;
wire \datamem|Decoder1~36_combout ;
wire \datamem|mem[21][7]~1233_combout ;
wire \datamem|mem[21][1]~q ;
wire \datamem|Decoder1~57_combout ;
wire \datamem|Decoder2~44_combout ;
wire \datamem|mem[57][2]~203_combout ;
wire \datamem|Decoder1~58_combout ;
wire \datamem|mem[53][4]~214_combout ;
wire \datamem|mem~380_combout ;
wire \datamem|mem[53][4]~1232_combout ;
wire \datamem|Decoder1~39_combout ;
wire \datamem|Decoder2~35_combout ;
wire \datamem|mem[49][7]~180_combout ;
wire \datamem|mem~381_combout ;
wire \datamem|Decoder1~40_combout ;
wire \datamem|mem[53][7]~1231_combout ;
wire \datamem|mem[53][1]~q ;
wire \datamem|Mux62~10_combout ;
wire \datamem|Decoder1~37_combout ;
wire \datamem|Decoder2~34_combout ;
wire \datamem|mem[17][7]~178_combout ;
wire \datamem|Decoder1~38_combout ;
wire \datamem|mem[13][4]~217_combout ;
wire \datamem|mem~382_combout ;
wire \datamem|mem[13][4]~1230_combout ;
wire \datamem|Decoder1~43_combout ;
wire \datamem|Decoder2~37_combout ;
wire \datamem|mem[9][4]~185_combout ;
wire \datamem|mem~383_combout ;
wire \datamem|Decoder1~44_combout ;
wire \datamem|mem[13][7]~1229_combout ;
wire \datamem|mem[13][1]~q ;
wire \datamem|Decoder1~41_combout ;
wire \datamem|Decoder2~36_combout ;
wire \datamem|mem[49][7]~183_combout ;
wire \datamem|Decoder1~42_combout ;
wire \datamem|mem[45][2]~220_combout ;
wire \datamem|mem~384_combout ;
wire \datamem|mem[45][2]~1228_combout ;
wire \datamem|Decoder1~47_combout ;
wire \datamem|Decoder2~39_combout ;
wire \datamem|mem[41][4]~190_combout ;
wire \datamem|mem~385_combout ;
wire \datamem|Decoder1~48_combout ;
wire \datamem|mem[45][7]~1227_combout ;
wire \datamem|mem[45][1]~q ;
wire \datamem|Decoder1~33_combout ;
wire \datamem|Decoder2~32_combout ;
wire \datamem|mem[33][3]~173_combout ;
wire \datamem|Decoder1~34_combout ;
wire \datamem|mem[29][6]~223_combout ;
wire \datamem|mem~386_combout ;
wire \datamem|mem[29][6]~1226_combout ;
wire \datamem|Decoder1~51_combout ;
wire \datamem|Decoder2~41_combout ;
wire \datamem|mem[25][6]~195_combout ;
wire \datamem|mem~387_combout ;
wire \datamem|Decoder1~52_combout ;
wire \datamem|mem[29][7]~1225_combout ;
wire \datamem|mem[29][1]~q ;
wire \datamem|Decoder1~59_combout ;
wire \datamem|Decoder2~45_combout ;
wire \datamem|mem[61][7]~226_combout ;
wire \datamem|Decoder1~60_combout ;
wire \datamem|mem[61][7]~227_combout ;
wire \datamem|mem~388_combout ;
wire \datamem|mem[61][7]~1224_combout ;
wire \datamem|Decoder1~55_combout ;
wire \datamem|Decoder2~43_combout ;
wire \datamem|mem[57][2]~200_combout ;
wire \datamem|mem~389_combout ;
wire \datamem|Decoder1~56_combout ;
wire \datamem|mem[61][7]~1223_combout ;
wire \datamem|mem[61][1]~q ;
wire \datamem|Mux62~11_combout ;
wire \datamem|mem[9][4]~186_combout ;
wire \datamem|mem~366_combout ;
wire \datamem|mem[9][4]~1245_combout ;
wire \datamem|mem~367_combout ;
wire \datamem|mem[9][7]~1244_combout ;
wire \datamem|mem[9][1]~q ;
wire \datamem|mem[41][4]~191_combout ;
wire \datamem|mem~368_combout ;
wire \datamem|mem[41][4]~1243_combout ;
wire \datamem|mem~369_combout ;
wire \datamem|mem[41][7]~1242_combout ;
wire \datamem|mem[41][1]~q ;
wire \datamem|mem[25][6]~196_combout ;
wire \datamem|mem~370_combout ;
wire \datamem|mem[25][6]~1241_combout ;
wire \datamem|mem~371_combout ;
wire \datamem|mem[25][7]~1240_combout ;
wire \datamem|mem[25][1]~q ;
wire \datamem|mem[57][2]~201_combout ;
wire \datamem|mem~372_combout ;
wire \datamem|mem[57][2]~1239_combout ;
wire \datamem|mem~373_combout ;
wire \datamem|mem[57][7]~1238_combout ;
wire \datamem|mem[57][1]~q ;
wire \datamem|Mux62~9_combout ;
wire \datamem|mem[17][7]~176_combout ;
wire \datamem|mem~362_combout ;
wire \datamem|mem[17][7]~1249_combout ;
wire \datamem|mem~363_combout ;
wire \datamem|mem[17][7]~1248_combout ;
wire \datamem|mem[17][1]~q ;
wire \datamem|mem[49][7]~181_combout ;
wire \datamem|mem~364_combout ;
wire \datamem|mem[49][7]~1247_combout ;
wire \datamem|mem~365_combout ;
wire \datamem|mem[49][7]~1246_combout ;
wire \datamem|mem[49][1]~q ;
wire \datamem|Mux62~20_combout ;
wire \datamem|Mux62~21_combout ;
wire \datamem|Decoder4~3_combout ;
wire \datamem|Decoder2~7_combout ;
wire \datamem|Decoder1~14_combout ;
wire \datamem|Decoder0~1_combout ;
wire \datamem|mem~301_combout ;
wire \datamem|mem~302_combout ;
wire \datamem|mem~303_combout ;
wire \datamem|mem~304_combout ;
wire \datamem|mem[8][1]~q ;
wire \datamem|Decoder4~4_combout ;
wire \datamem|mem[40][4]~30_combout ;
wire \datamem|Decoder1~18_combout ;
wire \datamem|Decoder2~9_combout ;
wire \datamem|mem[40][4]~31_combout ;
wire \datamem|Decoder1~19_combout ;
wire \datamem|mem[40][4]~32_combout ;
wire \datamem|mem~305_combout ;
wire \datamem|mem~306_combout ;
wire \datamem|mem~307_combout ;
wire \datamem|mem[40][4]~1296_combout ;
wire \datamem|mem[40][7]~36_combout ;
wire \datamem|mem[40][1]~q ;
wire \datamem|Decoder1~20_combout ;
wire \datamem|Decoder1~21_combout ;
wire \datamem|Decoder4~5_combout ;
wire \datamem|Decoder2~10_combout ;
wire \datamem|mem[24][1]~37_combout ;
wire \datamem|Decoder1~22_combout ;
wire \datamem|Decoder2~11_combout ;
wire \datamem|mem[24][1]~38_combout ;
wire \datamem|Decoder1~23_combout ;
wire \datamem|mem[24][1]~39_combout ;
wire \datamem|mem~308_combout ;
wire \datamem|mem~309_combout ;
wire \datamem|mem~310_combout ;
wire \datamem|Decoder0~2_combout ;
wire \datamem|mem[24][1]~43_combout ;
wire \datamem|mem[24][7]~44_combout ;
wire \datamem|mem[24][1]~q ;
wire \datamem|Decoder1~24_combout ;
wire \datamem|Decoder1~25_combout ;
wire \datamem|Decoder4~6_combout ;
wire \datamem|Decoder2~12_combout ;
wire \datamem|mem[56][1]~45_combout ;
wire \datamem|Decoder1~26_combout ;
wire \datamem|Decoder2~13_combout ;
wire \datamem|mem[56][1]~46_combout ;
wire \datamem|Decoder1~27_combout ;
wire \datamem|mem[56][1]~47_combout ;
wire \datamem|mem~311_combout ;
wire \datamem|mem~312_combout ;
wire \datamem|mem~313_combout ;
wire \datamem|Decoder0~3_combout ;
wire \datamem|mem[56][1]~51_combout ;
wire \datamem|mem[56][7]~52_combout ;
wire \datamem|mem[56][1]~q ;
wire \datamem|Mux62~0_combout ;
wire \datamem|Decoder1~4_combout ;
wire \datamem|Decoder1~5_combout ;
wire \datamem|Decoder4~1_combout ;
wire \datamem|Decoder2~2_combout ;
wire \datamem|mem[16][2]~8_combout ;
wire \datamem|Decoder1~6_combout ;
wire \datamem|Decoder2~3_combout ;
wire \datamem|mem[16][2]~9_combout ;
wire \datamem|Decoder1~7_combout ;
wire \datamem|mem[16][2]~10_combout ;
wire \datamem|mem~295_combout ;
wire \datamem|mem~296_combout ;
wire \datamem|mem~297_combout ;
wire \datamem|mem[16][2]~1298_combout ;
wire \datamem|mem[16][7]~14_combout ;
wire \datamem|mem[16][1]~q ;
wire \datamem|Decoder1~8_combout ;
wire \datamem|Decoder1~9_combout ;
wire \datamem|Decoder4~2_combout ;
wire \datamem|Decoder2~4_combout ;
wire \datamem|mem[48][7]~15_combout ;
wire \datamem|Decoder1~10_combout ;
wire \datamem|Decoder2~5_combout ;
wire \datamem|mem[48][7]~16_combout ;
wire \datamem|Decoder1~11_combout ;
wire \datamem|mem[48][7]~17_combout ;
wire \datamem|mem~298_combout ;
wire \datamem|mem~299_combout ;
wire \datamem|mem~300_combout ;
wire \datamem|mem[48][7]~1297_combout ;
wire \datamem|mem[48][7]~21_combout ;
wire \datamem|mem[48][1]~q ;
wire \datamem|Mux62~18_combout ;
wire \datamem|mem[16][2]~72_combout ;
wire \datamem|mem[12][4]~73_combout ;
wire \datamem|mem~321_combout ;
wire \datamem|mem[12][4]~1289_combout ;
wire \datamem|mem[8][6]~23_combout ;
wire \datamem|mem~322_combout ;
wire \datamem|mem[12][4]~1288_combout ;
wire \datamem|mem[12][7]~76_combout ;
wire \datamem|mem[12][1]~q ;
wire \datamem|mem[48][7]~77_combout ;
wire \datamem|mem[44][7]~78_combout ;
wire \datamem|mem~323_combout ;
wire \datamem|mem[44][7]~1287_combout ;
wire \datamem|mem~324_combout ;
wire \datamem|mem[44][7]~1286_combout ;
wire \datamem|mem[44][7]~81_combout ;
wire \datamem|mem[44][1]~q ;
wire \datamem|Decoder2~0_combout ;
wire \datamem|mem[32][5]~82_combout ;
wire \datamem|mem[28][3]~83_combout ;
wire \datamem|mem~325_combout ;
wire \datamem|mem[28][3]~1285_combout ;
wire \datamem|mem~326_combout ;
wire \datamem|mem[28][3]~1284_combout ;
wire \datamem|mem[28][7]~86_combout ;
wire \datamem|mem[28][1]~q ;
wire \datamem|Decoder1~28_combout ;
wire \datamem|Decoder2~14_combout ;
wire \datamem|mem[60][7]~87_combout ;
wire \datamem|Decoder1~29_combout ;
wire \datamem|mem[60][7]~88_combout ;
wire \datamem|mem~327_combout ;
wire \datamem|mem[60][7]~1283_combout ;
wire \datamem|mem~328_combout ;
wire \datamem|mem[60][7]~1282_combout ;
wire \datamem|mem[60][7]~91_combout ;
wire \datamem|mem[60][1]~q ;
wire \datamem|Mux62~2_combout ;
wire \datamem|mem[24][1]~62_combout ;
wire \datamem|mem[20][3]~63_combout ;
wire \datamem|mem~317_combout ;
wire \datamem|mem[20][3]~1293_combout ;
wire \datamem|mem~318_combout ;
wire \datamem|mem[20][3]~1292_combout ;
wire \datamem|mem[20][7]~66_combout ;
wire \datamem|mem[20][1]~q ;
wire \datamem|mem[56][1]~67_combout ;
wire \datamem|mem[52][1]~68_combout ;
wire \datamem|mem~319_combout ;
wire \datamem|mem[52][1]~1291_combout ;
wire \datamem|mem~320_combout ;
wire \datamem|mem[52][1]~1290_combout ;
wire \datamem|mem[52][7]~71_combout ;
wire \datamem|mem[52][1]~q ;
wire \datamem|Mux62~26_combout ;
wire \datamem|Mux62~27_combout ;
wire \datamem|Mux46~0_combout ;
wire \im|Mux24~0_combout ;
wire \im|Mux24~1_combout ;
wire \im|Mux24~2_combout ;
wire \immextr|imm_data~0_combout ;
wire \mux1|Y[41]~27_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \m1|Mux22~0_combout ;
wire \datamem|mem~92_combout ;
wire \datamem|mem[2][0]~q ;
wire \datamem|mem~96_combout ;
wire \datamem|mem~137_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a23~portbdataout ;
wire \mux1|Y[40]~28_combout ;
wire \datamem|mem[0][7]~q ;
wire \datamem|mem[1][7]~q ;
wire \datamem|mem~1099_combout ;
wire \datamem|mem[2][7]~q ;
wire \datamem|mem~1100_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a24~portbdataout ;
wire \mux1|Y[39]~25_combout ;
wire \datamem|mem[0][6]~q ;
wire \datamem|mem[1][6]~q ;
wire \datamem|mem~971_combout ;
wire \datamem|mem[2][6]~q ;
wire \datamem|mem~972_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a25~portbdataout ;
wire \mux1|Y[38]~20_combout ;
wire \datamem|mem[1][5]~q ;
wire \datamem|mem~843_combout ;
wire \datamem|mem[2][5]~q ;
wire \datamem|mem~844_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a26~portbdataout ;
wire \mux1|Y[37]~51_combout ;
wire \datamem|mem[1][4]~q ;
wire \datamem|mem~715_combout ;
wire \datamem|mem[2][4]~q ;
wire \datamem|mem~716_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a27~portbdataout ;
wire \mux1|Y[36]~19_combout ;
wire \datamem|mem~587_combout ;
wire \datamem|mem[2][3]~q ;
wire \datamem|mem~588_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a28~portbdataout ;
wire \mux1|Y[35]~22_combout ;
wire \datamem|mem[1][2]~q ;
wire \datamem|mem~458_combout ;
wire \datamem|mem[2][2]~q ;
wire \datamem|mem~459_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a29~portbdataout ;
wire \mux1|Y[34]~23_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \mux1|Y[33]~24_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \mux1|Y[32]~21_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \mux1|Y[31]~17_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \mux1|Y[30]~50_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \mux1|Y[29]~16_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a35~portbdataout ;
wire \mux1|Y[28]~72_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a36~portbdataout ;
wire \mux1|Y[27]~68_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a37~portbdataout ;
wire \mux1|Y[26]~64_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a38~portbdataout ;
wire \mux1|Y[25]~76_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a39~portbdataout ;
wire \mux1|Y[24]~60_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \mux1|Y[23]~49_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \mux1|Y[22]~18_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a42~portbdataout ;
wire \mux1|Y[21]~92_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a43~portbdataout ;
wire \mux1|Y[20]~88_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a44~portbdataout ;
wire \mux1|Y[19]~84_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a45~portbdataout ;
wire \mux1|Y[18]~96_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a46~portbdataout ;
wire \mux1|Y[17]~80_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \mux1|Y[16]~48_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \mux1|Y[15]~15_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \mux1|Y[14]~13_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \mux1|Y[13]~14_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a51~portbdataout ;
wire \mux1|Y[12]~100_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a52~portbdataout ;
wire \mux1|Y[11]~52_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \immextr|Mux10~0_combout ;
wire \mux1|Y[10]~46_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \im|Mux26~0_combout ;
wire \im|Mux26~1_combout ;
wire \im|Mux26~2_combout ;
wire \immextr|Mux9~0_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a54~portbdataout ;
wire \mux1|Y[9]~104_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \im|Mux27~0_combout ;
wire \im|Mux27~1_combout ;
wire \im|Mux27~2_combout ;
wire \immextr|Mux8~0_combout ;
wire \mux1|Y[8]~47_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \im|Mux28~0_combout ;
wire \im|Mux28~1_combout ;
wire \im|Mux28~2_combout ;
wire \immextr|Mux7~0_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a56~portbdataout ;
wire \mux1|Y[7]~112_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \immextr|Mux6~0_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a57~portbdataout ;
wire \mux1|Y[6]~128_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \m1|Mux58~0_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \m1|Mux59~0_combout ;
wire \regfile|Decoder0~6_combout ;
wire \regfile|registers[5][3]~0_combout ;
wire \regfile|registers[5][3]~q ;
wire \regfile|Decoder0~7_combout ;
wire \regfile|registers[7][3]~1_combout ;
wire \regfile|registers[7][3]~q ;
wire \regfile|Decoder0~9_combout ;
wire \regfile|registers[6][3]~3_combout ;
wire \regfile|registers[6][3]~q ;
wire \regfile|Decoder0~21_combout ;
wire \regfile|registers[1][3]~15_combout ;
wire \regfile|registers[1][3]~q ;
wire \regfile|Decoder0~22_combout ;
wire \regfile|registers[3][3]~16_combout ;
wire \regfile|registers[3][3]~q ;
wire \regfile|Decoder0~24_combout ;
wire \regfile|registers[2][3]~18_combout ;
wire \regfile|registers[2][3]~q ;
wire \regfile|Decoder0~23_combout ;
wire \regfile|registers[0][3]~17_combout ;
wire \regfile|registers[0][3]~q ;
wire \regfile|Mux60~17_combout ;
wire \regfile|Decoder0~8_combout ;
wire \regfile|registers[4][3]~2_combout ;
wire \regfile|registers[4][3]~q ;
wire \regfile|Mux60~0_combout ;
wire \regfile|Decoder0~10_combout ;
wire \regfile|registers[13][3]~4_combout ;
wire \regfile|registers[13][3]~q ;
wire \regfile|Decoder0~11_combout ;
wire \regfile|registers[15][3]~5_combout ;
wire \regfile|registers[15][3]~q ;
wire \regfile|Decoder0~13_combout ;
wire \regfile|registers[14][3]~7_combout ;
wire \regfile|registers[14][3]~q ;
wire \regfile|Decoder0~25_combout ;
wire \regfile|registers[9][3]~19_combout ;
wire \regfile|registers[9][3]~q ;
wire \regfile|Decoder0~26_combout ;
wire \regfile|registers[11][3]~20_combout ;
wire \regfile|registers[11][3]~q ;
wire \regfile|Decoder0~27_combout ;
wire \regfile|registers[10][3]~21_combout ;
wire \regfile|registers[10][3]~q ;
wire \regfile|Decoder0~0_combout ;
wire \regfile|registers[8][3]~q ;
wire \regfile|Mux60~21_combout ;
wire \regfile|Decoder0~12_combout ;
wire \regfile|registers[12][3]~6_combout ;
wire \regfile|registers[12][3]~q ;
wire \regfile|Mux60~4_combout ;
wire \regfile|Decoder0~14_combout ;
wire \regfile|registers[21][3]~8_combout ;
wire \regfile|registers[21][3]~q ;
wire \regfile|Decoder0~15_combout ;
wire \regfile|registers[23][3]~9_combout ;
wire \regfile|registers[23][3]~q ;
wire \regfile|Decoder0~16_combout ;
wire \regfile|registers[22][3]~10_combout ;
wire \regfile|registers[22][3]~q ;
wire \regfile|Decoder0~28_combout ;
wire \regfile|registers[17][3]~22_combout ;
wire \regfile|registers[17][3]~q ;
wire \regfile|Decoder0~2_combout ;
wire \regfile|registers[19][3]~q ;
wire \regfile|Decoder0~1_combout ;
wire \regfile|registers[18][3]~q ;
wire \regfile|Decoder0~29_combout ;
wire \regfile|registers[16][3]~23_combout ;
wire \regfile|registers[16][3]~q ;
wire \regfile|Mux60~25_combout ;
wire \regfile|Decoder0~3_combout ;
wire \regfile|registers[20][3]~q ;
wire \regfile|Mux60~8_combout ;
wire \regfile|Decoder0~17_combout ;
wire \regfile|registers[29][3]~11_combout ;
wire \regfile|registers[29][3]~q ;
wire \regfile|Decoder0~18_combout ;
wire \regfile|registers[31][3]~12_combout ;
wire \regfile|registers[31][3]~q ;
wire \regfile|Decoder0~20_combout ;
wire \regfile|registers[30][3]~14_combout ;
wire \regfile|registers[30][3]~q ;
wire \regfile|Decoder0~30_combout ;
wire \regfile|registers[25][3]~24_combout ;
wire \regfile|registers[25][3]~q ;
wire \regfile|Decoder0~5_combout ;
wire \regfile|registers[27][3]~q ;
wire \regfile|Decoder0~4_combout ;
wire \regfile|registers[26][3]~q ;
wire \regfile|Decoder0~31_combout ;
wire \regfile|registers[24][3]~25_combout ;
wire \regfile|registers[24][3]~q ;
wire \regfile|Mux60~29_combout ;
wire \regfile|Decoder0~19_combout ;
wire \regfile|registers[28][3]~13_combout ;
wire \regfile|registers[28][3]~q ;
wire \regfile|Mux60~12_combout ;
wire \regfile|Mux60~16_combout ;
wire \~GND~combout ;
wire \m1|Mux60~0_combout ;
wire \alu|Add0~70 ;
wire \alu|Add0~66 ;
wire \alu|Add0~50 ;
wire \alu|Add0~54 ;
wire \alu|Add0~45_sumout ;
wire \i3|result_out_alu~11_combout ;
wire \m1|Mux57~0_combout ;
wire \alu|Add0~46 ;
wire \alu|Add0~41_sumout ;
wire \i3|result_out_alu~10_combout ;
wire \m1|Mux56~0_combout ;
wire \alu|Add0~42 ;
wire \alu|Add0~85_sumout ;
wire \i3|result_out_alu~21_combout ;
wire \m1|Mux55~0_combout ;
wire \alu|Add0~86 ;
wire \alu|Add0~81_sumout ;
wire \i3|result_out_alu~20_combout ;
wire \m1|Mux54~0_combout ;
wire \alu|Add0~82 ;
wire \alu|Add0~77_sumout ;
wire \i3|result_out_alu~19_combout ;
wire \m1|Mux53~0_combout ;
wire \alu|Add0~78 ;
wire \alu|Add0~73_sumout ;
wire \i3|result_out_alu~18_combout ;
wire \m1|Mux52~0_combout ;
wire \alu|Add0~74 ;
wire \alu|Add0~37_sumout ;
wire \i3|result_out_alu~9_combout ;
wire \m1|Mux51~0_combout ;
wire \alu|Add0~38 ;
wire \alu|Add0~33_sumout ;
wire \i3|result_out_alu~8_combout ;
wire \m1|Mux50~0_combout ;
wire \alu|Add0~34 ;
wire \alu|Add0~29_sumout ;
wire \i3|result_out_alu~7_combout ;
wire \m1|Mux49~0_combout ;
wire \alu|Add0~30 ;
wire \alu|Add0~113_sumout ;
wire \i3|result_out_alu~28_combout ;
wire \m1|Mux48~0_combout ;
wire \alu|Add0~114 ;
wire \alu|Add0~109_sumout ;
wire \i3|result_out_alu~27_combout ;
wire \m1|Mux47~0_combout ;
wire \alu|Add0~110 ;
wire \alu|Add0~105_sumout ;
wire \i3|result_out_alu~26_combout ;
wire \m1|Mux46~0_combout ;
wire \alu|Add0~106 ;
wire \alu|Add0~101_sumout ;
wire \i3|result_out_alu~25_combout ;
wire \m1|Mux45~0_combout ;
wire \alu|Add0~102 ;
wire \alu|Add0~97_sumout ;
wire \i3|result_out_alu~24_combout ;
wire \m1|Mux44~0_combout ;
wire \alu|Add0~98 ;
wire \alu|Add0~93_sumout ;
wire \i3|result_out_alu~23_combout ;
wire \m1|Mux43~0_combout ;
wire \alu|Add0~94 ;
wire \alu|Add0~89_sumout ;
wire \i3|result_out_alu~22_combout ;
wire \m1|Mux42~0_combout ;
wire \alu|Add0~90 ;
wire \alu|Add0~141_sumout ;
wire \i3|result_out_alu~35_combout ;
wire \m1|Mux41~0_combout ;
wire \alu|Add0~142 ;
wire \alu|Add0~137_sumout ;
wire \i3|result_out_alu~34_combout ;
wire \m1|Mux40~7_combout ;
wire \alu|Add0~138 ;
wire \alu|Add0~133_sumout ;
wire \i3|result_out_alu~33_combout ;
wire \m1|Mux39~0_combout ;
wire \alu|Add0~134 ;
wire \alu|Add0~129_sumout ;
wire \i3|result_out_alu~32_combout ;
wire \m1|Mux38~0_combout ;
wire \alu|Add0~130 ;
wire \alu|Add0~125_sumout ;
wire \i3|result_out_alu~31_combout ;
wire \m1|Mux37~0_combout ;
wire \alu|Add0~126 ;
wire \alu|Add0~121_sumout ;
wire \i3|result_out_alu~30_combout ;
wire \m1|Mux36~0_combout ;
wire \alu|Add0~122 ;
wire \alu|Add0~117_sumout ;
wire \i3|result_out_alu~29_combout ;
wire \m1|Mux35~0_combout ;
wire \alu|Add0~118 ;
wire \alu|Add0~145_sumout ;
wire \i3|result_out_alu~36_combout ;
wire \m1|Mux34~0_combout ;
wire \alu|Add0~146 ;
wire \alu|Add0~169_sumout ;
wire \i3|result_out_alu~42_combout ;
wire \m1|Mux33~0_combout ;
wire \alu|Add0~170 ;
wire \alu|Add0~161_sumout ;
wire \i3|result_out_alu~40_combout ;
wire \m1|Mux32~0_combout ;
wire \alu|Add0~162 ;
wire \alu|Add0~165_sumout ;
wire \i3|result_out_alu~41_combout ;
wire \m1|Mux31~0_combout ;
wire \alu|Add0~166 ;
wire \alu|Add0~157_sumout ;
wire \i3|result_out_alu~39_combout ;
wire \m1|Mux30~0_combout ;
wire \alu|Add0~158 ;
wire \alu|Add0~153_sumout ;
wire \i3|result_out_alu~38_combout ;
wire \m2|Mux29~0_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a13~portbdataout ;
wire \mux1|Y[50]~29_combout ;
wire \m1|Mux13~0_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \mux1|Y[49]~34_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \mux1|Y[48]~35_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a16~portbdataout ;
wire \mux1|Y[47]~1_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a17~portbdataout ;
wire \mux1|Y[46]~2_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a18~portbdataout ;
wire \mux1|Y[45]~0_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a19~portbdataout ;
wire \mux1|Y[44]~3_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a20~portbdataout ;
wire \mux1|Y[43]~4_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a21~portbdataout ;
wire \mux1|Y[42]~26_combout ;
wire \alu|Add0~182 ;
wire \alu|Add0~177_sumout ;
wire \i3|result_out_alu~44_combout ;
wire \m2|Mux21~0_combout ;
wire \datamem|mem~503_combout ;
wire \datamem|mem~504_combout ;
wire \datamem|mem[5][2]~q ;
wire \datamem|mem~505_combout ;
wire \datamem|mem~506_combout ;
wire \datamem|Decoder2~54_combout ;
wire \datamem|mem[7][3]~254_combout ;
wire \datamem|mem[7][3]~256_combout ;
wire \datamem|mem~534_combout ;
wire \datamem|mem[7][3]~1207_combout ;
wire \datamem|Decoder2~46_combout ;
wire \datamem|mem[7][3]~230_combout ;
wire \datamem|mem~535_combout ;
wire \datamem|mem[7][7]~1206_combout ;
wire \datamem|mem[7][2]~q ;
wire \datamem|Decoder2~56_combout ;
wire \datamem|mem[39][5]~260_combout ;
wire \datamem|mem[39][5]~262_combout ;
wire \datamem|mem~536_combout ;
wire \datamem|mem[39][5]~1205_combout ;
wire \datamem|Decoder2~47_combout ;
wire \datamem|mem[39][5]~233_combout ;
wire \datamem|mem~537_combout ;
wire \datamem|mem[39][7]~1204_combout ;
wire \datamem|mem[39][2]~q ;
wire \datamem|Decoder2~58_combout ;
wire \datamem|mem[23][5]~266_combout ;
wire \datamem|mem[23][5]~268_combout ;
wire \datamem|mem~538_combout ;
wire \datamem|mem[23][5]~1203_combout ;
wire \datamem|Decoder2~49_combout ;
wire \datamem|mem[23][5]~239_combout ;
wire \datamem|mem~539_combout ;
wire \datamem|mem[23][7]~1202_combout ;
wire \datamem|mem[23][2]~q ;
wire \datamem|Decoder2~60_combout ;
wire \datamem|mem[55][0]~272_combout ;
wire \datamem|mem[55][0]~274_combout ;
wire \datamem|mem~540_combout ;
wire \datamem|mem[55][0]~1201_combout ;
wire \datamem|Decoder2~51_combout ;
wire \datamem|mem[55][0]~245_combout ;
wire \datamem|mem~541_combout ;
wire \datamem|mem[55][7]~1200_combout ;
wire \datamem|mem[55][2]~q ;
wire \datamem|Mux61~15_combout ;
wire \datamem|Decoder2~50_combout ;
wire \datamem|mem[15][3]~242_combout ;
wire \datamem|mem[15][3]~244_combout ;
wire \datamem|mem~542_combout ;
wire \datamem|mem[15][3]~1199_combout ;
wire \datamem|Decoder2~53_combout ;
wire \datamem|mem[15][3]~251_combout ;
wire \datamem|mem~543_combout ;
wire \datamem|mem[15][7]~1198_combout ;
wire \datamem|mem[15][2]~q ;
wire \datamem|Decoder2~52_combout ;
wire \datamem|mem[47][1]~248_combout ;
wire \datamem|mem[47][1]~250_combout ;
wire \datamem|mem~544_combout ;
wire \datamem|mem[47][1]~1197_combout ;
wire \datamem|Decoder2~55_combout ;
wire \datamem|mem[47][1]~257_combout ;
wire \datamem|mem~545_combout ;
wire \datamem|mem[47][7]~1196_combout ;
wire \datamem|mem[47][2]~q ;
wire \datamem|Decoder2~48_combout ;
wire \datamem|mem[31][0]~236_combout ;
wire \datamem|mem[31][0]~238_combout ;
wire \datamem|mem~546_combout ;
wire \datamem|mem[31][0]~1195_combout ;
wire \datamem|Decoder2~57_combout ;
wire \datamem|mem[31][0]~263_combout ;
wire \datamem|mem~547_combout ;
wire \datamem|mem[31][7]~1194_combout ;
wire \datamem|mem[31][2]~q ;
wire \datamem|mem[63][5]~1193_combout ;
wire \datamem|Decoder2~61_combout ;
wire \datamem|mem[63][5]~289_combout ;
wire \datamem|mem~548_combout ;
wire \datamem|mem[63][5]~1192_combout ;
wire \datamem|Decoder2~59_combout ;
wire \datamem|mem[63][5]~269_combout ;
wire \datamem|mem~549_combout ;
wire \datamem|mem[63][7]~1191_combout ;
wire \datamem|mem[63][2]~q ;
wire \datamem|Mux61~16_combout ;
wire \datamem|mem[11][3]~252_combout ;
wire \datamem|mem~526_combout ;
wire \datamem|mem[11][3]~1215_combout ;
wire \datamem|mem~527_combout ;
wire \datamem|mem[11][7]~1214_combout ;
wire \datamem|mem[11][2]~q ;
wire \datamem|mem[43][1]~258_combout ;
wire \datamem|mem~528_combout ;
wire \datamem|mem[43][1]~1213_combout ;
wire \datamem|mem~529_combout ;
wire \datamem|mem[43][7]~1212_combout ;
wire \datamem|mem[43][2]~q ;
wire \datamem|mem[27][3]~264_combout ;
wire \datamem|mem~530_combout ;
wire \datamem|mem[27][3]~1211_combout ;
wire \datamem|mem~531_combout ;
wire \datamem|mem[27][7]~1210_combout ;
wire \datamem|mem[27][2]~q ;
wire \datamem|mem[59][6]~270_combout ;
wire \datamem|mem~532_combout ;
wire \datamem|mem[59][6]~1209_combout ;
wire \datamem|mem~533_combout ;
wire \datamem|mem[59][7]~1208_combout ;
wire \datamem|mem[59][2]~q ;
wire \datamem|Mux61~14_combout ;
wire \datamem|mem[19][2]~240_combout ;
wire \datamem|mem~522_combout ;
wire \datamem|mem[19][2]~1219_combout ;
wire \datamem|mem~523_combout ;
wire \datamem|mem[19][7]~1218_combout ;
wire \datamem|mem[19][2]~q ;
wire \datamem|mem[51][1]~246_combout ;
wire \datamem|mem~524_combout ;
wire \datamem|mem[51][1]~1217_combout ;
wire \datamem|mem~525_combout ;
wire \datamem|mem[51][7]~1216_combout ;
wire \datamem|mem[51][2]~q ;
wire \datamem|mem[35][7]~234_combout ;
wire \datamem|mem~520_combout ;
wire \datamem|mem[35][7]~1221_combout ;
wire \datamem|mem~521_combout ;
wire \datamem|mem[35][7]~1220_combout ;
wire \datamem|mem[35][2]~q ;
wire \datamem|Mux61~24_combout ;
wire \datamem|Mux61~25_combout ;
wire \datamem|mem~495_combout ;
wire \datamem|mem~496_combout ;
wire \datamem|mem[9][2]~q ;
wire \datamem|mem~497_combout ;
wire \datamem|mem~498_combout ;
wire \datamem|mem[41][2]~q ;
wire \datamem|mem~499_combout ;
wire \datamem|mem~500_combout ;
wire \datamem|mem[25][2]~q ;
wire \datamem|mem~501_combout ;
wire \datamem|mem~502_combout ;
wire \datamem|mem[57][2]~q ;
wire \datamem|Mux61~9_combout ;
wire \datamem|mem~491_combout ;
wire \datamem|mem~492_combout ;
wire \datamem|mem[17][2]~q ;
wire \datamem|mem~493_combout ;
wire \datamem|mem~494_combout ;
wire \datamem|mem[49][2]~q ;
wire \datamem|Mux61~20_combout ;
wire \datamem|mem~511_combout ;
wire \datamem|mem~512_combout ;
wire \datamem|mem[13][2]~q ;
wire \datamem|mem~513_combout ;
wire \datamem|mem~514_combout ;
wire \datamem|mem[45][2]~q ;
wire \datamem|mem~515_combout ;
wire \datamem|mem~516_combout ;
wire \datamem|mem[29][2]~q ;
wire \datamem|mem~517_combout ;
wire \datamem|mem~518_combout ;
wire \datamem|mem[61][2]~q ;
wire \datamem|Mux61~11_combout ;
wire \datamem|mem~507_combout ;
wire \datamem|mem~508_combout ;
wire \datamem|mem[21][2]~q ;
wire \datamem|mem~509_combout ;
wire \datamem|mem~510_combout ;
wire \datamem|mem[53][2]~q ;
wire \datamem|Mux61~28_combout ;
wire \datamem|Mux61~29_combout ;
wire \datamem|mem[8][6]~22_combout ;
wire \datamem|mem[8][6]~24_combout ;
wire \datamem|mem~430_combout ;
wire \datamem|mem~431_combout ;
wire \datamem|mem~432_combout ;
wire \datamem|mem[8][6]~28_combout ;
wire \datamem|mem[8][7]~29_combout ;
wire \datamem|mem[8][2]~q ;
wire \datamem|mem~433_combout ;
wire \datamem|mem~434_combout ;
wire \datamem|mem~435_combout ;
wire \datamem|mem[40][2]~q ;
wire \datamem|mem~436_combout ;
wire \datamem|mem~437_combout ;
wire \datamem|mem~438_combout ;
wire \datamem|mem~439_combout ;
wire \datamem|mem[24][2]~q ;
wire \datamem|mem~440_combout ;
wire \datamem|mem~441_combout ;
wire \datamem|mem~442_combout ;
wire \datamem|mem[56][2]~q ;
wire \datamem|Mux61~0_combout ;
wire \datamem|mem~424_combout ;
wire \datamem|mem~425_combout ;
wire \datamem|mem~426_combout ;
wire \datamem|mem[16][2]~q ;
wire \datamem|mem~427_combout ;
wire \datamem|mem~428_combout ;
wire \datamem|mem~429_combout ;
wire \datamem|mem[48][2]~q ;
wire \datamem|Decoder2~1_combout ;
wire \datamem|mem[32][5]~2_combout ;
wire \datamem|Decoder1~3_combout ;
wire \datamem|mem[32][5]~3_combout ;
wire \datamem|mem~421_combout ;
wire \datamem|Decoder4~0_combout ;
wire \datamem|mem~422_combout ;
wire \datamem|mem~423_combout ;
wire \datamem|mem[32][5]~1299_combout ;
wire \datamem|mem[32][7]~7_combout ;
wire \datamem|mem[32][2]~q ;
wire \datamem|Mux61~18_combout ;
wire \datamem|mem~450_combout ;
wire \datamem|mem~451_combout ;
wire \datamem|mem[12][2]~q ;
wire \datamem|mem~452_combout ;
wire \datamem|mem~453_combout ;
wire \datamem|mem[44][2]~q ;
wire \datamem|mem~454_combout ;
wire \datamem|mem~455_combout ;
wire \datamem|mem[28][2]~q ;
wire \datamem|mem~456_combout ;
wire \datamem|mem~457_combout ;
wire \datamem|mem[60][2]~q ;
wire \datamem|Mux61~2_combout ;
wire \datamem|mem~446_combout ;
wire \datamem|mem~447_combout ;
wire \datamem|mem[20][2]~q ;
wire \datamem|mem~448_combout ;
wire \datamem|mem~449_combout ;
wire \datamem|mem[52][2]~q ;
wire \datamem|mem~444_combout ;
wire \datamem|mem[36][0]~1295_combout ;
wire \datamem|mem~445_combout ;
wire \datamem|mem[36][0]~1294_combout ;
wire \datamem|mem[36][7]~61_combout ;
wire \datamem|mem[36][2]~q ;
wire \datamem|Mux61~26_combout ;
wire \datamem|Mux61~27_combout ;
wire \datamem|Decoder2~22_combout ;
wire \datamem|mem[10][6]~112_combout ;
wire \datamem|mem[10][6]~113_combout ;
wire \datamem|mem~465_combout ;
wire \datamem|mem[10][6]~1275_combout ;
wire \datamem|mem~466_combout ;
wire \datamem|mem[10][6]~1274_combout ;
wire \datamem|mem[10][7]~117_combout ;
wire \datamem|mem[10][2]~q ;
wire \datamem|Decoder2~24_combout ;
wire \datamem|mem[42][0]~118_combout ;
wire \datamem|mem[42][0]~119_combout ;
wire \datamem|mem~467_combout ;
wire \datamem|mem[42][0]~1273_combout ;
wire \datamem|Decoder2~25_combout ;
wire \datamem|mem[42][0]~121_combout ;
wire \datamem|mem~468_combout ;
wire \datamem|mem[42][0]~1272_combout ;
wire \datamem|mem[42][7]~123_combout ;
wire \datamem|mem[42][2]~q ;
wire \datamem|Decoder2~26_combout ;
wire \datamem|mem[26][2]~124_combout ;
wire \datamem|mem[26][2]~125_combout ;
wire \datamem|mem~469_combout ;
wire \datamem|mem[26][2]~1271_combout ;
wire \datamem|Decoder2~27_combout ;
wire \datamem|mem[26][2]~127_combout ;
wire \datamem|mem~470_combout ;
wire \datamem|mem[26][2]~1270_combout ;
wire \datamem|mem[26][7]~129_combout ;
wire \datamem|mem[26][2]~q ;
wire \datamem|Decoder2~28_combout ;
wire \datamem|mem[58][7]~130_combout ;
wire \datamem|mem[58][7]~131_combout ;
wire \datamem|mem~471_combout ;
wire \datamem|mem[58][7]~1269_combout ;
wire \datamem|Decoder2~29_combout ;
wire \datamem|mem[58][7]~133_combout ;
wire \datamem|mem~472_combout ;
wire \datamem|mem[58][7]~1268_combout ;
wire \datamem|mem[58][7]~135_combout ;
wire \datamem|mem[58][2]~q ;
wire \datamem|Mux61~4_combout ;
wire \datamem|Decoder2~18_combout ;
wire \datamem|mem[18][4]~100_combout ;
wire \datamem|mem[18][4]~101_combout ;
wire \datamem|mem~461_combout ;
wire \datamem|mem[18][4]~1279_combout ;
wire \datamem|Decoder2~19_combout ;
wire \datamem|mem[18][4]~103_combout ;
wire \datamem|mem~462_combout ;
wire \datamem|mem[18][4]~1278_combout ;
wire \datamem|mem[18][7]~105_combout ;
wire \datamem|mem[18][2]~q ;
wire \datamem|Decoder2~20_combout ;
wire \datamem|mem[50][3]~106_combout ;
wire \datamem|mem[50][3]~107_combout ;
wire \datamem|mem~463_combout ;
wire \datamem|mem[50][3]~1277_combout ;
wire \datamem|Decoder2~21_combout ;
wire \datamem|mem[50][3]~109_combout ;
wire \datamem|mem~464_combout ;
wire \datamem|mem[50][3]~1276_combout ;
wire \datamem|mem[50][7]~111_combout ;
wire \datamem|mem[50][2]~q ;
wire \datamem|Mux61~22_combout ;
wire \datamem|mem[14][6]~154_combout ;
wire \datamem|mem~481_combout ;
wire \datamem|mem[14][6]~1261_combout ;
wire \datamem|mem~482_combout ;
wire \datamem|mem[14][6]~1260_combout ;
wire \datamem|mem[14][7]~157_combout ;
wire \datamem|mem[14][2]~q ;
wire \datamem|mem[46][4]~158_combout ;
wire \datamem|mem~483_combout ;
wire \datamem|mem[46][4]~1259_combout ;
wire \datamem|mem~484_combout ;
wire \datamem|mem[46][4]~1258_combout ;
wire \datamem|mem[46][7]~161_combout ;
wire \datamem|mem[46][2]~q ;
wire \datamem|Decoder2~17_combout ;
wire \datamem|mem[34][0]~97_combout ;
wire \datamem|mem[30][5]~162_combout ;
wire \datamem|mem~485_combout ;
wire \datamem|mem[30][5]~1257_combout ;
wire \datamem|mem~486_combout ;
wire \datamem|mem[30][5]~1256_combout ;
wire \datamem|mem[30][7]~165_combout ;
wire \datamem|mem[30][2]~q ;
wire \datamem|mem[62][4]~1255_combout ;
wire \datamem|Decoder2~30_combout ;
wire \datamem|mem[62][4]~166_combout ;
wire \datamem|mem~487_combout ;
wire \datamem|mem[62][4]~1254_combout ;
wire \datamem|mem~488_combout ;
wire \datamem|mem[62][4]~1253_combout ;
wire \datamem|mem[62][7]~169_combout ;
wire \datamem|mem[62][2]~q ;
wire \datamem|Mux61~6_combout ;
wire \datamem|mem[22][6]~146_combout ;
wire \datamem|mem~477_combout ;
wire \datamem|mem[22][6]~1265_combout ;
wire \datamem|mem~478_combout ;
wire \datamem|mem[22][6]~1264_combout ;
wire \datamem|mem[22][7]~149_combout ;
wire \datamem|mem[22][2]~q ;
wire \datamem|mem[54][1]~150_combout ;
wire \datamem|mem~479_combout ;
wire \datamem|mem[54][1]~1263_combout ;
wire \datamem|mem~480_combout ;
wire \datamem|mem[54][1]~1262_combout ;
wire \datamem|mem[54][7]~153_combout ;
wire \datamem|mem[54][2]~q ;
wire \datamem|mem[38][3]~142_combout ;
wire \datamem|mem~475_combout ;
wire \datamem|mem[38][3]~1267_combout ;
wire \datamem|mem~476_combout ;
wire \datamem|mem[38][3]~1266_combout ;
wire \datamem|mem[38][7]~145_combout ;
wire \datamem|mem[38][2]~q ;
wire \datamem|Mux61~30_combout ;
wire \datamem|Mux61~31_combout ;
wire \datamem|Mux61~32_combout ;
wire \mux1|Y[58]~40_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \m1|Mux5~0_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \mux1|Y[57]~36_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \mux1|Y[56]~41_combout ;
wire \datamem|mem~1114_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a8~portbdataout ;
wire \mux1|Y[55]~42_combout ;
wire \datamem|mem~986_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a9~portbdataout ;
wire \mux1|Y[54]~31_combout ;
wire \datamem|mem~858_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a10~portbdataout ;
wire \mux1|Y[53]~32_combout ;
wire \datamem|mem~730_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a11~portbdataout ;
wire \mux1|Y[52]~30_combout ;
wire \datamem|mem~602_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a12~portbdataout ;
wire \mux1|Y[51]~33_combout ;
wire \alu|Add0~202 ;
wire \alu|Add0~225_sumout ;
wire \i3|result_out_alu~56_combout ;
wire \m2|Mux12~0_combout ;
wire \datamem|Decoder4~8_combout ;
wire \datamem|mem[6][0]~138_combout ;
wire \datamem|mem[6][0]~139_combout ;
wire \datamem|mem~603_combout ;
wire \datamem|Decoder0~6_combout ;
wire \datamem|mem[6][7]~141_combout ;
wire \datamem|mem[6][3]~q ;
wire \datamem|mem~604_combout ;
wire \datamem|mem~605_combout ;
wire \datamem|mem[38][3]~q ;
wire \datamem|mem~606_combout ;
wire \datamem|mem~607_combout ;
wire \datamem|mem[22][3]~q ;
wire \datamem|mem~608_combout ;
wire \datamem|mem~609_combout ;
wire \datamem|mem[54][3]~q ;
wire \datamem|Mux60~5_combout ;
wire \datamem|mem~610_combout ;
wire \datamem|mem~611_combout ;
wire \datamem|mem[14][3]~q ;
wire \datamem|mem~612_combout ;
wire \datamem|mem~613_combout ;
wire \datamem|mem[46][3]~q ;
wire \datamem|mem~614_combout ;
wire \datamem|mem~615_combout ;
wire \datamem|mem[30][3]~q ;
wire \datamem|mem~616_combout ;
wire \datamem|mem~617_combout ;
wire \datamem|mem[62][3]~q ;
wire \datamem|Mux60~6_combout ;
wire \datamem|mem~594_combout ;
wire \datamem|mem~595_combout ;
wire \datamem|mem[10][3]~q ;
wire \datamem|mem~596_combout ;
wire \datamem|mem~597_combout ;
wire \datamem|mem[42][3]~q ;
wire \datamem|mem~598_combout ;
wire \datamem|mem~599_combout ;
wire \datamem|mem[26][3]~q ;
wire \datamem|mem~600_combout ;
wire \datamem|mem~601_combout ;
wire \datamem|mem[58][3]~q ;
wire \datamem|Mux60~4_combout ;
wire \datamem|mem~590_combout ;
wire \datamem|mem~591_combout ;
wire \datamem|mem[18][3]~q ;
wire \datamem|mem~592_combout ;
wire \datamem|mem~593_combout ;
wire \datamem|mem[50][3]~q ;
wire \datamem|Mux60~22_combout ;
wire \datamem|Mux60~23_combout ;
wire \datamem|mem~559_combout ;
wire \datamem|mem~560_combout ;
wire \datamem|mem~561_combout ;
wire \datamem|mem[8][3]~q ;
wire \datamem|mem~562_combout ;
wire \datamem|mem~563_combout ;
wire \datamem|mem~564_combout ;
wire \datamem|mem[40][3]~q ;
wire \datamem|mem~565_combout ;
wire \datamem|mem~566_combout ;
wire \datamem|mem~567_combout ;
wire \datamem|mem[24][3]~q ;
wire \datamem|mem~568_combout ;
wire \datamem|mem~569_combout ;
wire \datamem|mem~570_combout ;
wire \datamem|mem~571_combout ;
wire \datamem|mem[56][3]~q ;
wire \datamem|Mux60~0_combout ;
wire \datamem|mem~553_combout ;
wire \datamem|mem~554_combout ;
wire \datamem|mem~555_combout ;
wire \datamem|mem[16][3]~q ;
wire \datamem|mem~556_combout ;
wire \datamem|mem~557_combout ;
wire \datamem|mem~558_combout ;
wire \datamem|mem[48][3]~q ;
wire \datamem|Mux60~18_combout ;
wire \datamem|mem~579_combout ;
wire \datamem|mem~580_combout ;
wire \datamem|mem[12][3]~q ;
wire \datamem|mem~581_combout ;
wire \datamem|mem~582_combout ;
wire \datamem|mem[44][3]~q ;
wire \datamem|mem~583_combout ;
wire \datamem|mem~584_combout ;
wire \datamem|mem[28][3]~q ;
wire \datamem|mem~585_combout ;
wire \datamem|mem~586_combout ;
wire \datamem|mem[60][3]~q ;
wire \datamem|Mux60~2_combout ;
wire \datamem|mem~575_combout ;
wire \datamem|mem~576_combout ;
wire \datamem|mem[20][3]~q ;
wire \datamem|mem~577_combout ;
wire \datamem|mem~578_combout ;
wire \datamem|mem[52][3]~q ;
wire \datamem|mem~573_combout ;
wire \datamem|mem~574_combout ;
wire \datamem|mem[36][3]~q ;
wire \datamem|Mux60~26_combout ;
wire \datamem|Mux60~27_combout ;
wire \datamem|mem~624_combout ;
wire \datamem|mem~625_combout ;
wire \datamem|mem[9][3]~q ;
wire \datamem|mem~626_combout ;
wire \datamem|mem~627_combout ;
wire \datamem|mem[41][3]~q ;
wire \datamem|mem~628_combout ;
wire \datamem|mem~629_combout ;
wire \datamem|mem[25][3]~q ;
wire \datamem|mem~630_combout ;
wire \datamem|mem~631_combout ;
wire \datamem|mem[57][3]~q ;
wire \datamem|Mux60~9_combout ;
wire \datamem|mem~620_combout ;
wire \datamem|mem~621_combout ;
wire \datamem|mem[17][3]~q ;
wire \datamem|mem~622_combout ;
wire \datamem|mem~623_combout ;
wire \datamem|mem[49][3]~q ;
wire \datamem|mem[33][3]~171_combout ;
wire \datamem|mem~618_combout ;
wire \datamem|mem[33][3]~1251_combout ;
wire \datamem|mem~619_combout ;
wire \datamem|mem[33][7]~1250_combout ;
wire \datamem|mem[33][3]~q ;
wire \datamem|Mux60~20_combout ;
wire \datamem|mem~640_combout ;
wire \datamem|mem~641_combout ;
wire \datamem|mem[13][3]~q ;
wire \datamem|mem~642_combout ;
wire \datamem|mem~643_combout ;
wire \datamem|mem[45][3]~q ;
wire \datamem|mem~644_combout ;
wire \datamem|mem~645_combout ;
wire \datamem|mem[29][3]~q ;
wire \datamem|mem~646_combout ;
wire \datamem|mem~647_combout ;
wire \datamem|mem[61][3]~q ;
wire \datamem|Mux60~11_combout ;
wire \datamem|mem~636_combout ;
wire \datamem|mem~637_combout ;
wire \datamem|mem[21][3]~q ;
wire \datamem|mem~638_combout ;
wire \datamem|mem~639_combout ;
wire \datamem|mem[53][3]~q ;
wire \datamem|mem~634_combout ;
wire \datamem|mem~635_combout ;
wire \datamem|mem[37][3]~q ;
wire \datamem|Mux60~28_combout ;
wire \datamem|Mux60~29_combout ;
wire \datamem|Mux52~0_combout ;
wire \mux3|Y[51]~51_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \m1|Mux12~0_combout ;
wire \alu|Add0~226 ;
wire \alu|Add0~205_sumout ;
wire \i3|result_out_alu~51_combout ;
wire \m2|Mux11~0_combout ;
wire \datamem|mem~731_combout ;
wire \datamem|mem[6][4]~q ;
wire \datamem|mem~732_combout ;
wire \datamem|mem~733_combout ;
wire \datamem|mem~791_combout ;
wire \datamem|mem~792_combout ;
wire \datamem|mem[7][4]~q ;
wire \datamem|mem~793_combout ;
wire \datamem|mem~794_combout ;
wire \datamem|mem[39][4]~q ;
wire \datamem|mem~795_combout ;
wire \datamem|mem~796_combout ;
wire \datamem|mem[23][4]~q ;
wire \datamem|mem~797_combout ;
wire \datamem|mem~798_combout ;
wire \datamem|mem[55][4]~q ;
wire \datamem|Mux59~15_combout ;
wire \datamem|mem~799_combout ;
wire \datamem|mem~800_combout ;
wire \datamem|mem[15][4]~q ;
wire \datamem|mem~801_combout ;
wire \datamem|mem~802_combout ;
wire \datamem|mem[47][4]~q ;
wire \datamem|mem~803_combout ;
wire \datamem|mem~804_combout ;
wire \datamem|mem[31][4]~q ;
wire \datamem|mem~805_combout ;
wire \datamem|mem~806_combout ;
wire \datamem|mem[63][4]~q ;
wire \datamem|Mux59~16_combout ;
wire \datamem|mem~783_combout ;
wire \datamem|mem~784_combout ;
wire \datamem|mem[11][4]~q ;
wire \datamem|mem~785_combout ;
wire \datamem|mem~786_combout ;
wire \datamem|mem[43][4]~q ;
wire \datamem|mem~787_combout ;
wire \datamem|mem~788_combout ;
wire \datamem|mem[27][4]~q ;
wire \datamem|mem~789_combout ;
wire \datamem|mem~790_combout ;
wire \datamem|mem[59][4]~q ;
wire \datamem|Mux59~14_combout ;
wire \datamem|mem~779_combout ;
wire \datamem|mem~780_combout ;
wire \datamem|mem[19][4]~q ;
wire \datamem|mem~781_combout ;
wire \datamem|mem~782_combout ;
wire \datamem|mem[51][4]~q ;
wire \datamem|mem~777_combout ;
wire \datamem|mem~778_combout ;
wire \datamem|mem[35][4]~q ;
wire \datamem|Mux59~24_combout ;
wire \datamem|Mux59~25_combout ;
wire \datamem|mem~752_combout ;
wire \datamem|mem~753_combout ;
wire \datamem|mem[9][4]~q ;
wire \datamem|mem~754_combout ;
wire \datamem|mem~755_combout ;
wire \datamem|mem[41][4]~q ;
wire \datamem|mem~756_combout ;
wire \datamem|mem~757_combout ;
wire \datamem|mem[25][4]~q ;
wire \datamem|mem~758_combout ;
wire \datamem|mem~759_combout ;
wire \datamem|mem[57][4]~q ;
wire \datamem|Mux59~9_combout ;
wire \datamem|mem~748_combout ;
wire \datamem|mem~749_combout ;
wire \datamem|mem[17][4]~q ;
wire \datamem|mem~750_combout ;
wire \datamem|mem~751_combout ;
wire \datamem|mem[49][4]~q ;
wire \datamem|Mux59~20_combout ;
wire \datamem|mem~768_combout ;
wire \datamem|mem~769_combout ;
wire \datamem|mem[13][4]~q ;
wire \datamem|mem~770_combout ;
wire \datamem|mem~771_combout ;
wire \datamem|mem[45][4]~q ;
wire \datamem|mem~772_combout ;
wire \datamem|mem~773_combout ;
wire \datamem|mem[29][4]~q ;
wire \datamem|mem~774_combout ;
wire \datamem|mem~775_combout ;
wire \datamem|mem[61][4]~q ;
wire \datamem|Mux59~11_combout ;
wire \datamem|mem~764_combout ;
wire \datamem|mem~765_combout ;
wire \datamem|mem[21][4]~q ;
wire \datamem|mem~766_combout ;
wire \datamem|mem~767_combout ;
wire \datamem|mem[53][4]~q ;
wire \datamem|mem~762_combout ;
wire \datamem|mem~763_combout ;
wire \datamem|mem[37][4]~q ;
wire \datamem|Mux59~28_combout ;
wire \datamem|Mux59~29_combout ;
wire \datamem|mem~688_combout ;
wire \datamem|mem~689_combout ;
wire \datamem|mem~690_combout ;
wire \datamem|mem[8][4]~q ;
wire \datamem|mem~691_combout ;
wire \datamem|mem~692_combout ;
wire \datamem|mem~693_combout ;
wire \datamem|mem[40][4]~q ;
wire \datamem|mem~694_combout ;
wire \datamem|mem~695_combout ;
wire \datamem|mem~696_combout ;
wire \datamem|mem[24][4]~q ;
wire \datamem|mem~697_combout ;
wire \datamem|mem~698_combout ;
wire \datamem|mem~699_combout ;
wire \datamem|mem[56][4]~q ;
wire \datamem|Mux59~0_combout ;
wire \datamem|mem~682_combout ;
wire \datamem|mem~683_combout ;
wire \datamem|mem~684_combout ;
wire \datamem|mem[16][4]~q ;
wire \datamem|mem~685_combout ;
wire \datamem|mem~686_combout ;
wire \datamem|mem~687_combout ;
wire \datamem|mem[48][4]~q ;
wire \datamem|Mux59~18_combout ;
wire \datamem|mem~707_combout ;
wire \datamem|mem~708_combout ;
wire \datamem|mem[12][4]~q ;
wire \datamem|mem~709_combout ;
wire \datamem|mem~710_combout ;
wire \datamem|mem[44][4]~q ;
wire \datamem|mem~711_combout ;
wire \datamem|mem~712_combout ;
wire \datamem|mem[28][4]~q ;
wire \datamem|mem~713_combout ;
wire \datamem|mem~714_combout ;
wire \datamem|mem[60][4]~q ;
wire \datamem|Mux59~2_combout ;
wire \datamem|mem~703_combout ;
wire \datamem|mem~704_combout ;
wire \datamem|mem[20][4]~q ;
wire \datamem|mem~705_combout ;
wire \datamem|mem~706_combout ;
wire \datamem|mem[52][4]~q ;
wire \datamem|mem~701_combout ;
wire \datamem|mem~702_combout ;
wire \datamem|mem[36][4]~q ;
wire \datamem|Mux59~26_combout ;
wire \datamem|Mux59~27_combout ;
wire \datamem|mem~722_combout ;
wire \datamem|mem~723_combout ;
wire \datamem|mem[10][4]~q ;
wire \datamem|mem~724_combout ;
wire \datamem|mem~725_combout ;
wire \datamem|mem[42][4]~q ;
wire \datamem|mem~726_combout ;
wire \datamem|mem~727_combout ;
wire \datamem|mem[26][4]~q ;
wire \datamem|mem~728_combout ;
wire \datamem|mem~729_combout ;
wire \datamem|mem[58][4]~q ;
wire \datamem|Mux59~4_combout ;
wire \datamem|mem~718_combout ;
wire \datamem|mem~719_combout ;
wire \datamem|mem[18][4]~q ;
wire \datamem|mem~720_combout ;
wire \datamem|mem~721_combout ;
wire \datamem|mem[50][4]~q ;
wire \datamem|Mux59~22_combout ;
wire \datamem|mem~738_combout ;
wire \datamem|mem~739_combout ;
wire \datamem|mem[14][4]~q ;
wire \datamem|mem~740_combout ;
wire \datamem|mem~741_combout ;
wire \datamem|mem[46][4]~q ;
wire \datamem|mem~742_combout ;
wire \datamem|mem~743_combout ;
wire \datamem|mem[30][4]~q ;
wire \datamem|mem~744_combout ;
wire \datamem|mem~745_combout ;
wire \datamem|mem[62][4]~q ;
wire \datamem|Mux59~6_combout ;
wire \datamem|mem~734_combout ;
wire \datamem|mem~735_combout ;
wire \datamem|mem[22][4]~q ;
wire \datamem|mem~736_combout ;
wire \datamem|mem~737_combout ;
wire \datamem|mem[54][4]~q ;
wire \datamem|Mux59~30_combout ;
wire \datamem|Mux59~31_combout ;
wire \datamem|Mux59~32_combout ;
wire \mux1|Y[60]~39_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \m1|Mux3~0_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \mux1|Y[59]~37_combout ;
wire \alu|Add0~254 ;
wire \alu|Add0~233_sumout ;
wire \i3|result_out_alu~58_combout ;
wire \m1|Mux4~0_combout ;
wire \alu|Add0~234 ;
wire \alu|Add0~249_sumout ;
wire \i3|result_out_alu~62_combout ;
wire \mux3|Y[60]~60_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a3~portbdataout ;
wire \m2|Mux3~0_combout ;
wire \datamem|mem[38][4]~q ;
wire \datamem|Mux59~5_combout ;
wire \datamem|Mux59~23_combout ;
wire \datamem|Mux51~0_combout ;
wire \mux3|Y[52]~52_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \m1|Mux11~0_combout ;
wire \alu|Add0~206 ;
wire \alu|Add0~221_sumout ;
wire \i3|result_out_alu~55_combout ;
wire \m2|Mux10~0_combout ;
wire \datamem|mem~859_combout ;
wire \datamem|mem[6][5]~q ;
wire \datamem|mem~860_combout ;
wire \datamem|mem~861_combout ;
wire \datamem|mem~919_combout ;
wire \datamem|mem~920_combout ;
wire \datamem|mem[7][5]~q ;
wire \datamem|mem~921_combout ;
wire \datamem|mem~922_combout ;
wire \datamem|mem[39][5]~q ;
wire \datamem|mem~923_combout ;
wire \datamem|mem~924_combout ;
wire \datamem|mem[23][5]~q ;
wire \datamem|mem~925_combout ;
wire \datamem|mem~926_combout ;
wire \datamem|mem[55][5]~q ;
wire \datamem|Mux58~15_combout ;
wire \datamem|mem~927_combout ;
wire \datamem|mem~928_combout ;
wire \datamem|mem[15][5]~q ;
wire \datamem|mem~929_combout ;
wire \datamem|mem~930_combout ;
wire \datamem|mem[47][5]~q ;
wire \datamem|mem~931_combout ;
wire \datamem|mem~932_combout ;
wire \datamem|mem[31][5]~q ;
wire \datamem|mem~933_combout ;
wire \datamem|mem~934_combout ;
wire \datamem|mem[63][5]~q ;
wire \datamem|Mux58~16_combout ;
wire \datamem|mem~911_combout ;
wire \datamem|mem~912_combout ;
wire \datamem|mem[11][5]~q ;
wire \datamem|mem~913_combout ;
wire \datamem|mem~914_combout ;
wire \datamem|mem[43][5]~q ;
wire \datamem|mem~915_combout ;
wire \datamem|mem~916_combout ;
wire \datamem|mem[27][5]~q ;
wire \datamem|mem~917_combout ;
wire \datamem|mem~918_combout ;
wire \datamem|mem[59][5]~q ;
wire \datamem|Mux58~14_combout ;
wire \datamem|mem~907_combout ;
wire \datamem|mem~908_combout ;
wire \datamem|mem[19][5]~q ;
wire \datamem|mem~909_combout ;
wire \datamem|mem~910_combout ;
wire \datamem|mem[51][5]~q ;
wire \datamem|mem~905_combout ;
wire \datamem|mem~906_combout ;
wire \datamem|mem[35][5]~q ;
wire \datamem|Mux58~24_combout ;
wire \datamem|Mux58~25_combout ;
wire \datamem|mem~880_combout ;
wire \datamem|mem~881_combout ;
wire \datamem|mem[9][5]~q ;
wire \datamem|mem~882_combout ;
wire \datamem|mem~883_combout ;
wire \datamem|mem[41][5]~q ;
wire \datamem|mem~884_combout ;
wire \datamem|mem~885_combout ;
wire \datamem|mem[25][5]~q ;
wire \datamem|mem~886_combout ;
wire \datamem|mem~887_combout ;
wire \datamem|mem[57][5]~q ;
wire \datamem|Mux58~9_combout ;
wire \datamem|mem~876_combout ;
wire \datamem|mem~877_combout ;
wire \datamem|mem[17][5]~q ;
wire \datamem|mem~878_combout ;
wire \datamem|mem~879_combout ;
wire \datamem|mem[49][5]~q ;
wire \datamem|Mux58~20_combout ;
wire \datamem|mem~896_combout ;
wire \datamem|mem~897_combout ;
wire \datamem|mem[13][5]~q ;
wire \datamem|mem~898_combout ;
wire \datamem|mem~899_combout ;
wire \datamem|mem[45][5]~q ;
wire \datamem|mem~900_combout ;
wire \datamem|mem~901_combout ;
wire \datamem|mem[29][5]~q ;
wire \datamem|mem~902_combout ;
wire \datamem|mem~903_combout ;
wire \datamem|mem[61][5]~q ;
wire \datamem|Mux58~11_combout ;
wire \datamem|mem~892_combout ;
wire \datamem|mem~893_combout ;
wire \datamem|mem[21][5]~q ;
wire \datamem|mem~894_combout ;
wire \datamem|mem~895_combout ;
wire \datamem|mem[53][5]~q ;
wire \datamem|mem~890_combout ;
wire \datamem|mem~891_combout ;
wire \datamem|mem[37][5]~q ;
wire \datamem|Mux58~28_combout ;
wire \datamem|Mux58~29_combout ;
wire \datamem|mem~816_combout ;
wire \datamem|mem~817_combout ;
wire \datamem|mem~818_combout ;
wire \datamem|mem[8][5]~q ;
wire \datamem|mem~819_combout ;
wire \datamem|mem~820_combout ;
wire \datamem|mem~821_combout ;
wire \datamem|mem[40][5]~q ;
wire \datamem|mem~822_combout ;
wire \datamem|mem~823_combout ;
wire \datamem|mem~824_combout ;
wire \datamem|mem[24][5]~q ;
wire \datamem|mem~825_combout ;
wire \datamem|mem~826_combout ;
wire \datamem|mem~827_combout ;
wire \datamem|mem[56][5]~q ;
wire \datamem|Mux58~0_combout ;
wire \datamem|mem~810_combout ;
wire \datamem|mem~811_combout ;
wire \datamem|mem~812_combout ;
wire \datamem|mem[16][5]~q ;
wire \datamem|mem~813_combout ;
wire \datamem|mem~814_combout ;
wire \datamem|mem~815_combout ;
wire \datamem|mem[48][5]~q ;
wire \datamem|Mux58~18_combout ;
wire \datamem|mem~835_combout ;
wire \datamem|mem~836_combout ;
wire \datamem|mem[12][5]~q ;
wire \datamem|mem~837_combout ;
wire \datamem|mem~838_combout ;
wire \datamem|mem[44][5]~q ;
wire \datamem|mem~839_combout ;
wire \datamem|mem~840_combout ;
wire \datamem|mem[28][5]~q ;
wire \datamem|mem~841_combout ;
wire \datamem|mem~842_combout ;
wire \datamem|mem[60][5]~q ;
wire \datamem|Mux58~2_combout ;
wire \datamem|mem~831_combout ;
wire \datamem|mem~832_combout ;
wire \datamem|mem[20][5]~q ;
wire \datamem|mem~833_combout ;
wire \datamem|mem~834_combout ;
wire \datamem|mem[52][5]~q ;
wire \datamem|mem~829_combout ;
wire \datamem|mem~830_combout ;
wire \datamem|mem[36][5]~q ;
wire \datamem|Mux58~26_combout ;
wire \datamem|Mux58~27_combout ;
wire \datamem|mem~850_combout ;
wire \datamem|mem~851_combout ;
wire \datamem|mem[10][5]~q ;
wire \datamem|mem~852_combout ;
wire \datamem|mem~853_combout ;
wire \datamem|mem[42][5]~q ;
wire \datamem|mem~854_combout ;
wire \datamem|mem~855_combout ;
wire \datamem|mem[26][5]~q ;
wire \datamem|mem~856_combout ;
wire \datamem|mem~857_combout ;
wire \datamem|mem[58][5]~q ;
wire \datamem|Mux58~4_combout ;
wire \datamem|mem~846_combout ;
wire \datamem|mem~847_combout ;
wire \datamem|mem[18][5]~q ;
wire \datamem|mem~848_combout ;
wire \datamem|mem~849_combout ;
wire \datamem|mem[50][5]~q ;
wire \datamem|Mux58~22_combout ;
wire \datamem|mem~866_combout ;
wire \datamem|mem~867_combout ;
wire \datamem|mem[14][5]~q ;
wire \datamem|mem~868_combout ;
wire \datamem|mem~869_combout ;
wire \datamem|mem[46][5]~q ;
wire \datamem|mem~870_combout ;
wire \datamem|mem~871_combout ;
wire \datamem|mem[30][5]~q ;
wire \datamem|mem~872_combout ;
wire \datamem|mem~873_combout ;
wire \datamem|mem[62][5]~q ;
wire \datamem|Mux58~6_combout ;
wire \datamem|mem~862_combout ;
wire \datamem|mem~863_combout ;
wire \datamem|mem[22][5]~q ;
wire \datamem|mem~864_combout ;
wire \datamem|mem~865_combout ;
wire \datamem|mem[54][5]~q ;
wire \datamem|Mux58~30_combout ;
wire \datamem|Mux58~31_combout ;
wire \datamem|Mux58~32_combout ;
wire \mux1|Y[61]~38_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \m1|Mux2~0_combout ;
wire \alu|Add0~250 ;
wire \alu|Add0~241_sumout ;
wire \i3|result_out_alu~60_combout ;
wire \mux3|Y[61]~61_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a2~portbdataout ;
wire \m2|Mux2~0_combout ;
wire \datamem|mem[38][5]~q ;
wire \datamem|Mux58~5_combout ;
wire \datamem|Mux58~23_combout ;
wire \datamem|Mux50~0_combout ;
wire \mux3|Y[53]~53_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \m1|Mux10~0_combout ;
wire \alu|Add0~222 ;
wire \alu|Add0~213_sumout ;
wire \i3|result_out_alu~53_combout ;
wire \m2|Mux9~0_combout ;
wire \datamem|mem~987_combout ;
wire \datamem|mem[6][6]~q ;
wire \datamem|mem~988_combout ;
wire \datamem|mem~989_combout ;
wire \datamem|mem[38][6]~q ;
wire \datamem|mem~990_combout ;
wire \datamem|mem~991_combout ;
wire \datamem|mem[22][6]~q ;
wire \datamem|mem~992_combout ;
wire \datamem|mem~993_combout ;
wire \datamem|mem[54][6]~q ;
wire \datamem|Mux57~5_combout ;
wire \datamem|mem~994_combout ;
wire \datamem|mem~995_combout ;
wire \datamem|mem[14][6]~q ;
wire \datamem|mem~996_combout ;
wire \datamem|mem~997_combout ;
wire \datamem|mem[46][6]~q ;
wire \datamem|mem~998_combout ;
wire \datamem|mem~999_combout ;
wire \datamem|mem[30][6]~q ;
wire \datamem|mem~1000_combout ;
wire \datamem|mem~1001_combout ;
wire \datamem|mem[62][6]~q ;
wire \datamem|Mux57~6_combout ;
wire \datamem|mem~978_combout ;
wire \datamem|mem~979_combout ;
wire \datamem|mem[10][6]~q ;
wire \datamem|mem~980_combout ;
wire \datamem|mem~981_combout ;
wire \datamem|mem[42][6]~q ;
wire \datamem|mem~982_combout ;
wire \datamem|mem~983_combout ;
wire \datamem|mem[26][6]~q ;
wire \datamem|mem~984_combout ;
wire \datamem|mem~985_combout ;
wire \datamem|mem[58][6]~q ;
wire \datamem|Mux57~4_combout ;
wire \datamem|mem~974_combout ;
wire \datamem|mem~975_combout ;
wire \datamem|mem[18][6]~q ;
wire \datamem|mem~976_combout ;
wire \datamem|mem~977_combout ;
wire \datamem|mem[50][6]~q ;
wire \datamem|Mux57~22_combout ;
wire \datamem|Mux57~23_combout ;
wire \datamem|mem~944_combout ;
wire \datamem|mem~945_combout ;
wire \datamem|mem~946_combout ;
wire \datamem|mem[8][6]~q ;
wire \datamem|mem~947_combout ;
wire \datamem|mem~948_combout ;
wire \datamem|mem~949_combout ;
wire \datamem|mem[40][6]~q ;
wire \datamem|mem~950_combout ;
wire \datamem|mem~951_combout ;
wire \datamem|mem~952_combout ;
wire \datamem|mem[24][6]~q ;
wire \datamem|mem~953_combout ;
wire \datamem|mem~954_combout ;
wire \datamem|mem~955_combout ;
wire \datamem|mem[56][6]~q ;
wire \datamem|Mux57~0_combout ;
wire \datamem|mem~938_combout ;
wire \datamem|mem~939_combout ;
wire \datamem|mem~940_combout ;
wire \datamem|mem[16][6]~q ;
wire \datamem|mem~941_combout ;
wire \datamem|mem~942_combout ;
wire \datamem|mem~943_combout ;
wire \datamem|mem[48][6]~q ;
wire \datamem|Mux57~18_combout ;
wire \datamem|mem~963_combout ;
wire \datamem|mem~964_combout ;
wire \datamem|mem[12][6]~q ;
wire \datamem|mem~965_combout ;
wire \datamem|mem~966_combout ;
wire \datamem|mem[44][6]~q ;
wire \datamem|mem~967_combout ;
wire \datamem|mem~968_combout ;
wire \datamem|mem[28][6]~q ;
wire \datamem|mem~969_combout ;
wire \datamem|mem~970_combout ;
wire \datamem|mem[60][6]~q ;
wire \datamem|Mux57~2_combout ;
wire \datamem|mem~959_combout ;
wire \datamem|mem~960_combout ;
wire \datamem|mem[20][6]~q ;
wire \datamem|mem~961_combout ;
wire \datamem|mem~962_combout ;
wire \datamem|mem[52][6]~q ;
wire \datamem|mem~957_combout ;
wire \datamem|mem~958_combout ;
wire \datamem|mem[36][6]~q ;
wire \datamem|Mux57~26_combout ;
wire \datamem|Mux57~27_combout ;
wire \datamem|mem~1008_combout ;
wire \datamem|mem~1009_combout ;
wire \datamem|mem[9][6]~q ;
wire \datamem|mem~1010_combout ;
wire \datamem|mem~1011_combout ;
wire \datamem|mem[41][6]~q ;
wire \datamem|mem~1012_combout ;
wire \datamem|mem~1013_combout ;
wire \datamem|mem[25][6]~q ;
wire \datamem|mem~1014_combout ;
wire \datamem|mem~1015_combout ;
wire \datamem|mem[57][6]~q ;
wire \datamem|Mux57~9_combout ;
wire \datamem|mem~1004_combout ;
wire \datamem|mem~1005_combout ;
wire \datamem|mem[17][6]~q ;
wire \datamem|mem~1006_combout ;
wire \datamem|mem~1007_combout ;
wire \datamem|mem[49][6]~q ;
wire \datamem|Mux57~20_combout ;
wire \datamem|mem~1024_combout ;
wire \datamem|mem~1025_combout ;
wire \datamem|mem[13][6]~q ;
wire \datamem|mem~1026_combout ;
wire \datamem|mem~1027_combout ;
wire \datamem|mem[45][6]~q ;
wire \datamem|mem~1028_combout ;
wire \datamem|mem~1029_combout ;
wire \datamem|mem[29][6]~q ;
wire \datamem|mem~1030_combout ;
wire \datamem|mem~1031_combout ;
wire \datamem|mem[61][6]~q ;
wire \datamem|Mux57~11_combout ;
wire \datamem|mem~1020_combout ;
wire \datamem|mem~1021_combout ;
wire \datamem|mem[21][6]~q ;
wire \datamem|mem~1022_combout ;
wire \datamem|mem~1023_combout ;
wire \datamem|mem[53][6]~q ;
wire \datamem|mem~1018_combout ;
wire \datamem|mem~1019_combout ;
wire \datamem|mem[37][6]~q ;
wire \datamem|Mux57~28_combout ;
wire \datamem|Mux57~29_combout ;
wire \datamem|Mux49~0_combout ;
wire \mux3|Y[54]~54_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \m1|Mux9~0_combout ;
wire \alu|Add0~214 ;
wire \alu|Add0~217_sumout ;
wire \i3|result_out_alu~54_combout ;
wire \m2|Mux8~0_combout ;
wire \datamem|mem~1115_combout ;
wire \datamem|mem[6][7]~q ;
wire \datamem|mem~1116_combout ;
wire \datamem|mem~1117_combout ;
wire \datamem|mem[38][7]~q ;
wire \datamem|mem~1118_combout ;
wire \datamem|mem~1119_combout ;
wire \datamem|mem[22][7]~q ;
wire \datamem|mem~1120_combout ;
wire \datamem|mem~1121_combout ;
wire \datamem|mem[54][7]~q ;
wire \datamem|Mux56~5_combout ;
wire \datamem|mem~1122_combout ;
wire \datamem|mem~1123_combout ;
wire \datamem|mem[14][7]~q ;
wire \datamem|mem~1124_combout ;
wire \datamem|mem~1125_combout ;
wire \datamem|mem[46][7]~q ;
wire \datamem|mem~1126_combout ;
wire \datamem|mem~1127_combout ;
wire \datamem|mem[30][7]~q ;
wire \datamem|mem~1128_combout ;
wire \datamem|mem~1129_combout ;
wire \datamem|mem[62][7]~q ;
wire \datamem|Mux56~6_combout ;
wire \datamem|mem~1106_combout ;
wire \datamem|mem~1107_combout ;
wire \datamem|mem[10][7]~q ;
wire \datamem|mem~1108_combout ;
wire \datamem|mem~1109_combout ;
wire \datamem|mem[42][7]~q ;
wire \datamem|mem~1110_combout ;
wire \datamem|mem~1111_combout ;
wire \datamem|mem[26][7]~q ;
wire \datamem|mem~1112_combout ;
wire \datamem|mem~1113_combout ;
wire \datamem|mem[58][7]~q ;
wire \datamem|Mux56~4_combout ;
wire \datamem|mem~1102_combout ;
wire \datamem|mem~1103_combout ;
wire \datamem|mem[18][7]~q ;
wire \datamem|mem~1104_combout ;
wire \datamem|mem~1105_combout ;
wire \datamem|mem[50][7]~q ;
wire \datamem|Mux56~22_combout ;
wire \datamem|Mux56~23_combout ;
wire \datamem|mem~1072_combout ;
wire \datamem|mem~1073_combout ;
wire \datamem|mem~1074_combout ;
wire \datamem|mem[8][7]~q ;
wire \datamem|mem~1075_combout ;
wire \datamem|mem~1076_combout ;
wire \datamem|mem~1077_combout ;
wire \datamem|mem[40][7]~q ;
wire \datamem|mem~1078_combout ;
wire \datamem|mem~1079_combout ;
wire \datamem|mem~1080_combout ;
wire \datamem|mem[24][7]~q ;
wire \datamem|mem~1081_combout ;
wire \datamem|mem~1082_combout ;
wire \datamem|mem~1083_combout ;
wire \datamem|mem[56][7]~q ;
wire \datamem|Mux56~0_combout ;
wire \datamem|mem~1066_combout ;
wire \datamem|mem~1067_combout ;
wire \datamem|mem~1068_combout ;
wire \datamem|mem[16][7]~q ;
wire \datamem|mem~1069_combout ;
wire \datamem|mem~1070_combout ;
wire \datamem|mem~1071_combout ;
wire \datamem|mem[48][7]~q ;
wire \datamem|Mux56~18_combout ;
wire \datamem|mem~1091_combout ;
wire \datamem|mem~1092_combout ;
wire \datamem|mem[12][7]~q ;
wire \datamem|mem~1093_combout ;
wire \datamem|mem~1094_combout ;
wire \datamem|mem[44][7]~q ;
wire \datamem|mem~1095_combout ;
wire \datamem|mem~1096_combout ;
wire \datamem|mem[28][7]~q ;
wire \datamem|mem~1097_combout ;
wire \datamem|mem~1098_combout ;
wire \datamem|mem[60][7]~q ;
wire \datamem|Mux56~2_combout ;
wire \datamem|mem~1087_combout ;
wire \datamem|mem~1088_combout ;
wire \datamem|mem[20][7]~q ;
wire \datamem|mem~1089_combout ;
wire \datamem|mem~1090_combout ;
wire \datamem|mem[52][7]~q ;
wire \datamem|mem~1085_combout ;
wire \datamem|mem~1086_combout ;
wire \datamem|mem[36][7]~q ;
wire \datamem|Mux56~26_combout ;
wire \datamem|Mux56~27_combout ;
wire \datamem|mem~1136_combout ;
wire \datamem|mem~1137_combout ;
wire \datamem|mem[9][7]~q ;
wire \datamem|mem~1138_combout ;
wire \datamem|mem~1139_combout ;
wire \datamem|mem[41][7]~q ;
wire \datamem|mem~1140_combout ;
wire \datamem|mem~1141_combout ;
wire \datamem|mem[25][7]~q ;
wire \datamem|mem~1142_combout ;
wire \datamem|mem~1143_combout ;
wire \datamem|mem[57][7]~q ;
wire \datamem|Mux56~9_combout ;
wire \datamem|mem~1132_combout ;
wire \datamem|mem~1133_combout ;
wire \datamem|mem[17][7]~q ;
wire \datamem|mem~1134_combout ;
wire \datamem|mem~1135_combout ;
wire \datamem|mem[49][7]~q ;
wire \datamem|Mux56~20_combout ;
wire \datamem|mem~1152_combout ;
wire \datamem|mem~1153_combout ;
wire \datamem|mem[13][7]~q ;
wire \datamem|mem~1154_combout ;
wire \datamem|mem~1155_combout ;
wire \datamem|mem[45][7]~q ;
wire \datamem|mem~1156_combout ;
wire \datamem|mem~1157_combout ;
wire \datamem|mem[29][7]~q ;
wire \datamem|mem~1158_combout ;
wire \datamem|mem~1159_combout ;
wire \datamem|mem[61][7]~q ;
wire \datamem|Mux56~11_combout ;
wire \datamem|mem~1148_combout ;
wire \datamem|mem~1149_combout ;
wire \datamem|mem[21][7]~q ;
wire \datamem|mem~1150_combout ;
wire \datamem|mem~1151_combout ;
wire \datamem|mem[53][7]~q ;
wire \datamem|mem~1146_combout ;
wire \datamem|mem~1147_combout ;
wire \datamem|mem[37][7]~q ;
wire \datamem|Mux56~28_combout ;
wire \datamem|Mux56~29_combout ;
wire \datamem|Mux48~0_combout ;
wire \mux3|Y[55]~55_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \m1|Mux8~0_combout ;
wire \alu|Add0~218 ;
wire \alu|Add0~209_sumout ;
wire \i3|result_out_alu~52_combout ;
wire \m1|Mux7~0_combout ;
wire \alu|Add0~210 ;
wire \alu|Add0~229_sumout ;
wire \i3|result_out_alu~57_combout ;
wire \m1|Mux6~0_combout ;
wire \alu|Add0~230 ;
wire \alu|Add0~253_sumout ;
wire \i3|result_out_alu~63_combout ;
wire \mux3|Y[58]~58_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a5~portbdataout ;
wire \m2|Mux5~0_combout ;
wire \datamem|mem[37][2]~q ;
wire \datamem|Mux61~10_combout ;
wire \datamem|Mux61~21_combout ;
wire \datamem|Mux45~0_combout ;
wire \mux3|Y[42]~42_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \m1|Mux21~0_combout ;
wire \alu|Add0~178 ;
wire \alu|Add0~25_sumout ;
wire \i3|result_out_alu~6_combout ;
wire \m2|Mux20~0_combout ;
wire \datamem|mem~632_combout ;
wire \datamem|mem~633_combout ;
wire \datamem|mem[5][3]~q ;
wire \datamem|Mux60~10_combout ;
wire \datamem|Mux60~21_combout ;
wire \datamem|Mux44~0_combout ;
wire \mux3|Y[43]~43_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \m1|Mux20~0_combout ;
wire \alu|Add0~26 ;
wire \alu|Add0~21_sumout ;
wire \i3|result_out_alu~5_combout ;
wire \m2|Mux19~0_combout ;
wire \datamem|mem~760_combout ;
wire \datamem|mem~761_combout ;
wire \datamem|mem[5][4]~q ;
wire \datamem|Mux59~10_combout ;
wire \datamem|Mux59~21_combout ;
wire \datamem|Mux43~0_combout ;
wire \mux3|Y[44]~44_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \m1|Mux19~0_combout ;
wire \alu|Add0~22 ;
wire \alu|Add0~1_sumout ;
wire \i3|result_out_alu~0_combout ;
wire \m2|Mux18~0_combout ;
wire \datamem|mem~888_combout ;
wire \datamem|mem~889_combout ;
wire \datamem|mem[5][5]~q ;
wire \datamem|Mux58~10_combout ;
wire \datamem|Mux58~21_combout ;
wire \datamem|Mux42~0_combout ;
wire \mux3|Y[45]~45_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \m1|Mux18~0_combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~17_sumout ;
wire \i3|result_out_alu~4_combout ;
wire \m2|Mux17~0_combout ;
wire \datamem|mem~1016_combout ;
wire \datamem|mem~1017_combout ;
wire \datamem|mem[5][6]~q ;
wire \datamem|Mux57~10_combout ;
wire \datamem|Mux57~21_combout ;
wire \datamem|Mux41~0_combout ;
wire \mux3|Y[46]~46_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \m1|Mux17~0_combout ;
wire \alu|Add0~18 ;
wire \alu|Add0~9_sumout ;
wire \i3|result_out_alu~2_combout ;
wire \m2|Mux16~0_combout ;
wire \datamem|mem~1144_combout ;
wire \datamem|mem~1145_combout ;
wire \datamem|mem[5][7]~q ;
wire \datamem|Mux56~10_combout ;
wire \datamem|Mux56~21_combout ;
wire \datamem|Mux40~0_combout ;
wire \mux3|Y[47]~47_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \m1|Mux16~0_combout ;
wire \alu|Add0~10 ;
wire \alu|Add0~13_sumout ;
wire \i3|result_out_alu~3_combout ;
wire \m1|Mux15~0_combout ;
wire \alu|Add0~14 ;
wire \alu|Add0~5_sumout ;
wire \i3|result_out_alu~1_combout ;
wire \m1|Mux14~0_combout ;
wire \alu|Add0~6 ;
wire \alu|Add0~201_sumout ;
wire \i3|result_out_alu~50_combout ;
wire \m2|Mux13~0_combout ;
wire \datamem|mem[34][0]~1281_combout ;
wire \datamem|mem~460_combout ;
wire \datamem|mem[34][0]~1280_combout ;
wire \datamem|mem[34][7]~99_combout ;
wire \datamem|mem[34][2]~q ;
wire \datamem|Mux61~3_combout ;
wire \datamem|Mux61~7_combout ;
wire \datamem|Mux21~0_combout ;
wire \mux3|Y[18]~18_combout ;
wire \m2|Mux45~0_combout ;
wire \datamem|mem[3][5]~231_combout ;
wire \datamem|mem~519_combout ;
wire \datamem|mem[3][7]~1222_combout ;
wire \datamem|mem[3][2]~q ;
wire \datamem|Mux61~13_combout ;
wire \datamem|Mux61~17_combout ;
wire \datamem|Mux29~0_combout ;
wire \mux3|Y[26]~26_combout ;
wire \m2|Mux37~0_combout ;
wire \datamem|mem~489_combout ;
wire \datamem|mem~490_combout ;
wire \datamem|mem[33][2]~q ;
wire \datamem|Mux61~8_combout ;
wire \datamem|Mux61~12_combout ;
wire \datamem|Mux13~0_combout ;
wire \mux3|Y[10]~10_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a53~portbdataout ;
wire \m2|Mux53~0_combout ;
wire \datamem|mem~443_combout ;
wire \datamem|mem[4][2]~q ;
wire \datamem|Mux61~1_combout ;
wire \datamem|Mux61~19_combout ;
wire \datamem|Mux37~0_combout ;
wire \mux3|Y[34]~34_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \m1|Mux29~0_combout ;
wire \alu|Add0~154 ;
wire \alu|Add0~149_sumout ;
wire \i3|result_out_alu~37_combout ;
wire \m2|Mux28~0_combout ;
wire \datamem|mem~589_combout ;
wire \datamem|mem[34][3]~q ;
wire \datamem|Mux60~3_combout ;
wire \datamem|Mux60~7_combout ;
wire \datamem|Mux20~0_combout ;
wire \mux3|Y[19]~19_combout ;
wire \m2|Mux44~0_combout ;
wire \datamem|mem~648_combout ;
wire \datamem|mem[3][3]~q ;
wire \datamem|mem~649_combout ;
wire \datamem|mem~650_combout ;
wire \datamem|mem[35][3]~q ;
wire \datamem|mem~651_combout ;
wire \datamem|mem~652_combout ;
wire \datamem|mem[19][3]~q ;
wire \datamem|mem~653_combout ;
wire \datamem|mem~654_combout ;
wire \datamem|mem[51][3]~q ;
wire \datamem|Mux60~13_combout ;
wire \datamem|mem~655_combout ;
wire \datamem|mem~656_combout ;
wire \datamem|mem[11][3]~q ;
wire \datamem|mem~657_combout ;
wire \datamem|mem~658_combout ;
wire \datamem|mem[43][3]~q ;
wire \datamem|mem~659_combout ;
wire \datamem|mem~660_combout ;
wire \datamem|mem[27][3]~q ;
wire \datamem|mem~661_combout ;
wire \datamem|mem~662_combout ;
wire \datamem|mem[59][3]~q ;
wire \datamem|Mux60~14_combout ;
wire \datamem|mem~671_combout ;
wire \datamem|mem~672_combout ;
wire \datamem|mem[15][3]~q ;
wire \datamem|mem~673_combout ;
wire \datamem|mem~674_combout ;
wire \datamem|mem[47][3]~q ;
wire \datamem|mem~675_combout ;
wire \datamem|mem~676_combout ;
wire \datamem|mem[31][3]~q ;
wire \datamem|mem~677_combout ;
wire \datamem|mem~678_combout ;
wire \datamem|mem[63][3]~q ;
wire \datamem|Mux60~16_combout ;
wire \datamem|Mux60~17_combout ;
wire \datamem|Mux28~0_combout ;
wire \mux3|Y[27]~27_combout ;
wire \m2|Mux36~0_combout ;
wire \datamem|mem~572_combout ;
wire \datamem|mem[4][3]~q ;
wire \datamem|Mux60~1_combout ;
wire \datamem|Mux60~19_combout ;
wire \datamem|Mux36~0_combout ;
wire \mux3|Y[35]~35_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \m1|Mux28~0_combout ;
wire \alu|Add0~150 ;
wire \alu|Add0~173_sumout ;
wire \i3|result_out_alu~43_combout ;
wire \m2|Mux27~0_combout ;
wire \datamem|mem~717_combout ;
wire \datamem|mem[34][4]~q ;
wire \datamem|Mux59~3_combout ;
wire \datamem|Mux59~7_combout ;
wire \datamem|Mux19~0_combout ;
wire \mux3|Y[20]~20_combout ;
wire \m2|Mux43~0_combout ;
wire \datamem|mem~776_combout ;
wire \datamem|mem[3][4]~q ;
wire \datamem|Mux59~13_combout ;
wire \datamem|Mux59~17_combout ;
wire \datamem|Mux27~0_combout ;
wire \mux3|Y[28]~28_combout ;
wire \m2|Mux35~0_combout ;
wire \datamem|mem~746_combout ;
wire \datamem|mem~747_combout ;
wire \datamem|mem[33][4]~q ;
wire \datamem|Mux59~8_combout ;
wire \datamem|Mux59~12_combout ;
wire \datamem|Mux11~0_combout ;
wire \mux3|Y[12]~12_combout ;
wire \m2|Mux51~0_combout ;
wire \datamem|mem~700_combout ;
wire \datamem|mem[4][4]~q ;
wire \datamem|Mux59~1_combout ;
wire \datamem|Mux59~19_combout ;
wire \datamem|Mux35~0_combout ;
wire \mux3|Y[36]~36_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \m1|Mux27~0_combout ;
wire \alu|Add0~174 ;
wire \alu|Add0~197_sumout ;
wire \i3|result_out_alu~49_combout ;
wire \m2|Mux26~0_combout ;
wire \datamem|mem~845_combout ;
wire \datamem|mem[34][5]~q ;
wire \datamem|Mux58~3_combout ;
wire \datamem|Mux58~7_combout ;
wire \datamem|Mux18~0_combout ;
wire \mux3|Y[21]~21_combout ;
wire \m2|Mux42~0_combout ;
wire \datamem|mem~904_combout ;
wire \datamem|mem[3][5]~q ;
wire \datamem|Mux58~13_combout ;
wire \datamem|Mux58~17_combout ;
wire \datamem|Mux26~0_combout ;
wire \mux3|Y[29]~29_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a34~portbdataout ;
wire \m2|Mux34~0_combout ;
wire \datamem|mem~874_combout ;
wire \datamem|mem~875_combout ;
wire \datamem|mem[33][5]~q ;
wire \datamem|Mux58~8_combout ;
wire \datamem|Mux58~12_combout ;
wire \datamem|Mux10~0_combout ;
wire \mux3|Y[13]~13_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a50~portbdataout ;
wire \m2|Mux50~0_combout ;
wire \datamem|mem~828_combout ;
wire \datamem|mem[4][5]~q ;
wire \datamem|Mux58~1_combout ;
wire \datamem|Mux58~19_combout ;
wire \datamem|Mux34~0_combout ;
wire \mux3|Y[37]~37_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \m1|Mux26~0_combout ;
wire \alu|Add0~198 ;
wire \alu|Add0~189_sumout ;
wire \i3|result_out_alu~47_combout ;
wire \m2|Mux25~0_combout ;
wire \datamem|mem~973_combout ;
wire \datamem|mem[34][6]~q ;
wire \datamem|Mux57~3_combout ;
wire \datamem|Mux57~7_combout ;
wire \datamem|Mux17~0_combout ;
wire \mux3|Y[22]~22_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a41~portbdataout ;
wire \m2|Mux41~0_combout ;
wire \datamem|mem~1032_combout ;
wire \datamem|mem[3][6]~q ;
wire \datamem|mem~1033_combout ;
wire \datamem|mem~1034_combout ;
wire \datamem|mem[35][6]~q ;
wire \datamem|mem~1035_combout ;
wire \datamem|mem~1036_combout ;
wire \datamem|mem[19][6]~q ;
wire \datamem|mem~1037_combout ;
wire \datamem|mem~1038_combout ;
wire \datamem|mem[51][6]~q ;
wire \datamem|Mux57~13_combout ;
wire \datamem|mem~1039_combout ;
wire \datamem|mem~1040_combout ;
wire \datamem|mem[11][6]~q ;
wire \datamem|mem~1041_combout ;
wire \datamem|mem~1042_combout ;
wire \datamem|mem[43][6]~q ;
wire \datamem|mem~1043_combout ;
wire \datamem|mem~1044_combout ;
wire \datamem|mem[27][6]~q ;
wire \datamem|mem~1045_combout ;
wire \datamem|mem~1046_combout ;
wire \datamem|mem[59][6]~q ;
wire \datamem|Mux57~14_combout ;
wire \datamem|mem~1055_combout ;
wire \datamem|mem~1056_combout ;
wire \datamem|mem[15][6]~q ;
wire \datamem|mem~1057_combout ;
wire \datamem|mem~1058_combout ;
wire \datamem|mem[47][6]~q ;
wire \datamem|mem~1059_combout ;
wire \datamem|mem~1060_combout ;
wire \datamem|mem[31][6]~q ;
wire \datamem|mem~1061_combout ;
wire \datamem|mem~1062_combout ;
wire \datamem|mem[63][6]~q ;
wire \datamem|Mux57~16_combout ;
wire \datamem|Mux57~17_combout ;
wire \datamem|Mux25~0_combout ;
wire \mux3|Y[30]~30_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a33~portbdataout ;
wire \m2|Mux33~0_combout ;
wire \datamem|mem~1002_combout ;
wire \datamem|mem~1003_combout ;
wire \datamem|mem[33][6]~q ;
wire \datamem|Mux57~8_combout ;
wire \datamem|Mux57~12_combout ;
wire \datamem|Mux9~0_combout ;
wire \mux3|Y[14]~14_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a49~portbdataout ;
wire \m2|Mux49~0_combout ;
wire \datamem|mem~1047_combout ;
wire \datamem|mem~1048_combout ;
wire \datamem|mem[7][6]~q ;
wire \datamem|mem~1049_combout ;
wire \datamem|mem~1050_combout ;
wire \datamem|mem[39][6]~q ;
wire \datamem|mem~1051_combout ;
wire \datamem|mem~1052_combout ;
wire \datamem|mem[23][6]~q ;
wire \datamem|mem~1053_combout ;
wire \datamem|mem~1054_combout ;
wire \datamem|mem[55][6]~q ;
wire \datamem|Mux57~15_combout ;
wire \datamem|Mux57~24_combout ;
wire \datamem|Mux57~25_combout ;
wire \datamem|Mux57~30_combout ;
wire \datamem|Mux57~31_combout ;
wire \datamem|Mux57~32_combout ;
wire \mux1|Y[62]~44_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \m1|Mux1~0_combout ;
wire \alu|Add0~242 ;
wire \alu|Add0~245_sumout ;
wire \i3|result_out_alu~61_combout ;
wire \mux3|Y[62]~62_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a1~portbdataout ;
wire \m2|Mux1~0_combout ;
wire \datamem|mem~935_combout ;
wire \datamem|mem~936_combout ;
wire \datamem|mem~937_combout ;
wire \datamem|mem[32][6]~q ;
wire \datamem|Mux1~0_combout ;
wire \datamem|Mux1~1_combout ;
wire \datamem|Mux1~2_combout ;
wire \mux3|Y[6]~6_combout ;
wire \m2|Mux57~0_combout ;
wire \datamem|mem~956_combout ;
wire \datamem|mem[4][6]~q ;
wire \datamem|Mux57~1_combout ;
wire \datamem|Mux57~19_combout ;
wire \datamem|Mux33~0_combout ;
wire \mux3|Y[38]~38_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \m1|Mux25~0_combout ;
wire \alu|Add0~190 ;
wire \alu|Add0~193_sumout ;
wire \i3|result_out_alu~48_combout ;
wire \m2|Mux24~0_combout ;
wire \datamem|mem~1101_combout ;
wire \datamem|mem[34][7]~q ;
wire \datamem|Mux56~3_combout ;
wire \datamem|Mux56~7_combout ;
wire \datamem|Mux16~0_combout ;
wire \mux3|Y[23]~23_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a40~portbdataout ;
wire \m2|Mux40~0_combout ;
wire \datamem|mem~1160_combout ;
wire \datamem|mem[3][7]~q ;
wire \datamem|mem~1161_combout ;
wire \datamem|mem~1162_combout ;
wire \datamem|mem[35][7]~q ;
wire \datamem|mem~1163_combout ;
wire \datamem|mem~1164_combout ;
wire \datamem|mem[19][7]~q ;
wire \datamem|mem~1165_combout ;
wire \datamem|mem~1166_combout ;
wire \datamem|mem[51][7]~q ;
wire \datamem|Mux56~13_combout ;
wire \datamem|mem~1167_combout ;
wire \datamem|mem~1168_combout ;
wire \datamem|mem[11][7]~q ;
wire \datamem|mem~1169_combout ;
wire \datamem|mem~1170_combout ;
wire \datamem|mem[43][7]~q ;
wire \datamem|mem~1171_combout ;
wire \datamem|mem~1172_combout ;
wire \datamem|mem[27][7]~q ;
wire \datamem|mem~1173_combout ;
wire \datamem|mem~1174_combout ;
wire \datamem|mem[59][7]~q ;
wire \datamem|Mux56~14_combout ;
wire \datamem|mem~1183_combout ;
wire \datamem|mem~1184_combout ;
wire \datamem|mem[15][7]~q ;
wire \datamem|mem~1185_combout ;
wire \datamem|mem~1186_combout ;
wire \datamem|mem[47][7]~q ;
wire \datamem|mem~1187_combout ;
wire \datamem|mem~1188_combout ;
wire \datamem|mem[31][7]~q ;
wire \datamem|mem~1189_combout ;
wire \datamem|mem~1190_combout ;
wire \datamem|mem[63][7]~q ;
wire \datamem|Mux56~16_combout ;
wire \datamem|Mux56~17_combout ;
wire \datamem|Mux24~0_combout ;
wire \mux3|Y[31]~31_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a32~portbdataout ;
wire \m2|Mux32~0_combout ;
wire \datamem|mem~1130_combout ;
wire \datamem|mem~1131_combout ;
wire \datamem|mem[33][7]~q ;
wire \datamem|Mux56~8_combout ;
wire \datamem|Mux56~12_combout ;
wire \datamem|Mux8~0_combout ;
wire \mux3|Y[15]~15_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a48~portbdataout ;
wire \m2|Mux48~0_combout ;
wire \datamem|mem~1175_combout ;
wire \datamem|mem~1176_combout ;
wire \datamem|mem[7][7]~q ;
wire \datamem|mem~1177_combout ;
wire \datamem|mem~1178_combout ;
wire \datamem|mem[39][7]~q ;
wire \datamem|mem~1179_combout ;
wire \datamem|mem~1180_combout ;
wire \datamem|mem[23][7]~q ;
wire \datamem|mem~1181_combout ;
wire \datamem|mem~1182_combout ;
wire \datamem|mem[55][7]~q ;
wire \datamem|Mux56~15_combout ;
wire \datamem|Mux56~24_combout ;
wire \datamem|Mux56~25_combout ;
wire \datamem|Mux56~30_combout ;
wire \datamem|Mux56~31_combout ;
wire \datamem|Mux56~32_combout ;
wire \mux1|Y[63]~43_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \m1|Mux0~0_combout ;
wire \alu|Add0~246 ;
wire \alu|Add0~237_sumout ;
wire \i3|result_out_alu~59_combout ;
wire \mux3|Y[63]~63_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \m2|Mux0~0_combout ;
wire \datamem|mem~1063_combout ;
wire \datamem|mem~1064_combout ;
wire \datamem|mem~1065_combout ;
wire \datamem|mem[32][7]~q ;
wire \datamem|Mux0~0_combout ;
wire \datamem|Mux0~1_combout ;
wire \datamem|Mux0~2_combout ;
wire \mux3|Y[7]~7_combout ;
wire \m2|Mux56~0_combout ;
wire \datamem|mem~1084_combout ;
wire \datamem|mem[4][7]~q ;
wire \datamem|Mux56~1_combout ;
wire \datamem|Mux56~19_combout ;
wire \datamem|Mux32~0_combout ;
wire \mux3|Y[39]~39_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \m1|Mux24~0_combout ;
wire \alu|Add0~194 ;
wire \alu|Add0~185_sumout ;
wire \i3|result_out_alu~46_combout ;
wire \m2|Mux23~0_combout ;
wire \datamem|mem~140_combout ;
wire \datamem|mem[6][0]~q ;
wire \datamem|mem~143_combout ;
wire \datamem|mem~144_combout ;
wire \datamem|mem[38][0]~q ;
wire \datamem|mem~147_combout ;
wire \datamem|mem~148_combout ;
wire \datamem|mem[22][0]~q ;
wire \datamem|mem~151_combout ;
wire \datamem|mem~152_combout ;
wire \datamem|mem[54][0]~q ;
wire \datamem|Mux63~5_combout ;
wire \datamem|mem~155_combout ;
wire \datamem|mem~156_combout ;
wire \datamem|mem[14][0]~q ;
wire \datamem|mem~159_combout ;
wire \datamem|mem~160_combout ;
wire \datamem|mem[46][0]~q ;
wire \datamem|mem~163_combout ;
wire \datamem|mem~164_combout ;
wire \datamem|mem[30][0]~q ;
wire \datamem|mem~167_combout ;
wire \datamem|mem~168_combout ;
wire \datamem|mem[62][0]~q ;
wire \datamem|Mux63~6_combout ;
wire \datamem|mem~114_combout ;
wire \datamem|mem~116_combout ;
wire \datamem|mem[10][0]~q ;
wire \datamem|mem~120_combout ;
wire \datamem|mem~122_combout ;
wire \datamem|mem[42][0]~q ;
wire \datamem|mem~126_combout ;
wire \datamem|mem~128_combout ;
wire \datamem|mem[26][0]~q ;
wire \datamem|mem~132_combout ;
wire \datamem|mem~134_combout ;
wire \datamem|mem[58][0]~q ;
wire \datamem|Mux63~4_combout ;
wire \datamem|mem~102_combout ;
wire \datamem|mem~104_combout ;
wire \datamem|mem[18][0]~q ;
wire \datamem|mem~108_combout ;
wire \datamem|mem~110_combout ;
wire \datamem|mem[50][0]~q ;
wire \datamem|Mux63~22_combout ;
wire \datamem|Mux63~23_combout ;
wire \datamem|mem~25_combout ;
wire \datamem|mem~26_combout ;
wire \datamem|mem~27_combout ;
wire \datamem|mem[8][0]~q ;
wire \datamem|mem~33_combout ;
wire \datamem|mem~34_combout ;
wire \datamem|mem~35_combout ;
wire \datamem|mem[40][0]~q ;
wire \datamem|mem~40_combout ;
wire \datamem|mem~41_combout ;
wire \datamem|mem~42_combout ;
wire \datamem|mem[24][0]~q ;
wire \datamem|mem~48_combout ;
wire \datamem|mem~49_combout ;
wire \datamem|mem~50_combout ;
wire \datamem|mem[56][0]~q ;
wire \datamem|Mux63~0_combout ;
wire \datamem|mem~11_combout ;
wire \datamem|mem~12_combout ;
wire \datamem|mem~13_combout ;
wire \datamem|mem[16][0]~q ;
wire \datamem|mem~18_combout ;
wire \datamem|mem~19_combout ;
wire \datamem|mem~20_combout ;
wire \datamem|mem[48][0]~q ;
wire \datamem|Mux63~18_combout ;
wire \datamem|mem~74_combout ;
wire \datamem|mem~75_combout ;
wire \datamem|mem[12][0]~q ;
wire \datamem|mem~79_combout ;
wire \datamem|mem~80_combout ;
wire \datamem|mem[44][0]~q ;
wire \datamem|mem~84_combout ;
wire \datamem|mem~85_combout ;
wire \datamem|mem[28][0]~q ;
wire \datamem|mem~89_combout ;
wire \datamem|mem~90_combout ;
wire \datamem|mem[60][0]~q ;
wire \datamem|Mux63~2_combout ;
wire \datamem|mem~64_combout ;
wire \datamem|mem~65_combout ;
wire \datamem|mem[20][0]~q ;
wire \datamem|mem~69_combout ;
wire \datamem|mem~70_combout ;
wire \datamem|mem[52][0]~q ;
wire \datamem|mem~59_combout ;
wire \datamem|mem~60_combout ;
wire \datamem|mem[36][0]~q ;
wire \datamem|Mux63~26_combout ;
wire \datamem|Mux63~27_combout ;
wire \datamem|mem~187_combout ;
wire \datamem|mem~189_combout ;
wire \datamem|mem[9][0]~q ;
wire \datamem|mem~192_combout ;
wire \datamem|mem~194_combout ;
wire \datamem|mem[41][0]~q ;
wire \datamem|mem~197_combout ;
wire \datamem|mem~199_combout ;
wire \datamem|mem[25][0]~q ;
wire \datamem|mem~202_combout ;
wire \datamem|mem~204_combout ;
wire \datamem|mem[57][0]~q ;
wire \datamem|Mux63~9_combout ;
wire \datamem|mem~177_combout ;
wire \datamem|mem~179_combout ;
wire \datamem|mem[17][0]~q ;
wire \datamem|mem~182_combout ;
wire \datamem|mem~184_combout ;
wire \datamem|mem[49][0]~q ;
wire \datamem|mem~172_combout ;
wire \datamem|mem~174_combout ;
wire \datamem|mem[33][0]~q ;
wire \datamem|Mux63~20_combout ;
wire \datamem|mem~218_combout ;
wire \datamem|mem~219_combout ;
wire \datamem|mem[13][0]~q ;
wire \datamem|mem~221_combout ;
wire \datamem|mem~222_combout ;
wire \datamem|mem[45][0]~q ;
wire \datamem|mem~224_combout ;
wire \datamem|mem~225_combout ;
wire \datamem|mem[29][0]~q ;
wire \datamem|mem~228_combout ;
wire \datamem|mem~229_combout ;
wire \datamem|mem[61][0]~q ;
wire \datamem|Mux63~11_combout ;
wire \datamem|mem~212_combout ;
wire \datamem|mem~213_combout ;
wire \datamem|mem[21][0]~q ;
wire \datamem|mem~215_combout ;
wire \datamem|mem~216_combout ;
wire \datamem|mem[53][0]~q ;
wire \datamem|mem~209_combout ;
wire \datamem|mem~210_combout ;
wire \datamem|mem[37][0]~q ;
wire \datamem|Mux63~28_combout ;
wire \datamem|Mux63~29_combout ;
wire \datamem|Mux55~0_combout ;
wire \mux3|Y[48]~48_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a15~portbdataout ;
wire \m2|Mux15~0_combout ;
wire \datamem|mem~98_combout ;
wire \datamem|mem[34][0]~q ;
wire \datamem|Mux63~3_combout ;
wire \datamem|Mux63~7_combout ;
wire \datamem|Mux23~0_combout ;
wire \mux3|Y[16]~16_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a47~portbdataout ;
wire \m2|Mux47~0_combout ;
wire \datamem|mem~232_combout ;
wire \datamem|mem[3][0]~q ;
wire \datamem|mem~235_combout ;
wire \datamem|mem~237_combout ;
wire \datamem|mem[35][0]~q ;
wire \datamem|mem~241_combout ;
wire \datamem|mem~243_combout ;
wire \datamem|mem[19][0]~q ;
wire \datamem|mem~247_combout ;
wire \datamem|mem~249_combout ;
wire \datamem|mem[51][0]~q ;
wire \datamem|Mux63~13_combout ;
wire \datamem|mem~253_combout ;
wire \datamem|mem~255_combout ;
wire \datamem|mem[11][0]~q ;
wire \datamem|mem~259_combout ;
wire \datamem|mem~261_combout ;
wire \datamem|mem[43][0]~q ;
wire \datamem|mem~265_combout ;
wire \datamem|mem~267_combout ;
wire \datamem|mem[27][0]~q ;
wire \datamem|mem~271_combout ;
wire \datamem|mem~273_combout ;
wire \datamem|mem[59][0]~q ;
wire \datamem|Mux63~14_combout ;
wire \datamem|mem~283_combout ;
wire \datamem|mem~284_combout ;
wire \datamem|mem[15][0]~q ;
wire \datamem|mem~285_combout ;
wire \datamem|mem~286_combout ;
wire \datamem|mem[47][0]~q ;
wire \datamem|mem~287_combout ;
wire \datamem|mem~288_combout ;
wire \datamem|mem[31][0]~q ;
wire \datamem|mem~290_combout ;
wire \datamem|mem~291_combout ;
wire \datamem|mem[63][0]~q ;
wire \datamem|Mux63~16_combout ;
wire \datamem|Mux63~17_combout ;
wire \datamem|Mux31~0_combout ;
wire \mux3|Y[24]~24_combout ;
wire \m2|Mux39~0_combout ;
wire \datamem|mem~55_combout ;
wire \datamem|mem[4][0]~q ;
wire \datamem|Mux63~1_combout ;
wire \datamem|Mux63~19_combout ;
wire \datamem|Mux39~0_combout ;
wire \mux3|Y[32]~32_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a31~portbdataout ;
wire \m2|Mux31~0_combout ;
wire \datamem|mem~206_combout ;
wire \datamem|mem~207_combout ;
wire \datamem|mem[5][0]~q ;
wire \datamem|Mux63~10_combout ;
wire \datamem|Mux63~21_combout ;
wire \datamem|Mux47~0_combout ;
wire \mux3|Y[40]~40_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \m1|Mux23~0_combout ;
wire \alu|Add0~186 ;
wire \alu|Add0~181_sumout ;
wire \i3|result_out_alu~45_combout ;
wire \mux3|Y[41]~41_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a22~portbdataout ;
wire \m2|Mux22~0_combout ;
wire \datamem|mem~345_combout ;
wire \datamem|mem[6][1]~q ;
wire \datamem|mem~346_combout ;
wire \datamem|mem~347_combout ;
wire \datamem|mem[38][1]~q ;
wire \datamem|mem~348_combout ;
wire \datamem|mem~349_combout ;
wire \datamem|mem[22][1]~q ;
wire \datamem|mem~350_combout ;
wire \datamem|mem~351_combout ;
wire \datamem|mem[54][1]~q ;
wire \datamem|Mux62~5_combout ;
wire \datamem|mem~352_combout ;
wire \datamem|mem~353_combout ;
wire \datamem|mem[14][1]~q ;
wire \datamem|mem~354_combout ;
wire \datamem|mem~355_combout ;
wire \datamem|mem[46][1]~q ;
wire \datamem|mem~356_combout ;
wire \datamem|mem~357_combout ;
wire \datamem|mem[30][1]~q ;
wire \datamem|mem~358_combout ;
wire \datamem|mem~359_combout ;
wire \datamem|mem[62][1]~q ;
wire \datamem|Mux62~6_combout ;
wire \datamem|mem~336_combout ;
wire \datamem|mem~337_combout ;
wire \datamem|mem[10][1]~q ;
wire \datamem|mem~338_combout ;
wire \datamem|mem~339_combout ;
wire \datamem|mem[42][1]~q ;
wire \datamem|mem~340_combout ;
wire \datamem|mem~341_combout ;
wire \datamem|mem[26][1]~q ;
wire \datamem|mem~342_combout ;
wire \datamem|mem~343_combout ;
wire \datamem|mem[58][1]~q ;
wire \datamem|Mux62~4_combout ;
wire \datamem|mem~332_combout ;
wire \datamem|mem~333_combout ;
wire \datamem|mem[18][1]~q ;
wire \datamem|mem~334_combout ;
wire \datamem|mem~335_combout ;
wire \datamem|mem[50][1]~q ;
wire \datamem|Mux62~22_combout ;
wire \datamem|Mux62~23_combout ;
wire \datamem|Mux62~28_combout ;
wire \datamem|Mux62~29_combout ;
wire \datamem|Mux54~0_combout ;
wire \mux3|Y[49]~49_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a14~portbdataout ;
wire \m2|Mux14~0_combout ;
wire \datamem|mem~316_combout ;
wire \datamem|mem[36][1]~q ;
wire \datamem|Mux62~1_combout ;
wire \datamem|Mux62~19_combout ;
wire \datamem|Mux38~0_combout ;
wire \mux3|Y[33]~33_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a30~portbdataout ;
wire \m2|Mux30~0_combout ;
wire \datamem|mem~331_combout ;
wire \datamem|mem[34][1]~q ;
wire \datamem|Mux62~3_combout ;
wire \datamem|Mux62~7_combout ;
wire \datamem|Mux22~0_combout ;
wire \mux3|Y[17]~17_combout ;
wire \m2|Mux46~6_combout ;
wire \datamem|mem~390_combout ;
wire \datamem|mem[3][1]~q ;
wire \datamem|mem~391_combout ;
wire \datamem|mem~392_combout ;
wire \datamem|mem[35][1]~q ;
wire \datamem|mem~393_combout ;
wire \datamem|mem~394_combout ;
wire \datamem|mem[19][1]~q ;
wire \datamem|mem~395_combout ;
wire \datamem|mem~396_combout ;
wire \datamem|mem[51][1]~q ;
wire \datamem|Mux62~13_combout ;
wire \datamem|mem~397_combout ;
wire \datamem|mem~398_combout ;
wire \datamem|mem[11][1]~q ;
wire \datamem|mem~399_combout ;
wire \datamem|mem~400_combout ;
wire \datamem|mem[43][1]~q ;
wire \datamem|mem~401_combout ;
wire \datamem|mem~402_combout ;
wire \datamem|mem[27][1]~q ;
wire \datamem|mem~403_combout ;
wire \datamem|mem~404_combout ;
wire \datamem|mem[59][1]~q ;
wire \datamem|Mux62~14_combout ;
wire \datamem|mem~413_combout ;
wire \datamem|mem~414_combout ;
wire \datamem|mem[15][1]~q ;
wire \datamem|mem~415_combout ;
wire \datamem|mem~416_combout ;
wire \datamem|mem[47][1]~q ;
wire \datamem|mem~417_combout ;
wire \datamem|mem~418_combout ;
wire \datamem|mem[31][1]~q ;
wire \datamem|mem~419_combout ;
wire \datamem|mem~420_combout ;
wire \datamem|mem[63][1]~q ;
wire \datamem|Mux62~16_combout ;
wire \datamem|Mux62~17_combout ;
wire \datamem|Mux30~0_combout ;
wire \mux3|Y[25]~25_combout ;
wire \m2|Mux38~0_combout ;
wire \datamem|mem~360_combout ;
wire \datamem|mem~361_combout ;
wire \datamem|mem[33][1]~q ;
wire \datamem|Mux62~8_combout ;
wire \datamem|Mux62~12_combout ;
wire \datamem|Mux14~0_combout ;
wire \mux3|Y[9]~9_combout ;
wire \m2|Mux54~0_combout ;
wire \datamem|mem~405_combout ;
wire \datamem|mem~406_combout ;
wire \datamem|mem[7][1]~q ;
wire \datamem|mem~407_combout ;
wire \datamem|mem~408_combout ;
wire \datamem|mem[39][1]~q ;
wire \datamem|mem~409_combout ;
wire \datamem|mem~410_combout ;
wire \datamem|mem[23][1]~q ;
wire \datamem|mem~411_combout ;
wire \datamem|mem~412_combout ;
wire \datamem|mem[55][1]~q ;
wire \datamem|Mux62~15_combout ;
wire \datamem|Mux62~24_combout ;
wire \datamem|Mux62~25_combout ;
wire \datamem|Mux62~30_combout ;
wire \datamem|Mux62~31_combout ;
wire \datamem|Mux62~32_combout ;
wire \mux3|Y[57]~57_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a6~portbdataout ;
wire \m2|Mux6~0_combout ;
wire \datamem|mem~292_combout ;
wire \datamem|mem~293_combout ;
wire \datamem|mem~294_combout ;
wire \datamem|mem[32][1]~q ;
wire \datamem|Mux6~0_combout ;
wire \datamem|Mux6~1_combout ;
wire \datamem|Mux6~2_combout ;
wire \mux3|Y[1]~1_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a61~portbdataout ;
wire \mux1|Y[1]~120_combout ;
wire \alu|Add0~57_sumout ;
wire \i3|result_out_alu~14_combout ;
wire \datamem|mem[1][7]~1252_combout ;
wire \datamem|mem[1][3]~q ;
wire \datamem|Mux60~8_combout ;
wire \datamem|Mux60~12_combout ;
wire \datamem|Mux12~0_combout ;
wire \mux3|Y[11]~11_combout ;
wire \m2|Mux52~0_combout ;
wire \datamem|mem~663_combout ;
wire \datamem|mem~664_combout ;
wire \datamem|mem[7][3]~q ;
wire \datamem|mem~665_combout ;
wire \datamem|mem~666_combout ;
wire \datamem|mem[39][3]~q ;
wire \datamem|mem~667_combout ;
wire \datamem|mem~668_combout ;
wire \datamem|mem[23][3]~q ;
wire \datamem|mem~669_combout ;
wire \datamem|mem~670_combout ;
wire \datamem|mem[55][3]~q ;
wire \datamem|Mux60~15_combout ;
wire \datamem|Mux60~24_combout ;
wire \datamem|Mux60~25_combout ;
wire \datamem|Mux60~30_combout ;
wire \datamem|Mux60~31_combout ;
wire \datamem|Mux60~32_combout ;
wire \mux3|Y[59]~59_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a4~portbdataout ;
wire \m2|Mux4~0_combout ;
wire \datamem|mem~550_combout ;
wire \datamem|mem~551_combout ;
wire \datamem|mem~552_combout ;
wire \datamem|mem[32][3]~q ;
wire \datamem|Mux4~0_combout ;
wire \datamem|Mux4~1_combout ;
wire \datamem|Mux4~2_combout ;
wire \mux3|Y[3]~3_combout ;
wire \regfile|Mux124~17_combout ;
wire \regfile|Mux124~0_combout ;
wire \regfile|Mux124~21_combout ;
wire \regfile|Mux124~4_combout ;
wire \regfile|Mux124~25_combout ;
wire \regfile|Mux124~8_combout ;
wire \regfile|Mux124~29_combout ;
wire \regfile|Mux124~12_combout ;
wire \regfile|Mux124~16_combout ;
wire \m2|Mux60~0_combout ;
wire \mux1|Y[3]~45_combout ;
wire \alu|Add0~65_sumout ;
wire \i3|result_out_alu~16_combout ;
wire \datamem|Decoder1~1_combout ;
wire \datamem|mem[32][5]~1_combout ;
wire \datamem|mem~679_combout ;
wire \datamem|mem~680_combout ;
wire \datamem|mem~681_combout ;
wire \datamem|mem[32][4]~q ;
wire \datamem|Mux3~0_combout ;
wire \datamem|Mux3~1_combout ;
wire \datamem|Mux3~2_combout ;
wire \mux3|Y[4]~4_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a59~portbdataout ;
wire \mux1|Y[4]~124_combout ;
wire \alu|Add0~49_sumout ;
wire \i3|result_out_alu~12_combout ;
wire \datamem|Decoder1~0_combout ;
wire \datamem|mem~807_combout ;
wire \datamem|mem~808_combout ;
wire \datamem|mem~809_combout ;
wire \datamem|mem[32][5]~q ;
wire \datamem|Mux2~0_combout ;
wire \datamem|Mux2~1_combout ;
wire \datamem|Mux2~2_combout ;
wire \mux3|Y[5]~5_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a58~portbdataout ;
wire \mux1|Y[5]~108_combout ;
wire \alu|Add0~53_sumout ;
wire \i3|result_out_alu~13_combout ;
wire \datamem|Decoder1~30_combout ;
wire \datamem|mem[1][0]~q ;
wire \datamem|Mux63~8_combout ;
wire \datamem|Mux63~12_combout ;
wire \datamem|Mux15~0_combout ;
wire \mux3|Y[8]~8_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a55~portbdataout ;
wire \m2|Mux55~0_combout ;
wire \datamem|mem~275_combout ;
wire \datamem|mem~276_combout ;
wire \datamem|mem[7][0]~q ;
wire \datamem|mem~277_combout ;
wire \datamem|mem~278_combout ;
wire \datamem|mem[39][0]~q ;
wire \datamem|mem~279_combout ;
wire \datamem|mem~280_combout ;
wire \datamem|mem[23][0]~q ;
wire \datamem|mem~281_combout ;
wire \datamem|mem~282_combout ;
wire \datamem|mem[55][0]~q ;
wire \datamem|Mux63~15_combout ;
wire \datamem|Mux63~24_combout ;
wire \datamem|Mux63~25_combout ;
wire \datamem|Mux63~30_combout ;
wire \datamem|Mux63~31_combout ;
wire \datamem|Mux63~32_combout ;
wire \mux3|Y[56]~56_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a7~portbdataout ;
wire \m2|Mux7~0_combout ;
wire \datamem|mem~4_combout ;
wire \datamem|mem~5_combout ;
wire \datamem|mem~6_combout ;
wire \datamem|mem[32][0]~q ;
wire \datamem|Mux7~0_combout ;
wire \datamem|Mux7~1_combout ;
wire \datamem|Mux7~2_combout ;
wire \mux3|Y[0]~0_combout ;
wire \regfile|registers_rtl_1|auto_generated|ram_block1a62~portbdataout ;
wire \mux1|Y[0]~116_combout ;
wire \alu|Add0~61_sumout ;
wire \i3|result_out_alu~15_combout ;
wire \datamem|Decoder0~0_combout ;
wire \datamem|mem[0][7]~0_combout ;
wire \datamem|mem[0][2]~q ;
wire \datamem|Mux5~0_combout ;
wire \datamem|Mux5~1_combout ;
wire \datamem|Mux5~2_combout ;
wire \mux3|Y[2]~2_combout ;
wire \m2|Mux61~0_combout ;
wire \datamem|mem~473_combout ;
wire \datamem|mem~474_combout ;
wire \datamem|mem[6][2]~q ;
wire \datamem|Mux61~5_combout ;
wire \datamem|Mux61~23_combout ;
wire \datamem|Mux53~0_combout ;
wire \mux3|Y[50]~50_combout ;
wire \regfile|registers_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \branc|Equal0~33_combout ;
wire \branc|Equal0~34_combout ;
wire \branc|LessThan0~41_combout ;
wire \branc|LessThan0~42_combout ;
wire \branc|Equal0~35_combout ;
wire \branc|Equal0~36_combout ;
wire \branc|Equal0~37_combout ;
wire \branc|LessThan0~46_combout ;
wire \branc|LessThan0~47_combout ;
wire \branc|Equal0~38_combout ;
wire \branc|LessThan0~20_combout ;
wire \branc|Equal0~25_combout ;
wire \branc|Equal0~26_combout ;
wire \branc|Equal0~27_combout ;
wire \branc|LessThan0~21_combout ;
wire \branc|Equal0~28_combout ;
wire \branc|LessThan0~28_combout ;
wire \branc|Equal0~29_combout ;
wire \branc|Equal0~30_combout ;
wire \branc|Equal0~31_combout ;
wire \branc|LessThan0~29_combout ;
wire \branc|Equal0~32_combout ;
wire \branc|Equal0~0_combout ;
wire \branc|Equal0~1_combout ;
wire \branc|LessThan0~0_combout ;
wire \branc|Equal0~2_combout ;
wire \branc|Equal0~3_combout ;
wire \branc|LessThan0~10_combout ;
wire \branc|Equal0~13_combout ;
wire \branc|Equal0~14_combout ;
wire \branc|Equal0~15_combout ;
wire \branc|Equal0~16_combout ;
wire \branc|Equal0~17_combout ;
wire \branc|Equal0~18_combout ;
wire \branc|LessThan0~12_combout ;
wire \branc|Equal0~19_combout ;
wire \branc|Equal0~20_combout ;
wire \branc|Equal0~21_combout ;
wire \branc|Equal0~22_combout ;
wire \branc|Equal0~23_combout ;
wire \branc|Equal0~24_combout ;
wire \branc|Equal0~5_combout ;
wire \branc|Equal0~6_combout ;
wire \branc|Equal0~7_combout ;
wire \branc|Equal0~43_combout ;
wire \branc|LessThan1~2_combout ;
wire \branc|LessThan1~3_combout ;
wire \mux1|Y[3]~5_combout ;
wire \mux1|Y[3]~6_combout ;
wire \mux1|Y[2]~7_combout ;
wire \mux1|Y[2]~8_combout ;
wire \branc|LessThan1~4_combout ;
wire \branc|LessThan1~0_combout ;
wire \branc|Equal0~9_combout ;
wire \branc|Equal0~10_combout ;
wire \branc|Equal0~11_combout ;
wire \branc|Equal0~12_combout ;
wire \branc|Equal0~4_combout ;
wire \branc|Equal0~39_combout ;
wire \branc|LessThan1~5_combout ;
wire \branc|LessThan1~6_combout ;
wire \branc|LessThan1~7_combout ;
wire \branc|Equal0~44_combout ;
wire \branc|LessThan1~8_combout ;
wire \branc|LessThan1~9_combout ;
wire \branc|LessThan1~10_combout ;
wire \branc|LessThan1~11_combout ;
wire \branc|LessThan1~12_combout ;
wire \branc|LessThan1~13_combout ;
wire \branc|LessThan0~13_combout ;
wire \branc|LessThan1~14_combout ;
wire \branc|LessThan1~15_combout ;
wire \branc|LessThan1~16_combout ;
wire \branc|LessThan1~17_combout ;
wire \branc|LessThan1~18_combout ;
wire \branc|LessThan0~22_combout ;
wire \branc|LessThan1~19_combout ;
wire \branc|LessThan1~20_combout ;
wire \branc|LessThan1~21_combout ;
wire \branc|LessThan1~22_combout ;
wire \branc|LessThan1~23_combout ;
wire \branc|LessThan1~24_combout ;
wire \branc|LessThan1~25_combout ;
wire \branc|LessThan1~26_combout ;
wire \branc|LessThan1~27_combout ;
wire \branc|LessThan1~28_combout ;
wire \branc|LessThan1~29_combout ;
wire \branc|LessThan1~30_combout ;
wire \branc|LessThan1~31_combout ;
wire \branc|LessThan1~32_combout ;
wire \branc|LessThan1~33_combout ;
wire \branc|LessThan1~34_combout ;
wire \branc|LessThan1~35_combout ;
wire \branc|LessThan0~43_combout ;
wire \branc|LessThan1~36_combout ;
wire \branc|LessThan1~43_combout ;
wire \branc|LessThan1~37_combout ;
wire \branc|LessThan0~48_combout ;
wire \branc|LessThan1~38_combout ;
wire \branc|LessThan1~44_combout ;
wire \branc|LessThan1~39_combout ;
wire \branc|LessThan0~52_combout ;
wire \branc|LessThan1~40_combout ;
wire \branc|LessThan1~45_combout ;
wire \branc|LessThan1~41_combout ;
wire \branc|LessThan1~42_combout ;
wire \branc|Equal0~8_combout ;
wire \branc|Equal0~40_combout ;
wire \branc|Equal0~41_combout ;
wire \branc|Equal0~42_combout ;
wire \branc|Mux0~0_combout ;
wire \branc|LessThan1~1_combout ;
wire \branc|LessThan0~1_combout ;
wire \branc|LessThan0~2_combout ;
wire \branc|LessThan0~3_combout ;
wire \branc|LessThan0~4_combout ;
wire \branc|LessThan0~5_combout ;
wire \branc|LessThan0~6_combout ;
wire \mux1|Y[11]~9_combout ;
wire \mux1|Y[11]~10_combout ;
wire \mux1|Y[10]~11_combout ;
wire \mux1|Y[10]~12_combout ;
wire \branc|LessThan0~7_combout ;
wire \branc|LessThan0~8_combout ;
wire \branc|LessThan0~9_combout ;
wire \branc|LessThan0~11_combout ;
wire \branc|LessThan0~14_combout ;
wire \branc|LessThan0~15_combout ;
wire \branc|LessThan0~16_combout ;
wire \branc|LessThan0~17_combout ;
wire \branc|LessThan0~18_combout ;
wire \branc|LessThan0~19_combout ;
wire \branc|LessThan0~23_combout ;
wire \branc|LessThan0~24_combout ;
wire \branc|LessThan0~25_combout ;
wire \branc|LessThan0~26_combout ;
wire \branc|LessThan0~27_combout ;
wire \branc|LessThan0~30_combout ;
wire \branc|LessThan0~31_combout ;
wire \branc|LessThan0~32_combout ;
wire \branc|LessThan0~33_combout ;
wire \branc|LessThan0~34_combout ;
wire \branc|LessThan0~35_combout ;
wire \branc|LessThan0~36_combout ;
wire \branc|LessThan0~37_combout ;
wire \branc|LessThan0~38_combout ;
wire \branc|LessThan0~39_combout ;
wire \branc|LessThan0~40_combout ;
wire \branc|LessThan0~44_combout ;
wire \branc|LessThan0~57_combout ;
wire \branc|LessThan0~45_combout ;
wire \branc|LessThan0~49_combout ;
wire \branc|LessThan0~58_combout ;
wire \branc|LessThan0~50_combout ;
wire \branc|LessThan0~51_combout ;
wire \branc|LessThan0~53_combout ;
wire \branc|LessThan0~54_combout ;
wire \branc|LessThan0~55_combout ;
wire \branc|LessThan0~56_combout ;
wire \branc|Mux0~1_combout ;
wire \i3|addermuxselect~q ;
wire \comb~0_combout ;
wire \i2|Branch~0_combout ;
wire \i2|Branch~1_combout ;
wire \i2|Branch~q ;
wire \i3|Branch~q ;
wire \i1|always0~0_combout ;
wire \adder1|Add0~18 ;
wire \adder1|Add0~21_sumout ;
wire \adder2|Add0~22 ;
wire \adder2|Add0~25_sumout ;
wire \adder1|Add0~22 ;
wire \adder1|Add0~25_sumout ;
wire \adder2|Add0~26 ;
wire \adder2|Add0~29_sumout ;
wire \adder1|Add0~26 ;
wire \adder1|Add0~29_sumout ;
wire \adder2|Add0~30 ;
wire \adder2|Add0~33_sumout ;
wire \adder1|Add0~30 ;
wire \adder1|Add0~33_sumout ;
wire \adder2|Add0~34 ;
wire \adder2|Add0~37_sumout ;
wire \adder1|Add0~34 ;
wire \adder1|Add0~37_sumout ;
wire \adder2|Add0~38 ;
wire \adder2|Add0~41_sumout ;
wire \adder1|Add0~38 ;
wire \adder1|Add0~41_sumout ;
wire \adder2|Add0~42 ;
wire \adder2|Add0~45_sumout ;
wire \adder1|Add0~42 ;
wire \adder1|Add0~45_sumout ;
wire \adder2|Add0~46 ;
wire \adder2|Add0~49_sumout ;
wire \adder1|Add0~46 ;
wire \adder1|Add0~49_sumout ;
wire \adder2|Add0~50 ;
wire \adder2|Add0~53_sumout ;
wire \adder1|Add0~50 ;
wire \adder1|Add0~53_sumout ;
wire \adder2|Add0~54 ;
wire \adder2|Add0~57_sumout ;
wire \adder1|Add0~54 ;
wire \adder1|Add0~57_sumout ;
wire \adder2|Add0~58 ;
wire \adder2|Add0~61_sumout ;
wire \adder1|Add0~58 ;
wire \adder1|Add0~61_sumout ;
wire \adder2|Add0~62 ;
wire \adder2|Add0~65_sumout ;
wire \adder1|Add0~62 ;
wire \adder1|Add0~65_sumout ;
wire \adder2|Add0~66 ;
wire \adder2|Add0~69_sumout ;
wire \adder1|Add0~66 ;
wire \adder1|Add0~69_sumout ;
wire \adder2|Add0~70 ;
wire \adder2|Add0~73_sumout ;
wire \adder1|Add0~70 ;
wire \adder1|Add0~73_sumout ;
wire \adder2|Add0~74 ;
wire \adder2|Add0~77_sumout ;
wire \adder1|Add0~74 ;
wire \adder1|Add0~77_sumout ;
wire \adder2|Add0~78 ;
wire \adder2|Add0~81_sumout ;
wire \adder1|Add0~78 ;
wire \adder1|Add0~81_sumout ;
wire \adder2|Add0~82 ;
wire \adder2|Add0~85_sumout ;
wire \adder1|Add0~82 ;
wire \adder1|Add0~85_sumout ;
wire \adder2|Add0~86 ;
wire \adder2|Add0~89_sumout ;
wire \adder1|Add0~86 ;
wire \adder1|Add0~89_sumout ;
wire \adder2|Add0~90 ;
wire \adder2|Add0~93_sumout ;
wire \adder1|Add0~90 ;
wire \adder1|Add0~93_sumout ;
wire \adder2|Add0~94 ;
wire \adder2|Add0~97_sumout ;
wire \adder1|Add0~94 ;
wire \adder1|Add0~97_sumout ;
wire \adder2|Add0~98 ;
wire \adder2|Add0~101_sumout ;
wire \adder1|Add0~98 ;
wire \adder1|Add0~101_sumout ;
wire \adder2|Add0~102 ;
wire \adder2|Add0~105_sumout ;
wire \adder1|Add0~102 ;
wire \adder1|Add0~105_sumout ;
wire \adder2|Add0~106 ;
wire \adder2|Add0~109_sumout ;
wire \adder1|Add0~106 ;
wire \adder1|Add0~109_sumout ;
wire \adder2|Add0~110 ;
wire \adder2|Add0~113_sumout ;
wire \adder1|Add0~110 ;
wire \adder1|Add0~113_sumout ;
wire \adder2|Add0~114 ;
wire \adder2|Add0~117_sumout ;
wire \adder1|Add0~114 ;
wire \adder1|Add0~117_sumout ;
wire \adder2|Add0~118 ;
wire \adder2|Add0~121_sumout ;
wire \adder1|Add0~118 ;
wire \adder1|Add0~121_sumout ;
wire \adder2|Add0~122 ;
wire \adder2|Add0~125_sumout ;
wire \adder1|Add0~122 ;
wire \adder1|Add0~125_sumout ;
wire \adder2|Add0~126 ;
wire \adder2|Add0~129_sumout ;
wire \adder1|Add0~126 ;
wire \adder1|Add0~129_sumout ;
wire \adder2|Add0~130 ;
wire \adder2|Add0~133_sumout ;
wire \adder1|Add0~130 ;
wire \adder1|Add0~133_sumout ;
wire \adder2|Add0~134 ;
wire \adder2|Add0~137_sumout ;
wire \adder1|Add0~134 ;
wire \adder1|Add0~137_sumout ;
wire \adder2|Add0~138 ;
wire \adder2|Add0~141_sumout ;
wire \adder1|Add0~138 ;
wire \adder1|Add0~141_sumout ;
wire \adder2|Add0~142 ;
wire \adder2|Add0~145_sumout ;
wire \adder1|Add0~142 ;
wire \adder1|Add0~145_sumout ;
wire \adder2|Add0~146 ;
wire \adder2|Add0~149_sumout ;
wire \adder1|Add0~146 ;
wire \adder1|Add0~149_sumout ;
wire \adder2|Add0~150 ;
wire \adder2|Add0~153_sumout ;
wire \adder1|Add0~150 ;
wire \adder1|Add0~153_sumout ;
wire \adder2|Add0~154 ;
wire \adder2|Add0~157_sumout ;
wire \adder1|Add0~154 ;
wire \adder1|Add0~157_sumout ;
wire \adder2|Add0~158 ;
wire \adder2|Add0~161_sumout ;
wire \adder1|Add0~158 ;
wire \adder1|Add0~161_sumout ;
wire \adder2|Add0~162 ;
wire \adder2|Add0~165_sumout ;
wire \adder1|Add0~162 ;
wire \adder1|Add0~165_sumout ;
wire \adder2|Add0~166 ;
wire \adder2|Add0~169_sumout ;
wire \adder1|Add0~166 ;
wire \adder1|Add0~169_sumout ;
wire \adder2|Add0~170 ;
wire \adder2|Add0~173_sumout ;
wire \adder1|Add0~170 ;
wire \adder1|Add0~173_sumout ;
wire \adder2|Add0~174 ;
wire \adder2|Add0~177_sumout ;
wire \adder1|Add0~174 ;
wire \adder1|Add0~177_sumout ;
wire \adder2|Add0~178 ;
wire \adder2|Add0~181_sumout ;
wire \adder1|Add0~178 ;
wire \adder1|Add0~181_sumout ;
wire \adder2|Add0~182 ;
wire \adder2|Add0~185_sumout ;
wire \adder1|Add0~182 ;
wire \adder1|Add0~185_sumout ;
wire \adder2|Add0~186 ;
wire \adder2|Add0~189_sumout ;
wire \adder1|Add0~186 ;
wire \adder1|Add0~189_sumout ;
wire \adder2|Add0~190 ;
wire \adder2|Add0~193_sumout ;
wire \adder1|Add0~190 ;
wire \adder1|Add0~193_sumout ;
wire \adder2|Add0~194 ;
wire \adder2|Add0~197_sumout ;
wire \adder1|Add0~194 ;
wire \adder1|Add0~197_sumout ;
wire \adder2|Add0~198 ;
wire \adder2|Add0~201_sumout ;
wire \adder1|Add0~198 ;
wire \adder1|Add0~201_sumout ;
wire \adder2|Add0~202 ;
wire \adder2|Add0~205_sumout ;
wire \adder1|Add0~202 ;
wire \adder1|Add0~205_sumout ;
wire \adder2|Add0~206 ;
wire \adder2|Add0~209_sumout ;
wire \adder1|Add0~206 ;
wire \adder1|Add0~209_sumout ;
wire \adder2|Add0~210 ;
wire \adder2|Add0~213_sumout ;
wire \adder1|Add0~210 ;
wire \adder1|Add0~213_sumout ;
wire \adder2|Add0~214 ;
wire \adder2|Add0~217_sumout ;
wire \adder1|Add0~214 ;
wire \adder1|Add0~217_sumout ;
wire \adder2|Add0~218 ;
wire \adder2|Add0~221_sumout ;
wire \adder1|Add0~218 ;
wire \adder1|Add0~221_sumout ;
wire \adder2|Add0~222 ;
wire \adder2|Add0~225_sumout ;
wire \adder1|Add0~222 ;
wire \adder1|Add0~225_sumout ;
wire \adder2|Add0~226 ;
wire \adder2|Add0~229_sumout ;
wire \adder1|Add0~226 ;
wire \adder1|Add0~229_sumout ;
wire \adder2|Add0~230 ;
wire \adder2|Add0~233_sumout ;
wire \adder1|Add0~230 ;
wire \adder1|Add0~233_sumout ;
wire \adder2|Add0~234 ;
wire \adder2|Add0~237_sumout ;
wire \adder1|Add0~234 ;
wire \adder1|Add0~237_sumout ;
wire \adder2|Add0~238 ;
wire \adder2|Add0~241_sumout ;
wire \adder1|Add0~238 ;
wire \adder1|Add0~241_sumout ;
wire \adder2|Add0~242 ;
wire \adder2|Add0~245_sumout ;
wire \adder1|Add0~242 ;
wire \adder1|Add0~245_sumout ;
wire \adder2|Add0~246 ;
wire \adder2|Add0~249_sumout ;
wire \regfile|registers[8][0]~q ;
wire \regfile|registers[8][1]~q ;
wire \regfile|registers[8][2]~q ;
wire \regfile|registers[8][4]~q ;
wire \regfile|registers[8][5]~q ;
wire \regfile|registers[8][6]~q ;
wire \regfile|registers[8][7]~q ;
wire \regfile|registers[8][8]~q ;
wire \regfile|registers[8][9]~q ;
wire \regfile|registers[8][10]~q ;
wire \regfile|registers[8][11]~q ;
wire \regfile|registers[8][12]~q ;
wire \regfile|registers[8][13]~q ;
wire \regfile|registers[8][14]~q ;
wire \regfile|registers[8][15]~q ;
wire \regfile|registers[8][16]~q ;
wire \regfile|registers[8][17]~q ;
wire \regfile|registers[8][18]~q ;
wire \regfile|registers[8][19]~q ;
wire \regfile|registers[8][20]~q ;
wire \regfile|registers[8][21]~q ;
wire \regfile|registers[8][22]~q ;
wire \regfile|registers[8][23]~q ;
wire \regfile|registers[8][24]~q ;
wire \regfile|registers[8][25]~q ;
wire \regfile|registers[8][26]~q ;
wire \regfile|registers[8][27]~q ;
wire \regfile|registers[8][28]~q ;
wire \regfile|registers[8][29]~q ;
wire \regfile|registers[8][30]~q ;
wire \regfile|registers[8][31]~q ;
wire \regfile|registers[8][32]~q ;
wire \regfile|registers[8][33]~q ;
wire \regfile|registers[8][34]~q ;
wire \regfile|registers[8][35]~q ;
wire \regfile|registers[8][36]~q ;
wire \regfile|registers[8][37]~q ;
wire \regfile|registers[8][38]~q ;
wire \regfile|registers[8][39]~q ;
wire \regfile|registers[8][40]~q ;
wire \regfile|registers[8][41]~q ;
wire \regfile|registers[8][42]~q ;
wire \regfile|registers[8][43]~q ;
wire \regfile|registers[8][44]~q ;
wire \regfile|registers[8][45]~q ;
wire \regfile|registers[8][46]~q ;
wire \regfile|registers[8][47]~q ;
wire \regfile|registers[8][48]~q ;
wire \regfile|registers[8][49]~q ;
wire \regfile|registers[8][50]~q ;
wire \regfile|registers[8][51]~q ;
wire \regfile|registers[8][52]~q ;
wire \regfile|registers[8][53]~q ;
wire \regfile|registers[8][54]~q ;
wire \regfile|registers[8][55]~q ;
wire \regfile|registers[8][56]~q ;
wire \regfile|registers[8][57]~q ;
wire \regfile|registers[8][58]~q ;
wire \regfile|registers[8][59]~q ;
wire \regfile|registers[8][60]~q ;
wire \regfile|registers[8][61]~q ;
wire \regfile|registers[8][62]~q ;
wire \regfile|registers[8][63]~q ;
wire \regfile|registers[18][0]~q ;
wire \regfile|registers[19][0]~q ;
wire \regfile|registers[19][1]~q ;
wire \regfile|registers[19][2]~q ;
wire \regfile|registers[19][4]~q ;
wire \regfile|registers[19][5]~q ;
wire \regfile|registers[19][6]~q ;
wire \regfile|registers[19][7]~q ;
wire \regfile|registers[19][8]~q ;
wire \regfile|registers[19][9]~q ;
wire \regfile|registers[19][10]~q ;
wire \regfile|registers[19][11]~q ;
wire \regfile|registers[19][12]~q ;
wire \regfile|registers[19][13]~q ;
wire \regfile|registers[19][14]~q ;
wire \regfile|registers[19][15]~q ;
wire \regfile|registers[19][16]~q ;
wire \regfile|registers[19][17]~q ;
wire \regfile|registers[19][18]~q ;
wire \regfile|registers[19][19]~q ;
wire \regfile|registers[19][20]~q ;
wire \regfile|registers[19][21]~q ;
wire \regfile|registers[19][22]~q ;
wire \regfile|registers[19][23]~q ;
wire \regfile|registers[19][24]~q ;
wire \regfile|registers[19][25]~q ;
wire \regfile|registers[19][26]~q ;
wire \regfile|registers[19][27]~q ;
wire \regfile|registers[19][28]~q ;
wire \regfile|registers[19][29]~q ;
wire \regfile|registers[19][30]~q ;
wire \regfile|registers[19][31]~q ;
wire \regfile|registers[19][32]~q ;
wire \regfile|registers[19][33]~q ;
wire \regfile|registers[19][34]~q ;
wire \regfile|registers[19][35]~q ;
wire \regfile|registers[19][36]~q ;
wire \regfile|registers[19][37]~q ;
wire \regfile|registers[19][38]~q ;
wire \regfile|registers[19][39]~q ;
wire \regfile|registers[19][40]~q ;
wire \regfile|registers[19][41]~q ;
wire \regfile|registers[19][42]~q ;
wire \regfile|registers[19][43]~q ;
wire \regfile|registers[19][44]~q ;
wire \regfile|registers[19][45]~q ;
wire \regfile|registers[19][46]~q ;
wire \regfile|registers[19][47]~q ;
wire \regfile|registers[19][48]~q ;
wire \regfile|registers[19][49]~q ;
wire \regfile|registers[19][50]~q ;
wire \regfile|registers[19][51]~q ;
wire \regfile|registers[19][52]~q ;
wire \regfile|registers[19][53]~q ;
wire \regfile|registers[19][54]~q ;
wire \regfile|registers[19][55]~q ;
wire \regfile|registers[19][56]~q ;
wire \regfile|registers[19][57]~q ;
wire \regfile|registers[19][58]~q ;
wire \regfile|registers[19][59]~q ;
wire \regfile|registers[19][60]~q ;
wire \regfile|registers[19][61]~q ;
wire \regfile|registers[19][62]~q ;
wire \regfile|registers[19][63]~q ;
wire \regfile|registers[20][0]~q ;
wire \regfile|registers[20][1]~q ;
wire \regfile|registers[20][2]~q ;
wire \regfile|registers[20][4]~q ;
wire \regfile|registers[20][5]~q ;
wire \regfile|registers[20][6]~q ;
wire \regfile|registers[20][7]~q ;
wire \regfile|registers[20][8]~q ;
wire \regfile|registers[20][9]~q ;
wire \regfile|registers[20][10]~q ;
wire \regfile|registers[20][11]~q ;
wire \regfile|registers[20][12]~q ;
wire \regfile|registers[20][13]~q ;
wire \regfile|registers[20][14]~q ;
wire \regfile|registers[20][15]~q ;
wire \regfile|registers[20][16]~q ;
wire \regfile|registers[20][17]~q ;
wire \regfile|registers[20][18]~q ;
wire \regfile|registers[20][19]~q ;
wire \regfile|registers[20][20]~q ;
wire \regfile|registers[20][21]~q ;
wire \regfile|registers[20][22]~q ;
wire \regfile|registers[20][23]~q ;
wire \regfile|registers[20][24]~q ;
wire \regfile|registers[20][25]~q ;
wire \regfile|registers[20][26]~q ;
wire \regfile|registers[20][27]~q ;
wire \regfile|registers[20][28]~q ;
wire \regfile|registers[20][29]~q ;
wire \regfile|registers[20][30]~q ;
wire \regfile|registers[20][31]~q ;
wire \regfile|registers[20][32]~q ;
wire \regfile|registers[20][33]~q ;
wire \regfile|registers[20][34]~q ;
wire \regfile|registers[20][35]~q ;
wire \regfile|registers[20][36]~q ;
wire \regfile|registers[20][37]~q ;
wire \regfile|registers[20][38]~q ;
wire \regfile|registers[20][39]~q ;
wire \regfile|registers[20][40]~q ;
wire \regfile|registers[20][41]~q ;
wire \regfile|registers[20][42]~q ;
wire \regfile|registers[20][43]~q ;
wire \regfile|registers[20][44]~q ;
wire \regfile|registers[20][45]~q ;
wire \regfile|registers[20][46]~q ;
wire \regfile|registers[20][47]~q ;
wire \regfile|registers[20][48]~q ;
wire \regfile|registers[20][49]~q ;
wire \regfile|registers[20][50]~q ;
wire \regfile|registers[20][51]~q ;
wire \regfile|registers[20][52]~q ;
wire \regfile|registers[20][53]~q ;
wire \regfile|registers[20][54]~q ;
wire \regfile|registers[20][55]~q ;
wire \regfile|registers[20][56]~q ;
wire \regfile|registers[20][57]~q ;
wire \regfile|registers[20][58]~q ;
wire \regfile|registers[20][59]~q ;
wire \regfile|registers[20][60]~q ;
wire \regfile|registers[20][61]~q ;
wire \regfile|registers[20][62]~q ;
wire \regfile|registers[20][63]~q ;
wire \regfile|registers[26][0]~q ;
wire \regfile|registers[26][1]~q ;
wire \regfile|registers[26][2]~q ;
wire \regfile|registers[26][4]~q ;
wire \regfile|registers[26][5]~q ;
wire \regfile|registers[26][6]~q ;
wire \regfile|registers[26][7]~q ;
wire \regfile|registers[26][8]~q ;
wire \regfile|registers[26][9]~q ;
wire \regfile|registers[26][10]~q ;
wire \regfile|registers[26][11]~q ;
wire \regfile|registers[26][12]~q ;
wire \regfile|registers[26][13]~q ;
wire \regfile|registers[26][14]~q ;
wire \regfile|registers[26][15]~q ;
wire \regfile|registers[26][16]~q ;
wire \regfile|registers[26][17]~q ;
wire \regfile|registers[26][18]~q ;
wire \regfile|registers[26][19]~q ;
wire \regfile|registers[26][20]~q ;
wire \regfile|registers[26][21]~q ;
wire \regfile|registers[26][22]~q ;
wire \regfile|registers[26][23]~q ;
wire \regfile|registers[26][24]~q ;
wire \regfile|registers[26][25]~q ;
wire \regfile|registers[26][26]~q ;
wire \regfile|registers[26][27]~q ;
wire \regfile|registers[26][28]~q ;
wire \regfile|registers[26][29]~q ;
wire \regfile|registers[26][30]~q ;
wire \regfile|registers[26][31]~q ;
wire \regfile|registers[26][32]~q ;
wire \regfile|registers[26][33]~q ;
wire \regfile|registers[26][34]~q ;
wire \regfile|registers[26][35]~q ;
wire \regfile|registers[26][36]~q ;
wire \regfile|registers[26][37]~q ;
wire \regfile|registers[26][38]~q ;
wire \regfile|registers[26][39]~q ;
wire \regfile|registers[26][40]~q ;
wire \regfile|registers[26][41]~q ;
wire \regfile|registers[26][42]~q ;
wire \regfile|registers[26][43]~q ;
wire \regfile|registers[26][44]~q ;
wire \regfile|registers[26][45]~q ;
wire \regfile|registers[26][46]~q ;
wire \regfile|registers[26][47]~q ;
wire \regfile|registers[26][48]~q ;
wire \regfile|registers[26][49]~q ;
wire \regfile|registers[26][50]~q ;
wire \regfile|registers[26][51]~q ;
wire \regfile|registers[26][52]~q ;
wire \regfile|registers[26][53]~q ;
wire \regfile|registers[26][54]~q ;
wire \regfile|registers[26][55]~q ;
wire \regfile|registers[26][56]~q ;
wire \regfile|registers[26][57]~q ;
wire \regfile|registers[26][58]~q ;
wire \regfile|registers[26][59]~q ;
wire \regfile|registers[26][60]~q ;
wire \regfile|registers[26][61]~q ;
wire \regfile|registers[26][62]~q ;
wire \regfile|registers[26][63]~q ;
wire \regfile|registers[27][0]~q ;
wire \regfile|registers[27][1]~q ;
wire \regfile|registers[27][2]~q ;
wire \regfile|registers[27][4]~q ;
wire \regfile|registers[27][5]~q ;
wire \regfile|registers[27][6]~q ;
wire \regfile|registers[27][7]~q ;
wire \regfile|registers[27][8]~q ;
wire \regfile|registers[27][9]~q ;
wire \regfile|registers[27][10]~q ;
wire \regfile|registers[27][11]~q ;
wire \regfile|registers[27][12]~q ;
wire \regfile|registers[27][13]~q ;
wire \regfile|registers[27][14]~q ;
wire \regfile|registers[27][15]~q ;
wire \regfile|registers[27][16]~q ;
wire \regfile|registers[27][17]~q ;
wire \regfile|registers[27][18]~q ;
wire \regfile|registers[27][19]~q ;
wire \regfile|registers[27][20]~q ;
wire \regfile|registers[27][21]~q ;
wire \regfile|registers[27][22]~q ;
wire \regfile|registers[27][23]~q ;
wire \regfile|registers[27][24]~q ;
wire \regfile|registers[27][25]~q ;
wire \regfile|registers[27][26]~q ;
wire \regfile|registers[27][27]~q ;
wire \regfile|registers[27][28]~q ;
wire \regfile|registers[27][29]~q ;
wire \regfile|registers[27][30]~q ;
wire \regfile|registers[27][31]~q ;
wire \regfile|registers[27][32]~q ;
wire \regfile|registers[27][33]~q ;
wire \regfile|registers[27][34]~q ;
wire \regfile|registers[27][35]~q ;
wire \regfile|registers[27][36]~q ;
wire \regfile|registers[27][37]~q ;
wire \regfile|registers[27][38]~q ;
wire \regfile|registers[27][39]~q ;
wire \regfile|registers[27][40]~q ;
wire \regfile|registers[27][41]~q ;
wire \regfile|registers[27][42]~q ;
wire \regfile|registers[27][43]~q ;
wire \regfile|registers[27][44]~q ;
wire \regfile|registers[27][45]~q ;
wire \regfile|registers[27][46]~q ;
wire \regfile|registers[27][47]~q ;
wire \regfile|registers[27][48]~q ;
wire \regfile|registers[27][49]~q ;
wire \regfile|registers[27][50]~q ;
wire \regfile|registers[27][51]~q ;
wire \regfile|registers[27][52]~q ;
wire \regfile|registers[27][53]~q ;
wire \regfile|registers[27][54]~q ;
wire \regfile|registers[27][55]~q ;
wire \regfile|registers[27][56]~q ;
wire \regfile|registers[27][57]~q ;
wire \regfile|registers[27][58]~q ;
wire \regfile|registers[27][59]~q ;
wire \regfile|registers[27][60]~q ;
wire \regfile|registers[27][61]~q ;
wire \regfile|registers[27][62]~q ;
wire \regfile|registers[27][63]~q ;
wire [4:0] \i2|rd ;
wire [63:0] \pc|PC_out ;
wire [63:0] \i2|readdata1 ;
wire [4:0] \i4|rd ;
wire [63:0] \i3|Adderout ;
wire [63:0] \i4|readdata ;
wire [63:0] \i4|result_alu_out ;
wire [63:0] \i2|a ;
wire [63:0] \i2|imm_data ;
wire [4:0] \i3|rd ;
wire [63:0] \i1|a_out ;
wire [4:0] \i2|rs2 ;
wire [63:0] \i2|readdata2 ;
wire [63:0] \i3|result_out_alu ;
wire [3:0] \i2|funct4_out ;
wire [31:0] \i1|inst ;
wire [4:0] \i2|rs1 ;
wire [63:0] \immextr|imm_data ;
wire [63:0] \i3|writedata_out ;
wire [1:0] \i2|aluop ;
wire [63:0] \datamem|read_data ;

wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \regfile|registers_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;

assign \regfile|registers_rtl_0|auto_generated|ram_block1a18~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a18~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a14~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a14~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a16~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a16~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a15~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a15~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a17~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a17~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a19~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a19~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a20~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a20~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a49~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a49~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a50~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a50~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a51~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a51~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a57~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a56~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a56~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a57~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a59~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a59~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a58~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a58~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a61~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a61~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a62~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a62~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a60~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a60~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a52~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a52~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a53~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a53~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a54~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a54~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a55~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a55~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a42~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a42~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a43~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a43~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a44~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a44~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a45~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a45~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a46~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a46~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a47~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a47~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a48~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a48~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a35~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a35~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a36~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a36~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a37~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a37~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a38~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a38~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a39~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a39~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a40~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a40~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a41~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a41~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a34~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a34~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a28~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a28~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a29~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a29~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a30~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a30~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a32~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a32~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a31~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a31~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a33~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a33~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a27~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a27~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a21~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a21~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a22~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a22~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a23~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a23~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a25~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a25~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a24~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a24~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a26~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a26~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a13~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a13~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a11~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a11~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a7~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a7~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a9~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a9~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a8~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a8~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a10~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a10~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a12~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a12~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a6~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a6~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a4~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a4~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a2~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a2~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a1~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a1~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a3~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a3~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_0|auto_generated|ram_block1a5~portbdataout  = \regfile|registers_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \regfile|registers_rtl_1|auto_generated|ram_block1a5~portbdataout  = \regfile|registers_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

cyclonev_io_obuf \diachi[0]~output (
	.i(\pc|PC_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[0]),
	.obar());
// synopsys translate_off
defparam \diachi[0]~output .bus_hold = "false";
defparam \diachi[0]~output .open_drain_output = "false";
defparam \diachi[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[1]~output (
	.i(\pc|PC_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[1]),
	.obar());
// synopsys translate_off
defparam \diachi[1]~output .bus_hold = "false";
defparam \diachi[1]~output .open_drain_output = "false";
defparam \diachi[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[2]~output (
	.i(\pc|PC_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[2]),
	.obar());
// synopsys translate_off
defparam \diachi[2]~output .bus_hold = "false";
defparam \diachi[2]~output .open_drain_output = "false";
defparam \diachi[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[3]~output (
	.i(\pc|PC_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[3]),
	.obar());
// synopsys translate_off
defparam \diachi[3]~output .bus_hold = "false";
defparam \diachi[3]~output .open_drain_output = "false";
defparam \diachi[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[4]~output (
	.i(\pc|PC_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[4]),
	.obar());
// synopsys translate_off
defparam \diachi[4]~output .bus_hold = "false";
defparam \diachi[4]~output .open_drain_output = "false";
defparam \diachi[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[5]~output (
	.i(\pc|PC_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[5]),
	.obar());
// synopsys translate_off
defparam \diachi[5]~output .bus_hold = "false";
defparam \diachi[5]~output .open_drain_output = "false";
defparam \diachi[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[6]~output (
	.i(\pc|PC_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[6]),
	.obar());
// synopsys translate_off
defparam \diachi[6]~output .bus_hold = "false";
defparam \diachi[6]~output .open_drain_output = "false";
defparam \diachi[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[7]~output (
	.i(\pc|PC_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[7]),
	.obar());
// synopsys translate_off
defparam \diachi[7]~output .bus_hold = "false";
defparam \diachi[7]~output .open_drain_output = "false";
defparam \diachi[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[8]~output (
	.i(\pc|PC_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[8]),
	.obar());
// synopsys translate_off
defparam \diachi[8]~output .bus_hold = "false";
defparam \diachi[8]~output .open_drain_output = "false";
defparam \diachi[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[9]~output (
	.i(\pc|PC_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[9]),
	.obar());
// synopsys translate_off
defparam \diachi[9]~output .bus_hold = "false";
defparam \diachi[9]~output .open_drain_output = "false";
defparam \diachi[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[10]~output (
	.i(\pc|PC_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[10]),
	.obar());
// synopsys translate_off
defparam \diachi[10]~output .bus_hold = "false";
defparam \diachi[10]~output .open_drain_output = "false";
defparam \diachi[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[11]~output (
	.i(\pc|PC_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[11]),
	.obar());
// synopsys translate_off
defparam \diachi[11]~output .bus_hold = "false";
defparam \diachi[11]~output .open_drain_output = "false";
defparam \diachi[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[12]~output (
	.i(\pc|PC_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[12]),
	.obar());
// synopsys translate_off
defparam \diachi[12]~output .bus_hold = "false";
defparam \diachi[12]~output .open_drain_output = "false";
defparam \diachi[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[13]~output (
	.i(\pc|PC_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[13]),
	.obar());
// synopsys translate_off
defparam \diachi[13]~output .bus_hold = "false";
defparam \diachi[13]~output .open_drain_output = "false";
defparam \diachi[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[14]~output (
	.i(\pc|PC_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[14]),
	.obar());
// synopsys translate_off
defparam \diachi[14]~output .bus_hold = "false";
defparam \diachi[14]~output .open_drain_output = "false";
defparam \diachi[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[15]~output (
	.i(\pc|PC_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[15]),
	.obar());
// synopsys translate_off
defparam \diachi[15]~output .bus_hold = "false";
defparam \diachi[15]~output .open_drain_output = "false";
defparam \diachi[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[16]~output (
	.i(\pc|PC_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[16]),
	.obar());
// synopsys translate_off
defparam \diachi[16]~output .bus_hold = "false";
defparam \diachi[16]~output .open_drain_output = "false";
defparam \diachi[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[17]~output (
	.i(\pc|PC_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[17]),
	.obar());
// synopsys translate_off
defparam \diachi[17]~output .bus_hold = "false";
defparam \diachi[17]~output .open_drain_output = "false";
defparam \diachi[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[18]~output (
	.i(\pc|PC_out [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[18]),
	.obar());
// synopsys translate_off
defparam \diachi[18]~output .bus_hold = "false";
defparam \diachi[18]~output .open_drain_output = "false";
defparam \diachi[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[19]~output (
	.i(\pc|PC_out [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[19]),
	.obar());
// synopsys translate_off
defparam \diachi[19]~output .bus_hold = "false";
defparam \diachi[19]~output .open_drain_output = "false";
defparam \diachi[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[20]~output (
	.i(\pc|PC_out [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[20]),
	.obar());
// synopsys translate_off
defparam \diachi[20]~output .bus_hold = "false";
defparam \diachi[20]~output .open_drain_output = "false";
defparam \diachi[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[21]~output (
	.i(\pc|PC_out [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[21]),
	.obar());
// synopsys translate_off
defparam \diachi[21]~output .bus_hold = "false";
defparam \diachi[21]~output .open_drain_output = "false";
defparam \diachi[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[22]~output (
	.i(\pc|PC_out [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[22]),
	.obar());
// synopsys translate_off
defparam \diachi[22]~output .bus_hold = "false";
defparam \diachi[22]~output .open_drain_output = "false";
defparam \diachi[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[23]~output (
	.i(\pc|PC_out [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[23]),
	.obar());
// synopsys translate_off
defparam \diachi[23]~output .bus_hold = "false";
defparam \diachi[23]~output .open_drain_output = "false";
defparam \diachi[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[24]~output (
	.i(\pc|PC_out [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[24]),
	.obar());
// synopsys translate_off
defparam \diachi[24]~output .bus_hold = "false";
defparam \diachi[24]~output .open_drain_output = "false";
defparam \diachi[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[25]~output (
	.i(\pc|PC_out [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[25]),
	.obar());
// synopsys translate_off
defparam \diachi[25]~output .bus_hold = "false";
defparam \diachi[25]~output .open_drain_output = "false";
defparam \diachi[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[26]~output (
	.i(\pc|PC_out [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[26]),
	.obar());
// synopsys translate_off
defparam \diachi[26]~output .bus_hold = "false";
defparam \diachi[26]~output .open_drain_output = "false";
defparam \diachi[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[27]~output (
	.i(\pc|PC_out [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[27]),
	.obar());
// synopsys translate_off
defparam \diachi[27]~output .bus_hold = "false";
defparam \diachi[27]~output .open_drain_output = "false";
defparam \diachi[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[28]~output (
	.i(\pc|PC_out [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[28]),
	.obar());
// synopsys translate_off
defparam \diachi[28]~output .bus_hold = "false";
defparam \diachi[28]~output .open_drain_output = "false";
defparam \diachi[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[29]~output (
	.i(\pc|PC_out [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[29]),
	.obar());
// synopsys translate_off
defparam \diachi[29]~output .bus_hold = "false";
defparam \diachi[29]~output .open_drain_output = "false";
defparam \diachi[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[30]~output (
	.i(\pc|PC_out [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[30]),
	.obar());
// synopsys translate_off
defparam \diachi[30]~output .bus_hold = "false";
defparam \diachi[30]~output .open_drain_output = "false";
defparam \diachi[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[31]~output (
	.i(\pc|PC_out [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[31]),
	.obar());
// synopsys translate_off
defparam \diachi[31]~output .bus_hold = "false";
defparam \diachi[31]~output .open_drain_output = "false";
defparam \diachi[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[32]~output (
	.i(\pc|PC_out [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[32]),
	.obar());
// synopsys translate_off
defparam \diachi[32]~output .bus_hold = "false";
defparam \diachi[32]~output .open_drain_output = "false";
defparam \diachi[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[33]~output (
	.i(\pc|PC_out [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[33]),
	.obar());
// synopsys translate_off
defparam \diachi[33]~output .bus_hold = "false";
defparam \diachi[33]~output .open_drain_output = "false";
defparam \diachi[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[34]~output (
	.i(\pc|PC_out [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[34]),
	.obar());
// synopsys translate_off
defparam \diachi[34]~output .bus_hold = "false";
defparam \diachi[34]~output .open_drain_output = "false";
defparam \diachi[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[35]~output (
	.i(\pc|PC_out [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[35]),
	.obar());
// synopsys translate_off
defparam \diachi[35]~output .bus_hold = "false";
defparam \diachi[35]~output .open_drain_output = "false";
defparam \diachi[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[36]~output (
	.i(\pc|PC_out [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[36]),
	.obar());
// synopsys translate_off
defparam \diachi[36]~output .bus_hold = "false";
defparam \diachi[36]~output .open_drain_output = "false";
defparam \diachi[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[37]~output (
	.i(\pc|PC_out [37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[37]),
	.obar());
// synopsys translate_off
defparam \diachi[37]~output .bus_hold = "false";
defparam \diachi[37]~output .open_drain_output = "false";
defparam \diachi[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[38]~output (
	.i(\pc|PC_out [38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[38]),
	.obar());
// synopsys translate_off
defparam \diachi[38]~output .bus_hold = "false";
defparam \diachi[38]~output .open_drain_output = "false";
defparam \diachi[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[39]~output (
	.i(\pc|PC_out [39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[39]),
	.obar());
// synopsys translate_off
defparam \diachi[39]~output .bus_hold = "false";
defparam \diachi[39]~output .open_drain_output = "false";
defparam \diachi[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[40]~output (
	.i(\pc|PC_out [40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[40]),
	.obar());
// synopsys translate_off
defparam \diachi[40]~output .bus_hold = "false";
defparam \diachi[40]~output .open_drain_output = "false";
defparam \diachi[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[41]~output (
	.i(\pc|PC_out [41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[41]),
	.obar());
// synopsys translate_off
defparam \diachi[41]~output .bus_hold = "false";
defparam \diachi[41]~output .open_drain_output = "false";
defparam \diachi[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[42]~output (
	.i(\pc|PC_out [42]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[42]),
	.obar());
// synopsys translate_off
defparam \diachi[42]~output .bus_hold = "false";
defparam \diachi[42]~output .open_drain_output = "false";
defparam \diachi[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[43]~output (
	.i(\pc|PC_out [43]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[43]),
	.obar());
// synopsys translate_off
defparam \diachi[43]~output .bus_hold = "false";
defparam \diachi[43]~output .open_drain_output = "false";
defparam \diachi[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[44]~output (
	.i(\pc|PC_out [44]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[44]),
	.obar());
// synopsys translate_off
defparam \diachi[44]~output .bus_hold = "false";
defparam \diachi[44]~output .open_drain_output = "false";
defparam \diachi[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[45]~output (
	.i(\pc|PC_out [45]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[45]),
	.obar());
// synopsys translate_off
defparam \diachi[45]~output .bus_hold = "false";
defparam \diachi[45]~output .open_drain_output = "false";
defparam \diachi[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[46]~output (
	.i(\pc|PC_out [46]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[46]),
	.obar());
// synopsys translate_off
defparam \diachi[46]~output .bus_hold = "false";
defparam \diachi[46]~output .open_drain_output = "false";
defparam \diachi[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[47]~output (
	.i(\pc|PC_out [47]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[47]),
	.obar());
// synopsys translate_off
defparam \diachi[47]~output .bus_hold = "false";
defparam \diachi[47]~output .open_drain_output = "false";
defparam \diachi[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[48]~output (
	.i(\pc|PC_out [48]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[48]),
	.obar());
// synopsys translate_off
defparam \diachi[48]~output .bus_hold = "false";
defparam \diachi[48]~output .open_drain_output = "false";
defparam \diachi[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[49]~output (
	.i(\pc|PC_out [49]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[49]),
	.obar());
// synopsys translate_off
defparam \diachi[49]~output .bus_hold = "false";
defparam \diachi[49]~output .open_drain_output = "false";
defparam \diachi[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[50]~output (
	.i(\pc|PC_out [50]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[50]),
	.obar());
// synopsys translate_off
defparam \diachi[50]~output .bus_hold = "false";
defparam \diachi[50]~output .open_drain_output = "false";
defparam \diachi[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[51]~output (
	.i(\pc|PC_out [51]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[51]),
	.obar());
// synopsys translate_off
defparam \diachi[51]~output .bus_hold = "false";
defparam \diachi[51]~output .open_drain_output = "false";
defparam \diachi[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[52]~output (
	.i(\pc|PC_out [52]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[52]),
	.obar());
// synopsys translate_off
defparam \diachi[52]~output .bus_hold = "false";
defparam \diachi[52]~output .open_drain_output = "false";
defparam \diachi[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[53]~output (
	.i(\pc|PC_out [53]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[53]),
	.obar());
// synopsys translate_off
defparam \diachi[53]~output .bus_hold = "false";
defparam \diachi[53]~output .open_drain_output = "false";
defparam \diachi[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[54]~output (
	.i(\pc|PC_out [54]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[54]),
	.obar());
// synopsys translate_off
defparam \diachi[54]~output .bus_hold = "false";
defparam \diachi[54]~output .open_drain_output = "false";
defparam \diachi[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[55]~output (
	.i(\pc|PC_out [55]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[55]),
	.obar());
// synopsys translate_off
defparam \diachi[55]~output .bus_hold = "false";
defparam \diachi[55]~output .open_drain_output = "false";
defparam \diachi[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[56]~output (
	.i(\pc|PC_out [56]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[56]),
	.obar());
// synopsys translate_off
defparam \diachi[56]~output .bus_hold = "false";
defparam \diachi[56]~output .open_drain_output = "false";
defparam \diachi[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[57]~output (
	.i(\pc|PC_out [57]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[57]),
	.obar());
// synopsys translate_off
defparam \diachi[57]~output .bus_hold = "false";
defparam \diachi[57]~output .open_drain_output = "false";
defparam \diachi[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[58]~output (
	.i(\pc|PC_out [58]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[58]),
	.obar());
// synopsys translate_off
defparam \diachi[58]~output .bus_hold = "false";
defparam \diachi[58]~output .open_drain_output = "false";
defparam \diachi[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[59]~output (
	.i(\pc|PC_out [59]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[59]),
	.obar());
// synopsys translate_off
defparam \diachi[59]~output .bus_hold = "false";
defparam \diachi[59]~output .open_drain_output = "false";
defparam \diachi[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[60]~output (
	.i(\pc|PC_out [60]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[60]),
	.obar());
// synopsys translate_off
defparam \diachi[60]~output .bus_hold = "false";
defparam \diachi[60]~output .open_drain_output = "false";
defparam \diachi[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[61]~output (
	.i(\pc|PC_out [61]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[61]),
	.obar());
// synopsys translate_off
defparam \diachi[61]~output .bus_hold = "false";
defparam \diachi[61]~output .open_drain_output = "false";
defparam \diachi[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[62]~output (
	.i(\pc|PC_out [62]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[62]),
	.obar());
// synopsys translate_off
defparam \diachi[62]~output .bus_hold = "false";
defparam \diachi[62]~output .open_drain_output = "false";
defparam \diachi[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \diachi[63]~output (
	.i(\pc|PC_out [63]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(diachi[63]),
	.obar());
// synopsys translate_off
defparam \diachi[63]~output .bus_hold = "false";
defparam \diachi[63]~output .open_drain_output = "false";
defparam \diachi[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[0]~output (
	.i(\im|Mux7~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[0]),
	.obar());
// synopsys translate_off
defparam \lenh[0]~output .bus_hold = "false";
defparam \lenh[0]~output .open_drain_output = "false";
defparam \lenh[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[1]~output (
	.i(\im|Mux6~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[1]),
	.obar());
// synopsys translate_off
defparam \lenh[1]~output .bus_hold = "false";
defparam \lenh[1]~output .open_drain_output = "false";
defparam \lenh[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[2]~output (
	.i(\im|Mux5~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[2]),
	.obar());
// synopsys translate_off
defparam \lenh[2]~output .bus_hold = "false";
defparam \lenh[2]~output .open_drain_output = "false";
defparam \lenh[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[3]~output (
	.i(\im|Mux4~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[3]),
	.obar());
// synopsys translate_off
defparam \lenh[3]~output .bus_hold = "false";
defparam \lenh[3]~output .open_drain_output = "false";
defparam \lenh[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[4]~output (
	.i(\im|Mux3~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[4]),
	.obar());
// synopsys translate_off
defparam \lenh[4]~output .bus_hold = "false";
defparam \lenh[4]~output .open_drain_output = "false";
defparam \lenh[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[5]~output (
	.i(\im|Mux2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[5]),
	.obar());
// synopsys translate_off
defparam \lenh[5]~output .bus_hold = "false";
defparam \lenh[5]~output .open_drain_output = "false";
defparam \lenh[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[6]~output (
	.i(\im|Mux1~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[6]),
	.obar());
// synopsys translate_off
defparam \lenh[6]~output .bus_hold = "false";
defparam \lenh[6]~output .open_drain_output = "false";
defparam \lenh[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[7]~output (
	.i(\im|Mux0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[7]),
	.obar());
// synopsys translate_off
defparam \lenh[7]~output .bus_hold = "false";
defparam \lenh[7]~output .open_drain_output = "false";
defparam \lenh[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[8]~output (
	.i(\im|Mux15~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[8]),
	.obar());
// synopsys translate_off
defparam \lenh[8]~output .bus_hold = "false";
defparam \lenh[8]~output .open_drain_output = "false";
defparam \lenh[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[9]~output (
	.i(\im|Mux14~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[9]),
	.obar());
// synopsys translate_off
defparam \lenh[9]~output .bus_hold = "false";
defparam \lenh[9]~output .open_drain_output = "false";
defparam \lenh[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[10]~output (
	.i(\im|Mux13~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[10]),
	.obar());
// synopsys translate_off
defparam \lenh[10]~output .bus_hold = "false";
defparam \lenh[10]~output .open_drain_output = "false";
defparam \lenh[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[11]~output (
	.i(\im|Mux12~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[11]),
	.obar());
// synopsys translate_off
defparam \lenh[11]~output .bus_hold = "false";
defparam \lenh[11]~output .open_drain_output = "false";
defparam \lenh[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[12]~output (
	.i(\im|Mux11~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[12]),
	.obar());
// synopsys translate_off
defparam \lenh[12]~output .bus_hold = "false";
defparam \lenh[12]~output .open_drain_output = "false";
defparam \lenh[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[13]~output (
	.i(\im|Mux10~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[13]),
	.obar());
// synopsys translate_off
defparam \lenh[13]~output .bus_hold = "false";
defparam \lenh[13]~output .open_drain_output = "false";
defparam \lenh[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[14]~output (
	.i(\im|Mux9~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[14]),
	.obar());
// synopsys translate_off
defparam \lenh[14]~output .bus_hold = "false";
defparam \lenh[14]~output .open_drain_output = "false";
defparam \lenh[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[15]~output (
	.i(\im|Mux8~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[15]),
	.obar());
// synopsys translate_off
defparam \lenh[15]~output .bus_hold = "false";
defparam \lenh[15]~output .open_drain_output = "false";
defparam \lenh[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[16]~output (
	.i(\im|Mux23~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[16]),
	.obar());
// synopsys translate_off
defparam \lenh[16]~output .bus_hold = "false";
defparam \lenh[16]~output .open_drain_output = "false";
defparam \lenh[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[17]~output (
	.i(\im|Mux22~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[17]),
	.obar());
// synopsys translate_off
defparam \lenh[17]~output .bus_hold = "false";
defparam \lenh[17]~output .open_drain_output = "false";
defparam \lenh[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[18]~output (
	.i(\im|Mux21~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[18]),
	.obar());
// synopsys translate_off
defparam \lenh[18]~output .bus_hold = "false";
defparam \lenh[18]~output .open_drain_output = "false";
defparam \lenh[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[19]~output (
	.i(\im|Mux20~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[19]),
	.obar());
// synopsys translate_off
defparam \lenh[19]~output .bus_hold = "false";
defparam \lenh[19]~output .open_drain_output = "false";
defparam \lenh[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[20]~output (
	.i(\im|Mux19~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[20]),
	.obar());
// synopsys translate_off
defparam \lenh[20]~output .bus_hold = "false";
defparam \lenh[20]~output .open_drain_output = "false";
defparam \lenh[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[21]~output (
	.i(\im|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[21]),
	.obar());
// synopsys translate_off
defparam \lenh[21]~output .bus_hold = "false";
defparam \lenh[21]~output .open_drain_output = "false";
defparam \lenh[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[22]~output (
	.i(\im|Mux17~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[22]),
	.obar());
// synopsys translate_off
defparam \lenh[22]~output .bus_hold = "false";
defparam \lenh[22]~output .open_drain_output = "false";
defparam \lenh[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[23]~output (
	.i(\im|Mux16~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[23]),
	.obar());
// synopsys translate_off
defparam \lenh[23]~output .bus_hold = "false";
defparam \lenh[23]~output .open_drain_output = "false";
defparam \lenh[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[24]~output (
	.i(\im|Mux31~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[24]),
	.obar());
// synopsys translate_off
defparam \lenh[24]~output .bus_hold = "false";
defparam \lenh[24]~output .open_drain_output = "false";
defparam \lenh[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[25]~output (
	.i(\im|Mux30~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[25]),
	.obar());
// synopsys translate_off
defparam \lenh[25]~output .bus_hold = "false";
defparam \lenh[25]~output .open_drain_output = "false";
defparam \lenh[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[26]~output (
	.i(\im|Mux29~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[26]),
	.obar());
// synopsys translate_off
defparam \lenh[26]~output .bus_hold = "false";
defparam \lenh[26]~output .open_drain_output = "false";
defparam \lenh[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[27]~output (
	.i(\im|Mux28~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[27]),
	.obar());
// synopsys translate_off
defparam \lenh[27]~output .bus_hold = "false";
defparam \lenh[27]~output .open_drain_output = "false";
defparam \lenh[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[28]~output (
	.i(\im|Mux27~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[28]),
	.obar());
// synopsys translate_off
defparam \lenh[28]~output .bus_hold = "false";
defparam \lenh[28]~output .open_drain_output = "false";
defparam \lenh[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[29]~output (
	.i(\im|Mux26~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[29]),
	.obar());
// synopsys translate_off
defparam \lenh[29]~output .bus_hold = "false";
defparam \lenh[29]~output .open_drain_output = "false";
defparam \lenh[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[30]~output (
	.i(\im|Mux25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[30]),
	.obar());
// synopsys translate_off
defparam \lenh[30]~output .bus_hold = "false";
defparam \lenh[30]~output .open_drain_output = "false";
defparam \lenh[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \lenh[31]~output (
	.i(\im|Mux24~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lenh[31]),
	.obar());
// synopsys translate_off
defparam \lenh[31]~output .bus_hold = "false";
defparam \lenh[31]~output .open_drain_output = "false";
defparam \lenh[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[0]~output (
	.i(\regfile|registers[8][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[0]),
	.obar());
// synopsys translate_off
defparam \reg8[0]~output .bus_hold = "false";
defparam \reg8[0]~output .open_drain_output = "false";
defparam \reg8[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[1]~output (
	.i(\regfile|registers[8][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[1]),
	.obar());
// synopsys translate_off
defparam \reg8[1]~output .bus_hold = "false";
defparam \reg8[1]~output .open_drain_output = "false";
defparam \reg8[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[2]~output (
	.i(\regfile|registers[8][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[2]),
	.obar());
// synopsys translate_off
defparam \reg8[2]~output .bus_hold = "false";
defparam \reg8[2]~output .open_drain_output = "false";
defparam \reg8[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[3]~output (
	.i(\regfile|registers[8][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[3]),
	.obar());
// synopsys translate_off
defparam \reg8[3]~output .bus_hold = "false";
defparam \reg8[3]~output .open_drain_output = "false";
defparam \reg8[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[4]~output (
	.i(\regfile|registers[8][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[4]),
	.obar());
// synopsys translate_off
defparam \reg8[4]~output .bus_hold = "false";
defparam \reg8[4]~output .open_drain_output = "false";
defparam \reg8[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[5]~output (
	.i(\regfile|registers[8][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[5]),
	.obar());
// synopsys translate_off
defparam \reg8[5]~output .bus_hold = "false";
defparam \reg8[5]~output .open_drain_output = "false";
defparam \reg8[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[6]~output (
	.i(\regfile|registers[8][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[6]),
	.obar());
// synopsys translate_off
defparam \reg8[6]~output .bus_hold = "false";
defparam \reg8[6]~output .open_drain_output = "false";
defparam \reg8[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[7]~output (
	.i(\regfile|registers[8][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[7]),
	.obar());
// synopsys translate_off
defparam \reg8[7]~output .bus_hold = "false";
defparam \reg8[7]~output .open_drain_output = "false";
defparam \reg8[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[8]~output (
	.i(\regfile|registers[8][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[8]),
	.obar());
// synopsys translate_off
defparam \reg8[8]~output .bus_hold = "false";
defparam \reg8[8]~output .open_drain_output = "false";
defparam \reg8[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[9]~output (
	.i(\regfile|registers[8][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[9]),
	.obar());
// synopsys translate_off
defparam \reg8[9]~output .bus_hold = "false";
defparam \reg8[9]~output .open_drain_output = "false";
defparam \reg8[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[10]~output (
	.i(\regfile|registers[8][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[10]),
	.obar());
// synopsys translate_off
defparam \reg8[10]~output .bus_hold = "false";
defparam \reg8[10]~output .open_drain_output = "false";
defparam \reg8[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[11]~output (
	.i(\regfile|registers[8][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[11]),
	.obar());
// synopsys translate_off
defparam \reg8[11]~output .bus_hold = "false";
defparam \reg8[11]~output .open_drain_output = "false";
defparam \reg8[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[12]~output (
	.i(\regfile|registers[8][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[12]),
	.obar());
// synopsys translate_off
defparam \reg8[12]~output .bus_hold = "false";
defparam \reg8[12]~output .open_drain_output = "false";
defparam \reg8[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[13]~output (
	.i(\regfile|registers[8][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[13]),
	.obar());
// synopsys translate_off
defparam \reg8[13]~output .bus_hold = "false";
defparam \reg8[13]~output .open_drain_output = "false";
defparam \reg8[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[14]~output (
	.i(\regfile|registers[8][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[14]),
	.obar());
// synopsys translate_off
defparam \reg8[14]~output .bus_hold = "false";
defparam \reg8[14]~output .open_drain_output = "false";
defparam \reg8[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[15]~output (
	.i(\regfile|registers[8][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[15]),
	.obar());
// synopsys translate_off
defparam \reg8[15]~output .bus_hold = "false";
defparam \reg8[15]~output .open_drain_output = "false";
defparam \reg8[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[16]~output (
	.i(\regfile|registers[8][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[16]),
	.obar());
// synopsys translate_off
defparam \reg8[16]~output .bus_hold = "false";
defparam \reg8[16]~output .open_drain_output = "false";
defparam \reg8[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[17]~output (
	.i(\regfile|registers[8][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[17]),
	.obar());
// synopsys translate_off
defparam \reg8[17]~output .bus_hold = "false";
defparam \reg8[17]~output .open_drain_output = "false";
defparam \reg8[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[18]~output (
	.i(\regfile|registers[8][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[18]),
	.obar());
// synopsys translate_off
defparam \reg8[18]~output .bus_hold = "false";
defparam \reg8[18]~output .open_drain_output = "false";
defparam \reg8[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[19]~output (
	.i(\regfile|registers[8][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[19]),
	.obar());
// synopsys translate_off
defparam \reg8[19]~output .bus_hold = "false";
defparam \reg8[19]~output .open_drain_output = "false";
defparam \reg8[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[20]~output (
	.i(\regfile|registers[8][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[20]),
	.obar());
// synopsys translate_off
defparam \reg8[20]~output .bus_hold = "false";
defparam \reg8[20]~output .open_drain_output = "false";
defparam \reg8[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[21]~output (
	.i(\regfile|registers[8][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[21]),
	.obar());
// synopsys translate_off
defparam \reg8[21]~output .bus_hold = "false";
defparam \reg8[21]~output .open_drain_output = "false";
defparam \reg8[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[22]~output (
	.i(\regfile|registers[8][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[22]),
	.obar());
// synopsys translate_off
defparam \reg8[22]~output .bus_hold = "false";
defparam \reg8[22]~output .open_drain_output = "false";
defparam \reg8[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[23]~output (
	.i(\regfile|registers[8][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[23]),
	.obar());
// synopsys translate_off
defparam \reg8[23]~output .bus_hold = "false";
defparam \reg8[23]~output .open_drain_output = "false";
defparam \reg8[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[24]~output (
	.i(\regfile|registers[8][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[24]),
	.obar());
// synopsys translate_off
defparam \reg8[24]~output .bus_hold = "false";
defparam \reg8[24]~output .open_drain_output = "false";
defparam \reg8[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[25]~output (
	.i(\regfile|registers[8][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[25]),
	.obar());
// synopsys translate_off
defparam \reg8[25]~output .bus_hold = "false";
defparam \reg8[25]~output .open_drain_output = "false";
defparam \reg8[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[26]~output (
	.i(\regfile|registers[8][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[26]),
	.obar());
// synopsys translate_off
defparam \reg8[26]~output .bus_hold = "false";
defparam \reg8[26]~output .open_drain_output = "false";
defparam \reg8[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[27]~output (
	.i(\regfile|registers[8][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[27]),
	.obar());
// synopsys translate_off
defparam \reg8[27]~output .bus_hold = "false";
defparam \reg8[27]~output .open_drain_output = "false";
defparam \reg8[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[28]~output (
	.i(\regfile|registers[8][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[28]),
	.obar());
// synopsys translate_off
defparam \reg8[28]~output .bus_hold = "false";
defparam \reg8[28]~output .open_drain_output = "false";
defparam \reg8[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[29]~output (
	.i(\regfile|registers[8][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[29]),
	.obar());
// synopsys translate_off
defparam \reg8[29]~output .bus_hold = "false";
defparam \reg8[29]~output .open_drain_output = "false";
defparam \reg8[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[30]~output (
	.i(\regfile|registers[8][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[30]),
	.obar());
// synopsys translate_off
defparam \reg8[30]~output .bus_hold = "false";
defparam \reg8[30]~output .open_drain_output = "false";
defparam \reg8[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[31]~output (
	.i(\regfile|registers[8][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[31]),
	.obar());
// synopsys translate_off
defparam \reg8[31]~output .bus_hold = "false";
defparam \reg8[31]~output .open_drain_output = "false";
defparam \reg8[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[32]~output (
	.i(\regfile|registers[8][32]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[32]),
	.obar());
// synopsys translate_off
defparam \reg8[32]~output .bus_hold = "false";
defparam \reg8[32]~output .open_drain_output = "false";
defparam \reg8[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[33]~output (
	.i(\regfile|registers[8][33]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[33]),
	.obar());
// synopsys translate_off
defparam \reg8[33]~output .bus_hold = "false";
defparam \reg8[33]~output .open_drain_output = "false";
defparam \reg8[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[34]~output (
	.i(\regfile|registers[8][34]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[34]),
	.obar());
// synopsys translate_off
defparam \reg8[34]~output .bus_hold = "false";
defparam \reg8[34]~output .open_drain_output = "false";
defparam \reg8[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[35]~output (
	.i(\regfile|registers[8][35]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[35]),
	.obar());
// synopsys translate_off
defparam \reg8[35]~output .bus_hold = "false";
defparam \reg8[35]~output .open_drain_output = "false";
defparam \reg8[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[36]~output (
	.i(\regfile|registers[8][36]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[36]),
	.obar());
// synopsys translate_off
defparam \reg8[36]~output .bus_hold = "false";
defparam \reg8[36]~output .open_drain_output = "false";
defparam \reg8[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[37]~output (
	.i(\regfile|registers[8][37]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[37]),
	.obar());
// synopsys translate_off
defparam \reg8[37]~output .bus_hold = "false";
defparam \reg8[37]~output .open_drain_output = "false";
defparam \reg8[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[38]~output (
	.i(\regfile|registers[8][38]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[38]),
	.obar());
// synopsys translate_off
defparam \reg8[38]~output .bus_hold = "false";
defparam \reg8[38]~output .open_drain_output = "false";
defparam \reg8[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[39]~output (
	.i(\regfile|registers[8][39]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[39]),
	.obar());
// synopsys translate_off
defparam \reg8[39]~output .bus_hold = "false";
defparam \reg8[39]~output .open_drain_output = "false";
defparam \reg8[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[40]~output (
	.i(\regfile|registers[8][40]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[40]),
	.obar());
// synopsys translate_off
defparam \reg8[40]~output .bus_hold = "false";
defparam \reg8[40]~output .open_drain_output = "false";
defparam \reg8[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[41]~output (
	.i(\regfile|registers[8][41]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[41]),
	.obar());
// synopsys translate_off
defparam \reg8[41]~output .bus_hold = "false";
defparam \reg8[41]~output .open_drain_output = "false";
defparam \reg8[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[42]~output (
	.i(\regfile|registers[8][42]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[42]),
	.obar());
// synopsys translate_off
defparam \reg8[42]~output .bus_hold = "false";
defparam \reg8[42]~output .open_drain_output = "false";
defparam \reg8[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[43]~output (
	.i(\regfile|registers[8][43]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[43]),
	.obar());
// synopsys translate_off
defparam \reg8[43]~output .bus_hold = "false";
defparam \reg8[43]~output .open_drain_output = "false";
defparam \reg8[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[44]~output (
	.i(\regfile|registers[8][44]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[44]),
	.obar());
// synopsys translate_off
defparam \reg8[44]~output .bus_hold = "false";
defparam \reg8[44]~output .open_drain_output = "false";
defparam \reg8[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[45]~output (
	.i(\regfile|registers[8][45]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[45]),
	.obar());
// synopsys translate_off
defparam \reg8[45]~output .bus_hold = "false";
defparam \reg8[45]~output .open_drain_output = "false";
defparam \reg8[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[46]~output (
	.i(\regfile|registers[8][46]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[46]),
	.obar());
// synopsys translate_off
defparam \reg8[46]~output .bus_hold = "false";
defparam \reg8[46]~output .open_drain_output = "false";
defparam \reg8[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[47]~output (
	.i(\regfile|registers[8][47]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[47]),
	.obar());
// synopsys translate_off
defparam \reg8[47]~output .bus_hold = "false";
defparam \reg8[47]~output .open_drain_output = "false";
defparam \reg8[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[48]~output (
	.i(\regfile|registers[8][48]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[48]),
	.obar());
// synopsys translate_off
defparam \reg8[48]~output .bus_hold = "false";
defparam \reg8[48]~output .open_drain_output = "false";
defparam \reg8[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[49]~output (
	.i(\regfile|registers[8][49]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[49]),
	.obar());
// synopsys translate_off
defparam \reg8[49]~output .bus_hold = "false";
defparam \reg8[49]~output .open_drain_output = "false";
defparam \reg8[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[50]~output (
	.i(\regfile|registers[8][50]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[50]),
	.obar());
// synopsys translate_off
defparam \reg8[50]~output .bus_hold = "false";
defparam \reg8[50]~output .open_drain_output = "false";
defparam \reg8[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[51]~output (
	.i(\regfile|registers[8][51]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[51]),
	.obar());
// synopsys translate_off
defparam \reg8[51]~output .bus_hold = "false";
defparam \reg8[51]~output .open_drain_output = "false";
defparam \reg8[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[52]~output (
	.i(\regfile|registers[8][52]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[52]),
	.obar());
// synopsys translate_off
defparam \reg8[52]~output .bus_hold = "false";
defparam \reg8[52]~output .open_drain_output = "false";
defparam \reg8[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[53]~output (
	.i(\regfile|registers[8][53]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[53]),
	.obar());
// synopsys translate_off
defparam \reg8[53]~output .bus_hold = "false";
defparam \reg8[53]~output .open_drain_output = "false";
defparam \reg8[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[54]~output (
	.i(\regfile|registers[8][54]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[54]),
	.obar());
// synopsys translate_off
defparam \reg8[54]~output .bus_hold = "false";
defparam \reg8[54]~output .open_drain_output = "false";
defparam \reg8[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[55]~output (
	.i(\regfile|registers[8][55]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[55]),
	.obar());
// synopsys translate_off
defparam \reg8[55]~output .bus_hold = "false";
defparam \reg8[55]~output .open_drain_output = "false";
defparam \reg8[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[56]~output (
	.i(\regfile|registers[8][56]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[56]),
	.obar());
// synopsys translate_off
defparam \reg8[56]~output .bus_hold = "false";
defparam \reg8[56]~output .open_drain_output = "false";
defparam \reg8[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[57]~output (
	.i(\regfile|registers[8][57]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[57]),
	.obar());
// synopsys translate_off
defparam \reg8[57]~output .bus_hold = "false";
defparam \reg8[57]~output .open_drain_output = "false";
defparam \reg8[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[58]~output (
	.i(\regfile|registers[8][58]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[58]),
	.obar());
// synopsys translate_off
defparam \reg8[58]~output .bus_hold = "false";
defparam \reg8[58]~output .open_drain_output = "false";
defparam \reg8[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[59]~output (
	.i(\regfile|registers[8][59]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[59]),
	.obar());
// synopsys translate_off
defparam \reg8[59]~output .bus_hold = "false";
defparam \reg8[59]~output .open_drain_output = "false";
defparam \reg8[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[60]~output (
	.i(\regfile|registers[8][60]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[60]),
	.obar());
// synopsys translate_off
defparam \reg8[60]~output .bus_hold = "false";
defparam \reg8[60]~output .open_drain_output = "false";
defparam \reg8[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[61]~output (
	.i(\regfile|registers[8][61]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[61]),
	.obar());
// synopsys translate_off
defparam \reg8[61]~output .bus_hold = "false";
defparam \reg8[61]~output .open_drain_output = "false";
defparam \reg8[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[62]~output (
	.i(\regfile|registers[8][62]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[62]),
	.obar());
// synopsys translate_off
defparam \reg8[62]~output .bus_hold = "false";
defparam \reg8[62]~output .open_drain_output = "false";
defparam \reg8[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg8[63]~output (
	.i(\regfile|registers[8][63]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg8[63]),
	.obar());
// synopsys translate_off
defparam \reg8[63]~output .bus_hold = "false";
defparam \reg8[63]~output .open_drain_output = "false";
defparam \reg8[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[0]~output (
	.i(\regfile|registers[18][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[0]),
	.obar());
// synopsys translate_off
defparam \reg18[0]~output .bus_hold = "false";
defparam \reg18[0]~output .open_drain_output = "false";
defparam \reg18[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[1]),
	.obar());
// synopsys translate_off
defparam \reg18[1]~output .bus_hold = "false";
defparam \reg18[1]~output .open_drain_output = "false";
defparam \reg18[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[2]),
	.obar());
// synopsys translate_off
defparam \reg18[2]~output .bus_hold = "false";
defparam \reg18[2]~output .open_drain_output = "false";
defparam \reg18[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[3]),
	.obar());
// synopsys translate_off
defparam \reg18[3]~output .bus_hold = "false";
defparam \reg18[3]~output .open_drain_output = "false";
defparam \reg18[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[4]),
	.obar());
// synopsys translate_off
defparam \reg18[4]~output .bus_hold = "false";
defparam \reg18[4]~output .open_drain_output = "false";
defparam \reg18[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[5]),
	.obar());
// synopsys translate_off
defparam \reg18[5]~output .bus_hold = "false";
defparam \reg18[5]~output .open_drain_output = "false";
defparam \reg18[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[6]),
	.obar());
// synopsys translate_off
defparam \reg18[6]~output .bus_hold = "false";
defparam \reg18[6]~output .open_drain_output = "false";
defparam \reg18[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[7]),
	.obar());
// synopsys translate_off
defparam \reg18[7]~output .bus_hold = "false";
defparam \reg18[7]~output .open_drain_output = "false";
defparam \reg18[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[8]),
	.obar());
// synopsys translate_off
defparam \reg18[8]~output .bus_hold = "false";
defparam \reg18[8]~output .open_drain_output = "false";
defparam \reg18[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[9]),
	.obar());
// synopsys translate_off
defparam \reg18[9]~output .bus_hold = "false";
defparam \reg18[9]~output .open_drain_output = "false";
defparam \reg18[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[10]),
	.obar());
// synopsys translate_off
defparam \reg18[10]~output .bus_hold = "false";
defparam \reg18[10]~output .open_drain_output = "false";
defparam \reg18[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[11]),
	.obar());
// synopsys translate_off
defparam \reg18[11]~output .bus_hold = "false";
defparam \reg18[11]~output .open_drain_output = "false";
defparam \reg18[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[12]),
	.obar());
// synopsys translate_off
defparam \reg18[12]~output .bus_hold = "false";
defparam \reg18[12]~output .open_drain_output = "false";
defparam \reg18[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[13]),
	.obar());
// synopsys translate_off
defparam \reg18[13]~output .bus_hold = "false";
defparam \reg18[13]~output .open_drain_output = "false";
defparam \reg18[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[14]),
	.obar());
// synopsys translate_off
defparam \reg18[14]~output .bus_hold = "false";
defparam \reg18[14]~output .open_drain_output = "false";
defparam \reg18[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[15]),
	.obar());
// synopsys translate_off
defparam \reg18[15]~output .bus_hold = "false";
defparam \reg18[15]~output .open_drain_output = "false";
defparam \reg18[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[16]),
	.obar());
// synopsys translate_off
defparam \reg18[16]~output .bus_hold = "false";
defparam \reg18[16]~output .open_drain_output = "false";
defparam \reg18[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[17]),
	.obar());
// synopsys translate_off
defparam \reg18[17]~output .bus_hold = "false";
defparam \reg18[17]~output .open_drain_output = "false";
defparam \reg18[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[18]),
	.obar());
// synopsys translate_off
defparam \reg18[18]~output .bus_hold = "false";
defparam \reg18[18]~output .open_drain_output = "false";
defparam \reg18[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[19]),
	.obar());
// synopsys translate_off
defparam \reg18[19]~output .bus_hold = "false";
defparam \reg18[19]~output .open_drain_output = "false";
defparam \reg18[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[20]),
	.obar());
// synopsys translate_off
defparam \reg18[20]~output .bus_hold = "false";
defparam \reg18[20]~output .open_drain_output = "false";
defparam \reg18[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[21]),
	.obar());
// synopsys translate_off
defparam \reg18[21]~output .bus_hold = "false";
defparam \reg18[21]~output .open_drain_output = "false";
defparam \reg18[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[22]),
	.obar());
// synopsys translate_off
defparam \reg18[22]~output .bus_hold = "false";
defparam \reg18[22]~output .open_drain_output = "false";
defparam \reg18[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[23]),
	.obar());
// synopsys translate_off
defparam \reg18[23]~output .bus_hold = "false";
defparam \reg18[23]~output .open_drain_output = "false";
defparam \reg18[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[24]),
	.obar());
// synopsys translate_off
defparam \reg18[24]~output .bus_hold = "false";
defparam \reg18[24]~output .open_drain_output = "false";
defparam \reg18[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[25]),
	.obar());
// synopsys translate_off
defparam \reg18[25]~output .bus_hold = "false";
defparam \reg18[25]~output .open_drain_output = "false";
defparam \reg18[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[26]),
	.obar());
// synopsys translate_off
defparam \reg18[26]~output .bus_hold = "false";
defparam \reg18[26]~output .open_drain_output = "false";
defparam \reg18[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[27]),
	.obar());
// synopsys translate_off
defparam \reg18[27]~output .bus_hold = "false";
defparam \reg18[27]~output .open_drain_output = "false";
defparam \reg18[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[28]),
	.obar());
// synopsys translate_off
defparam \reg18[28]~output .bus_hold = "false";
defparam \reg18[28]~output .open_drain_output = "false";
defparam \reg18[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[29]),
	.obar());
// synopsys translate_off
defparam \reg18[29]~output .bus_hold = "false";
defparam \reg18[29]~output .open_drain_output = "false";
defparam \reg18[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[30]),
	.obar());
// synopsys translate_off
defparam \reg18[30]~output .bus_hold = "false";
defparam \reg18[30]~output .open_drain_output = "false";
defparam \reg18[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[31]),
	.obar());
// synopsys translate_off
defparam \reg18[31]~output .bus_hold = "false";
defparam \reg18[31]~output .open_drain_output = "false";
defparam \reg18[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[32]),
	.obar());
// synopsys translate_off
defparam \reg18[32]~output .bus_hold = "false";
defparam \reg18[32]~output .open_drain_output = "false";
defparam \reg18[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[33]),
	.obar());
// synopsys translate_off
defparam \reg18[33]~output .bus_hold = "false";
defparam \reg18[33]~output .open_drain_output = "false";
defparam \reg18[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[34]),
	.obar());
// synopsys translate_off
defparam \reg18[34]~output .bus_hold = "false";
defparam \reg18[34]~output .open_drain_output = "false";
defparam \reg18[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[35]),
	.obar());
// synopsys translate_off
defparam \reg18[35]~output .bus_hold = "false";
defparam \reg18[35]~output .open_drain_output = "false";
defparam \reg18[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[36]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[36]),
	.obar());
// synopsys translate_off
defparam \reg18[36]~output .bus_hold = "false";
defparam \reg18[36]~output .open_drain_output = "false";
defparam \reg18[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[37]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[37]),
	.obar());
// synopsys translate_off
defparam \reg18[37]~output .bus_hold = "false";
defparam \reg18[37]~output .open_drain_output = "false";
defparam \reg18[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[38]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[38]),
	.obar());
// synopsys translate_off
defparam \reg18[38]~output .bus_hold = "false";
defparam \reg18[38]~output .open_drain_output = "false";
defparam \reg18[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[39]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[39]),
	.obar());
// synopsys translate_off
defparam \reg18[39]~output .bus_hold = "false";
defparam \reg18[39]~output .open_drain_output = "false";
defparam \reg18[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[40]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[40]),
	.obar());
// synopsys translate_off
defparam \reg18[40]~output .bus_hold = "false";
defparam \reg18[40]~output .open_drain_output = "false";
defparam \reg18[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[41]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[41]),
	.obar());
// synopsys translate_off
defparam \reg18[41]~output .bus_hold = "false";
defparam \reg18[41]~output .open_drain_output = "false";
defparam \reg18[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[42]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[42]),
	.obar());
// synopsys translate_off
defparam \reg18[42]~output .bus_hold = "false";
defparam \reg18[42]~output .open_drain_output = "false";
defparam \reg18[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[43]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[43]),
	.obar());
// synopsys translate_off
defparam \reg18[43]~output .bus_hold = "false";
defparam \reg18[43]~output .open_drain_output = "false";
defparam \reg18[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[44]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[44]),
	.obar());
// synopsys translate_off
defparam \reg18[44]~output .bus_hold = "false";
defparam \reg18[44]~output .open_drain_output = "false";
defparam \reg18[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[45]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[45]),
	.obar());
// synopsys translate_off
defparam \reg18[45]~output .bus_hold = "false";
defparam \reg18[45]~output .open_drain_output = "false";
defparam \reg18[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[46]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[46]),
	.obar());
// synopsys translate_off
defparam \reg18[46]~output .bus_hold = "false";
defparam \reg18[46]~output .open_drain_output = "false";
defparam \reg18[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[47]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[47]),
	.obar());
// synopsys translate_off
defparam \reg18[47]~output .bus_hold = "false";
defparam \reg18[47]~output .open_drain_output = "false";
defparam \reg18[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[48]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[48]),
	.obar());
// synopsys translate_off
defparam \reg18[48]~output .bus_hold = "false";
defparam \reg18[48]~output .open_drain_output = "false";
defparam \reg18[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[49]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[49]),
	.obar());
// synopsys translate_off
defparam \reg18[49]~output .bus_hold = "false";
defparam \reg18[49]~output .open_drain_output = "false";
defparam \reg18[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[50]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[50]),
	.obar());
// synopsys translate_off
defparam \reg18[50]~output .bus_hold = "false";
defparam \reg18[50]~output .open_drain_output = "false";
defparam \reg18[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[51]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[51]),
	.obar());
// synopsys translate_off
defparam \reg18[51]~output .bus_hold = "false";
defparam \reg18[51]~output .open_drain_output = "false";
defparam \reg18[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[52]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[52]),
	.obar());
// synopsys translate_off
defparam \reg18[52]~output .bus_hold = "false";
defparam \reg18[52]~output .open_drain_output = "false";
defparam \reg18[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[53]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[53]),
	.obar());
// synopsys translate_off
defparam \reg18[53]~output .bus_hold = "false";
defparam \reg18[53]~output .open_drain_output = "false";
defparam \reg18[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[54]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[54]),
	.obar());
// synopsys translate_off
defparam \reg18[54]~output .bus_hold = "false";
defparam \reg18[54]~output .open_drain_output = "false";
defparam \reg18[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[55]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[55]),
	.obar());
// synopsys translate_off
defparam \reg18[55]~output .bus_hold = "false";
defparam \reg18[55]~output .open_drain_output = "false";
defparam \reg18[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[56]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[56]),
	.obar());
// synopsys translate_off
defparam \reg18[56]~output .bus_hold = "false";
defparam \reg18[56]~output .open_drain_output = "false";
defparam \reg18[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[57]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[57]),
	.obar());
// synopsys translate_off
defparam \reg18[57]~output .bus_hold = "false";
defparam \reg18[57]~output .open_drain_output = "false";
defparam \reg18[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[58]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[58]),
	.obar());
// synopsys translate_off
defparam \reg18[58]~output .bus_hold = "false";
defparam \reg18[58]~output .open_drain_output = "false";
defparam \reg18[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[59]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[59]),
	.obar());
// synopsys translate_off
defparam \reg18[59]~output .bus_hold = "false";
defparam \reg18[59]~output .open_drain_output = "false";
defparam \reg18[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[60]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[60]),
	.obar());
// synopsys translate_off
defparam \reg18[60]~output .bus_hold = "false";
defparam \reg18[60]~output .open_drain_output = "false";
defparam \reg18[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[61]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[61]),
	.obar());
// synopsys translate_off
defparam \reg18[61]~output .bus_hold = "false";
defparam \reg18[61]~output .open_drain_output = "false";
defparam \reg18[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[62]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[62]),
	.obar());
// synopsys translate_off
defparam \reg18[62]~output .bus_hold = "false";
defparam \reg18[62]~output .open_drain_output = "false";
defparam \reg18[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg18[63]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg18[63]),
	.obar());
// synopsys translate_off
defparam \reg18[63]~output .bus_hold = "false";
defparam \reg18[63]~output .open_drain_output = "false";
defparam \reg18[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[0]~output (
	.i(\regfile|registers[19][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[0]),
	.obar());
// synopsys translate_off
defparam \reg19[0]~output .bus_hold = "false";
defparam \reg19[0]~output .open_drain_output = "false";
defparam \reg19[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[1]~output (
	.i(\regfile|registers[19][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[1]),
	.obar());
// synopsys translate_off
defparam \reg19[1]~output .bus_hold = "false";
defparam \reg19[1]~output .open_drain_output = "false";
defparam \reg19[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[2]~output (
	.i(\regfile|registers[19][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[2]),
	.obar());
// synopsys translate_off
defparam \reg19[2]~output .bus_hold = "false";
defparam \reg19[2]~output .open_drain_output = "false";
defparam \reg19[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[3]~output (
	.i(\regfile|registers[19][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[3]),
	.obar());
// synopsys translate_off
defparam \reg19[3]~output .bus_hold = "false";
defparam \reg19[3]~output .open_drain_output = "false";
defparam \reg19[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[4]~output (
	.i(\regfile|registers[19][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[4]),
	.obar());
// synopsys translate_off
defparam \reg19[4]~output .bus_hold = "false";
defparam \reg19[4]~output .open_drain_output = "false";
defparam \reg19[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[5]~output (
	.i(\regfile|registers[19][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[5]),
	.obar());
// synopsys translate_off
defparam \reg19[5]~output .bus_hold = "false";
defparam \reg19[5]~output .open_drain_output = "false";
defparam \reg19[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[6]~output (
	.i(\regfile|registers[19][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[6]),
	.obar());
// synopsys translate_off
defparam \reg19[6]~output .bus_hold = "false";
defparam \reg19[6]~output .open_drain_output = "false";
defparam \reg19[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[7]~output (
	.i(\regfile|registers[19][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[7]),
	.obar());
// synopsys translate_off
defparam \reg19[7]~output .bus_hold = "false";
defparam \reg19[7]~output .open_drain_output = "false";
defparam \reg19[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[8]~output (
	.i(\regfile|registers[19][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[8]),
	.obar());
// synopsys translate_off
defparam \reg19[8]~output .bus_hold = "false";
defparam \reg19[8]~output .open_drain_output = "false";
defparam \reg19[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[9]~output (
	.i(\regfile|registers[19][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[9]),
	.obar());
// synopsys translate_off
defparam \reg19[9]~output .bus_hold = "false";
defparam \reg19[9]~output .open_drain_output = "false";
defparam \reg19[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[10]~output (
	.i(\regfile|registers[19][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[10]),
	.obar());
// synopsys translate_off
defparam \reg19[10]~output .bus_hold = "false";
defparam \reg19[10]~output .open_drain_output = "false";
defparam \reg19[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[11]~output (
	.i(\regfile|registers[19][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[11]),
	.obar());
// synopsys translate_off
defparam \reg19[11]~output .bus_hold = "false";
defparam \reg19[11]~output .open_drain_output = "false";
defparam \reg19[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[12]~output (
	.i(\regfile|registers[19][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[12]),
	.obar());
// synopsys translate_off
defparam \reg19[12]~output .bus_hold = "false";
defparam \reg19[12]~output .open_drain_output = "false";
defparam \reg19[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[13]~output (
	.i(\regfile|registers[19][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[13]),
	.obar());
// synopsys translate_off
defparam \reg19[13]~output .bus_hold = "false";
defparam \reg19[13]~output .open_drain_output = "false";
defparam \reg19[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[14]~output (
	.i(\regfile|registers[19][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[14]),
	.obar());
// synopsys translate_off
defparam \reg19[14]~output .bus_hold = "false";
defparam \reg19[14]~output .open_drain_output = "false";
defparam \reg19[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[15]~output (
	.i(\regfile|registers[19][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[15]),
	.obar());
// synopsys translate_off
defparam \reg19[15]~output .bus_hold = "false";
defparam \reg19[15]~output .open_drain_output = "false";
defparam \reg19[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[16]~output (
	.i(\regfile|registers[19][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[16]),
	.obar());
// synopsys translate_off
defparam \reg19[16]~output .bus_hold = "false";
defparam \reg19[16]~output .open_drain_output = "false";
defparam \reg19[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[17]~output (
	.i(\regfile|registers[19][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[17]),
	.obar());
// synopsys translate_off
defparam \reg19[17]~output .bus_hold = "false";
defparam \reg19[17]~output .open_drain_output = "false";
defparam \reg19[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[18]~output (
	.i(\regfile|registers[19][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[18]),
	.obar());
// synopsys translate_off
defparam \reg19[18]~output .bus_hold = "false";
defparam \reg19[18]~output .open_drain_output = "false";
defparam \reg19[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[19]~output (
	.i(\regfile|registers[19][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[19]),
	.obar());
// synopsys translate_off
defparam \reg19[19]~output .bus_hold = "false";
defparam \reg19[19]~output .open_drain_output = "false";
defparam \reg19[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[20]~output (
	.i(\regfile|registers[19][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[20]),
	.obar());
// synopsys translate_off
defparam \reg19[20]~output .bus_hold = "false";
defparam \reg19[20]~output .open_drain_output = "false";
defparam \reg19[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[21]~output (
	.i(\regfile|registers[19][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[21]),
	.obar());
// synopsys translate_off
defparam \reg19[21]~output .bus_hold = "false";
defparam \reg19[21]~output .open_drain_output = "false";
defparam \reg19[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[22]~output (
	.i(\regfile|registers[19][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[22]),
	.obar());
// synopsys translate_off
defparam \reg19[22]~output .bus_hold = "false";
defparam \reg19[22]~output .open_drain_output = "false";
defparam \reg19[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[23]~output (
	.i(\regfile|registers[19][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[23]),
	.obar());
// synopsys translate_off
defparam \reg19[23]~output .bus_hold = "false";
defparam \reg19[23]~output .open_drain_output = "false";
defparam \reg19[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[24]~output (
	.i(\regfile|registers[19][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[24]),
	.obar());
// synopsys translate_off
defparam \reg19[24]~output .bus_hold = "false";
defparam \reg19[24]~output .open_drain_output = "false";
defparam \reg19[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[25]~output (
	.i(\regfile|registers[19][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[25]),
	.obar());
// synopsys translate_off
defparam \reg19[25]~output .bus_hold = "false";
defparam \reg19[25]~output .open_drain_output = "false";
defparam \reg19[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[26]~output (
	.i(\regfile|registers[19][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[26]),
	.obar());
// synopsys translate_off
defparam \reg19[26]~output .bus_hold = "false";
defparam \reg19[26]~output .open_drain_output = "false";
defparam \reg19[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[27]~output (
	.i(\regfile|registers[19][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[27]),
	.obar());
// synopsys translate_off
defparam \reg19[27]~output .bus_hold = "false";
defparam \reg19[27]~output .open_drain_output = "false";
defparam \reg19[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[28]~output (
	.i(\regfile|registers[19][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[28]),
	.obar());
// synopsys translate_off
defparam \reg19[28]~output .bus_hold = "false";
defparam \reg19[28]~output .open_drain_output = "false";
defparam \reg19[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[29]~output (
	.i(\regfile|registers[19][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[29]),
	.obar());
// synopsys translate_off
defparam \reg19[29]~output .bus_hold = "false";
defparam \reg19[29]~output .open_drain_output = "false";
defparam \reg19[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[30]~output (
	.i(\regfile|registers[19][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[30]),
	.obar());
// synopsys translate_off
defparam \reg19[30]~output .bus_hold = "false";
defparam \reg19[30]~output .open_drain_output = "false";
defparam \reg19[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[31]~output (
	.i(\regfile|registers[19][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[31]),
	.obar());
// synopsys translate_off
defparam \reg19[31]~output .bus_hold = "false";
defparam \reg19[31]~output .open_drain_output = "false";
defparam \reg19[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[32]~output (
	.i(\regfile|registers[19][32]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[32]),
	.obar());
// synopsys translate_off
defparam \reg19[32]~output .bus_hold = "false";
defparam \reg19[32]~output .open_drain_output = "false";
defparam \reg19[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[33]~output (
	.i(\regfile|registers[19][33]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[33]),
	.obar());
// synopsys translate_off
defparam \reg19[33]~output .bus_hold = "false";
defparam \reg19[33]~output .open_drain_output = "false";
defparam \reg19[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[34]~output (
	.i(\regfile|registers[19][34]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[34]),
	.obar());
// synopsys translate_off
defparam \reg19[34]~output .bus_hold = "false";
defparam \reg19[34]~output .open_drain_output = "false";
defparam \reg19[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[35]~output (
	.i(\regfile|registers[19][35]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[35]),
	.obar());
// synopsys translate_off
defparam \reg19[35]~output .bus_hold = "false";
defparam \reg19[35]~output .open_drain_output = "false";
defparam \reg19[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[36]~output (
	.i(\regfile|registers[19][36]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[36]),
	.obar());
// synopsys translate_off
defparam \reg19[36]~output .bus_hold = "false";
defparam \reg19[36]~output .open_drain_output = "false";
defparam \reg19[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[37]~output (
	.i(\regfile|registers[19][37]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[37]),
	.obar());
// synopsys translate_off
defparam \reg19[37]~output .bus_hold = "false";
defparam \reg19[37]~output .open_drain_output = "false";
defparam \reg19[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[38]~output (
	.i(\regfile|registers[19][38]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[38]),
	.obar());
// synopsys translate_off
defparam \reg19[38]~output .bus_hold = "false";
defparam \reg19[38]~output .open_drain_output = "false";
defparam \reg19[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[39]~output (
	.i(\regfile|registers[19][39]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[39]),
	.obar());
// synopsys translate_off
defparam \reg19[39]~output .bus_hold = "false";
defparam \reg19[39]~output .open_drain_output = "false";
defparam \reg19[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[40]~output (
	.i(\regfile|registers[19][40]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[40]),
	.obar());
// synopsys translate_off
defparam \reg19[40]~output .bus_hold = "false";
defparam \reg19[40]~output .open_drain_output = "false";
defparam \reg19[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[41]~output (
	.i(\regfile|registers[19][41]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[41]),
	.obar());
// synopsys translate_off
defparam \reg19[41]~output .bus_hold = "false";
defparam \reg19[41]~output .open_drain_output = "false";
defparam \reg19[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[42]~output (
	.i(\regfile|registers[19][42]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[42]),
	.obar());
// synopsys translate_off
defparam \reg19[42]~output .bus_hold = "false";
defparam \reg19[42]~output .open_drain_output = "false";
defparam \reg19[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[43]~output (
	.i(\regfile|registers[19][43]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[43]),
	.obar());
// synopsys translate_off
defparam \reg19[43]~output .bus_hold = "false";
defparam \reg19[43]~output .open_drain_output = "false";
defparam \reg19[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[44]~output (
	.i(\regfile|registers[19][44]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[44]),
	.obar());
// synopsys translate_off
defparam \reg19[44]~output .bus_hold = "false";
defparam \reg19[44]~output .open_drain_output = "false";
defparam \reg19[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[45]~output (
	.i(\regfile|registers[19][45]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[45]),
	.obar());
// synopsys translate_off
defparam \reg19[45]~output .bus_hold = "false";
defparam \reg19[45]~output .open_drain_output = "false";
defparam \reg19[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[46]~output (
	.i(\regfile|registers[19][46]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[46]),
	.obar());
// synopsys translate_off
defparam \reg19[46]~output .bus_hold = "false";
defparam \reg19[46]~output .open_drain_output = "false";
defparam \reg19[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[47]~output (
	.i(\regfile|registers[19][47]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[47]),
	.obar());
// synopsys translate_off
defparam \reg19[47]~output .bus_hold = "false";
defparam \reg19[47]~output .open_drain_output = "false";
defparam \reg19[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[48]~output (
	.i(\regfile|registers[19][48]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[48]),
	.obar());
// synopsys translate_off
defparam \reg19[48]~output .bus_hold = "false";
defparam \reg19[48]~output .open_drain_output = "false";
defparam \reg19[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[49]~output (
	.i(\regfile|registers[19][49]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[49]),
	.obar());
// synopsys translate_off
defparam \reg19[49]~output .bus_hold = "false";
defparam \reg19[49]~output .open_drain_output = "false";
defparam \reg19[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[50]~output (
	.i(\regfile|registers[19][50]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[50]),
	.obar());
// synopsys translate_off
defparam \reg19[50]~output .bus_hold = "false";
defparam \reg19[50]~output .open_drain_output = "false";
defparam \reg19[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[51]~output (
	.i(\regfile|registers[19][51]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[51]),
	.obar());
// synopsys translate_off
defparam \reg19[51]~output .bus_hold = "false";
defparam \reg19[51]~output .open_drain_output = "false";
defparam \reg19[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[52]~output (
	.i(\regfile|registers[19][52]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[52]),
	.obar());
// synopsys translate_off
defparam \reg19[52]~output .bus_hold = "false";
defparam \reg19[52]~output .open_drain_output = "false";
defparam \reg19[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[53]~output (
	.i(\regfile|registers[19][53]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[53]),
	.obar());
// synopsys translate_off
defparam \reg19[53]~output .bus_hold = "false";
defparam \reg19[53]~output .open_drain_output = "false";
defparam \reg19[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[54]~output (
	.i(\regfile|registers[19][54]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[54]),
	.obar());
// synopsys translate_off
defparam \reg19[54]~output .bus_hold = "false";
defparam \reg19[54]~output .open_drain_output = "false";
defparam \reg19[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[55]~output (
	.i(\regfile|registers[19][55]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[55]),
	.obar());
// synopsys translate_off
defparam \reg19[55]~output .bus_hold = "false";
defparam \reg19[55]~output .open_drain_output = "false";
defparam \reg19[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[56]~output (
	.i(\regfile|registers[19][56]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[56]),
	.obar());
// synopsys translate_off
defparam \reg19[56]~output .bus_hold = "false";
defparam \reg19[56]~output .open_drain_output = "false";
defparam \reg19[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[57]~output (
	.i(\regfile|registers[19][57]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[57]),
	.obar());
// synopsys translate_off
defparam \reg19[57]~output .bus_hold = "false";
defparam \reg19[57]~output .open_drain_output = "false";
defparam \reg19[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[58]~output (
	.i(\regfile|registers[19][58]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[58]),
	.obar());
// synopsys translate_off
defparam \reg19[58]~output .bus_hold = "false";
defparam \reg19[58]~output .open_drain_output = "false";
defparam \reg19[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[59]~output (
	.i(\regfile|registers[19][59]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[59]),
	.obar());
// synopsys translate_off
defparam \reg19[59]~output .bus_hold = "false";
defparam \reg19[59]~output .open_drain_output = "false";
defparam \reg19[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[60]~output (
	.i(\regfile|registers[19][60]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[60]),
	.obar());
// synopsys translate_off
defparam \reg19[60]~output .bus_hold = "false";
defparam \reg19[60]~output .open_drain_output = "false";
defparam \reg19[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[61]~output (
	.i(\regfile|registers[19][61]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[61]),
	.obar());
// synopsys translate_off
defparam \reg19[61]~output .bus_hold = "false";
defparam \reg19[61]~output .open_drain_output = "false";
defparam \reg19[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[62]~output (
	.i(\regfile|registers[19][62]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[62]),
	.obar());
// synopsys translate_off
defparam \reg19[62]~output .bus_hold = "false";
defparam \reg19[62]~output .open_drain_output = "false";
defparam \reg19[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg19[63]~output (
	.i(\regfile|registers[19][63]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg19[63]),
	.obar());
// synopsys translate_off
defparam \reg19[63]~output .bus_hold = "false";
defparam \reg19[63]~output .open_drain_output = "false";
defparam \reg19[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[0]~output (
	.i(\regfile|registers[20][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[0]),
	.obar());
// synopsys translate_off
defparam \reg20[0]~output .bus_hold = "false";
defparam \reg20[0]~output .open_drain_output = "false";
defparam \reg20[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[1]~output (
	.i(\regfile|registers[20][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[1]),
	.obar());
// synopsys translate_off
defparam \reg20[1]~output .bus_hold = "false";
defparam \reg20[1]~output .open_drain_output = "false";
defparam \reg20[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[2]~output (
	.i(\regfile|registers[20][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[2]),
	.obar());
// synopsys translate_off
defparam \reg20[2]~output .bus_hold = "false";
defparam \reg20[2]~output .open_drain_output = "false";
defparam \reg20[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[3]~output (
	.i(\regfile|registers[20][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[3]),
	.obar());
// synopsys translate_off
defparam \reg20[3]~output .bus_hold = "false";
defparam \reg20[3]~output .open_drain_output = "false";
defparam \reg20[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[4]~output (
	.i(\regfile|registers[20][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[4]),
	.obar());
// synopsys translate_off
defparam \reg20[4]~output .bus_hold = "false";
defparam \reg20[4]~output .open_drain_output = "false";
defparam \reg20[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[5]~output (
	.i(\regfile|registers[20][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[5]),
	.obar());
// synopsys translate_off
defparam \reg20[5]~output .bus_hold = "false";
defparam \reg20[5]~output .open_drain_output = "false";
defparam \reg20[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[6]~output (
	.i(\regfile|registers[20][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[6]),
	.obar());
// synopsys translate_off
defparam \reg20[6]~output .bus_hold = "false";
defparam \reg20[6]~output .open_drain_output = "false";
defparam \reg20[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[7]~output (
	.i(\regfile|registers[20][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[7]),
	.obar());
// synopsys translate_off
defparam \reg20[7]~output .bus_hold = "false";
defparam \reg20[7]~output .open_drain_output = "false";
defparam \reg20[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[8]~output (
	.i(\regfile|registers[20][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[8]),
	.obar());
// synopsys translate_off
defparam \reg20[8]~output .bus_hold = "false";
defparam \reg20[8]~output .open_drain_output = "false";
defparam \reg20[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[9]~output (
	.i(\regfile|registers[20][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[9]),
	.obar());
// synopsys translate_off
defparam \reg20[9]~output .bus_hold = "false";
defparam \reg20[9]~output .open_drain_output = "false";
defparam \reg20[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[10]~output (
	.i(\regfile|registers[20][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[10]),
	.obar());
// synopsys translate_off
defparam \reg20[10]~output .bus_hold = "false";
defparam \reg20[10]~output .open_drain_output = "false";
defparam \reg20[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[11]~output (
	.i(\regfile|registers[20][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[11]),
	.obar());
// synopsys translate_off
defparam \reg20[11]~output .bus_hold = "false";
defparam \reg20[11]~output .open_drain_output = "false";
defparam \reg20[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[12]~output (
	.i(\regfile|registers[20][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[12]),
	.obar());
// synopsys translate_off
defparam \reg20[12]~output .bus_hold = "false";
defparam \reg20[12]~output .open_drain_output = "false";
defparam \reg20[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[13]~output (
	.i(\regfile|registers[20][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[13]),
	.obar());
// synopsys translate_off
defparam \reg20[13]~output .bus_hold = "false";
defparam \reg20[13]~output .open_drain_output = "false";
defparam \reg20[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[14]~output (
	.i(\regfile|registers[20][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[14]),
	.obar());
// synopsys translate_off
defparam \reg20[14]~output .bus_hold = "false";
defparam \reg20[14]~output .open_drain_output = "false";
defparam \reg20[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[15]~output (
	.i(\regfile|registers[20][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[15]),
	.obar());
// synopsys translate_off
defparam \reg20[15]~output .bus_hold = "false";
defparam \reg20[15]~output .open_drain_output = "false";
defparam \reg20[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[16]~output (
	.i(\regfile|registers[20][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[16]),
	.obar());
// synopsys translate_off
defparam \reg20[16]~output .bus_hold = "false";
defparam \reg20[16]~output .open_drain_output = "false";
defparam \reg20[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[17]~output (
	.i(\regfile|registers[20][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[17]),
	.obar());
// synopsys translate_off
defparam \reg20[17]~output .bus_hold = "false";
defparam \reg20[17]~output .open_drain_output = "false";
defparam \reg20[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[18]~output (
	.i(\regfile|registers[20][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[18]),
	.obar());
// synopsys translate_off
defparam \reg20[18]~output .bus_hold = "false";
defparam \reg20[18]~output .open_drain_output = "false";
defparam \reg20[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[19]~output (
	.i(\regfile|registers[20][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[19]),
	.obar());
// synopsys translate_off
defparam \reg20[19]~output .bus_hold = "false";
defparam \reg20[19]~output .open_drain_output = "false";
defparam \reg20[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[20]~output (
	.i(\regfile|registers[20][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[20]),
	.obar());
// synopsys translate_off
defparam \reg20[20]~output .bus_hold = "false";
defparam \reg20[20]~output .open_drain_output = "false";
defparam \reg20[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[21]~output (
	.i(\regfile|registers[20][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[21]),
	.obar());
// synopsys translate_off
defparam \reg20[21]~output .bus_hold = "false";
defparam \reg20[21]~output .open_drain_output = "false";
defparam \reg20[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[22]~output (
	.i(\regfile|registers[20][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[22]),
	.obar());
// synopsys translate_off
defparam \reg20[22]~output .bus_hold = "false";
defparam \reg20[22]~output .open_drain_output = "false";
defparam \reg20[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[23]~output (
	.i(\regfile|registers[20][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[23]),
	.obar());
// synopsys translate_off
defparam \reg20[23]~output .bus_hold = "false";
defparam \reg20[23]~output .open_drain_output = "false";
defparam \reg20[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[24]~output (
	.i(\regfile|registers[20][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[24]),
	.obar());
// synopsys translate_off
defparam \reg20[24]~output .bus_hold = "false";
defparam \reg20[24]~output .open_drain_output = "false";
defparam \reg20[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[25]~output (
	.i(\regfile|registers[20][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[25]),
	.obar());
// synopsys translate_off
defparam \reg20[25]~output .bus_hold = "false";
defparam \reg20[25]~output .open_drain_output = "false";
defparam \reg20[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[26]~output (
	.i(\regfile|registers[20][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[26]),
	.obar());
// synopsys translate_off
defparam \reg20[26]~output .bus_hold = "false";
defparam \reg20[26]~output .open_drain_output = "false";
defparam \reg20[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[27]~output (
	.i(\regfile|registers[20][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[27]),
	.obar());
// synopsys translate_off
defparam \reg20[27]~output .bus_hold = "false";
defparam \reg20[27]~output .open_drain_output = "false";
defparam \reg20[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[28]~output (
	.i(\regfile|registers[20][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[28]),
	.obar());
// synopsys translate_off
defparam \reg20[28]~output .bus_hold = "false";
defparam \reg20[28]~output .open_drain_output = "false";
defparam \reg20[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[29]~output (
	.i(\regfile|registers[20][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[29]),
	.obar());
// synopsys translate_off
defparam \reg20[29]~output .bus_hold = "false";
defparam \reg20[29]~output .open_drain_output = "false";
defparam \reg20[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[30]~output (
	.i(\regfile|registers[20][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[30]),
	.obar());
// synopsys translate_off
defparam \reg20[30]~output .bus_hold = "false";
defparam \reg20[30]~output .open_drain_output = "false";
defparam \reg20[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[31]~output (
	.i(\regfile|registers[20][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[31]),
	.obar());
// synopsys translate_off
defparam \reg20[31]~output .bus_hold = "false";
defparam \reg20[31]~output .open_drain_output = "false";
defparam \reg20[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[32]~output (
	.i(\regfile|registers[20][32]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[32]),
	.obar());
// synopsys translate_off
defparam \reg20[32]~output .bus_hold = "false";
defparam \reg20[32]~output .open_drain_output = "false";
defparam \reg20[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[33]~output (
	.i(\regfile|registers[20][33]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[33]),
	.obar());
// synopsys translate_off
defparam \reg20[33]~output .bus_hold = "false";
defparam \reg20[33]~output .open_drain_output = "false";
defparam \reg20[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[34]~output (
	.i(\regfile|registers[20][34]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[34]),
	.obar());
// synopsys translate_off
defparam \reg20[34]~output .bus_hold = "false";
defparam \reg20[34]~output .open_drain_output = "false";
defparam \reg20[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[35]~output (
	.i(\regfile|registers[20][35]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[35]),
	.obar());
// synopsys translate_off
defparam \reg20[35]~output .bus_hold = "false";
defparam \reg20[35]~output .open_drain_output = "false";
defparam \reg20[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[36]~output (
	.i(\regfile|registers[20][36]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[36]),
	.obar());
// synopsys translate_off
defparam \reg20[36]~output .bus_hold = "false";
defparam \reg20[36]~output .open_drain_output = "false";
defparam \reg20[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[37]~output (
	.i(\regfile|registers[20][37]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[37]),
	.obar());
// synopsys translate_off
defparam \reg20[37]~output .bus_hold = "false";
defparam \reg20[37]~output .open_drain_output = "false";
defparam \reg20[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[38]~output (
	.i(\regfile|registers[20][38]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[38]),
	.obar());
// synopsys translate_off
defparam \reg20[38]~output .bus_hold = "false";
defparam \reg20[38]~output .open_drain_output = "false";
defparam \reg20[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[39]~output (
	.i(\regfile|registers[20][39]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[39]),
	.obar());
// synopsys translate_off
defparam \reg20[39]~output .bus_hold = "false";
defparam \reg20[39]~output .open_drain_output = "false";
defparam \reg20[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[40]~output (
	.i(\regfile|registers[20][40]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[40]),
	.obar());
// synopsys translate_off
defparam \reg20[40]~output .bus_hold = "false";
defparam \reg20[40]~output .open_drain_output = "false";
defparam \reg20[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[41]~output (
	.i(\regfile|registers[20][41]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[41]),
	.obar());
// synopsys translate_off
defparam \reg20[41]~output .bus_hold = "false";
defparam \reg20[41]~output .open_drain_output = "false";
defparam \reg20[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[42]~output (
	.i(\regfile|registers[20][42]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[42]),
	.obar());
// synopsys translate_off
defparam \reg20[42]~output .bus_hold = "false";
defparam \reg20[42]~output .open_drain_output = "false";
defparam \reg20[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[43]~output (
	.i(\regfile|registers[20][43]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[43]),
	.obar());
// synopsys translate_off
defparam \reg20[43]~output .bus_hold = "false";
defparam \reg20[43]~output .open_drain_output = "false";
defparam \reg20[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[44]~output (
	.i(\regfile|registers[20][44]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[44]),
	.obar());
// synopsys translate_off
defparam \reg20[44]~output .bus_hold = "false";
defparam \reg20[44]~output .open_drain_output = "false";
defparam \reg20[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[45]~output (
	.i(\regfile|registers[20][45]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[45]),
	.obar());
// synopsys translate_off
defparam \reg20[45]~output .bus_hold = "false";
defparam \reg20[45]~output .open_drain_output = "false";
defparam \reg20[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[46]~output (
	.i(\regfile|registers[20][46]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[46]),
	.obar());
// synopsys translate_off
defparam \reg20[46]~output .bus_hold = "false";
defparam \reg20[46]~output .open_drain_output = "false";
defparam \reg20[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[47]~output (
	.i(\regfile|registers[20][47]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[47]),
	.obar());
// synopsys translate_off
defparam \reg20[47]~output .bus_hold = "false";
defparam \reg20[47]~output .open_drain_output = "false";
defparam \reg20[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[48]~output (
	.i(\regfile|registers[20][48]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[48]),
	.obar());
// synopsys translate_off
defparam \reg20[48]~output .bus_hold = "false";
defparam \reg20[48]~output .open_drain_output = "false";
defparam \reg20[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[49]~output (
	.i(\regfile|registers[20][49]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[49]),
	.obar());
// synopsys translate_off
defparam \reg20[49]~output .bus_hold = "false";
defparam \reg20[49]~output .open_drain_output = "false";
defparam \reg20[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[50]~output (
	.i(\regfile|registers[20][50]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[50]),
	.obar());
// synopsys translate_off
defparam \reg20[50]~output .bus_hold = "false";
defparam \reg20[50]~output .open_drain_output = "false";
defparam \reg20[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[51]~output (
	.i(\regfile|registers[20][51]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[51]),
	.obar());
// synopsys translate_off
defparam \reg20[51]~output .bus_hold = "false";
defparam \reg20[51]~output .open_drain_output = "false";
defparam \reg20[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[52]~output (
	.i(\regfile|registers[20][52]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[52]),
	.obar());
// synopsys translate_off
defparam \reg20[52]~output .bus_hold = "false";
defparam \reg20[52]~output .open_drain_output = "false";
defparam \reg20[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[53]~output (
	.i(\regfile|registers[20][53]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[53]),
	.obar());
// synopsys translate_off
defparam \reg20[53]~output .bus_hold = "false";
defparam \reg20[53]~output .open_drain_output = "false";
defparam \reg20[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[54]~output (
	.i(\regfile|registers[20][54]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[54]),
	.obar());
// synopsys translate_off
defparam \reg20[54]~output .bus_hold = "false";
defparam \reg20[54]~output .open_drain_output = "false";
defparam \reg20[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[55]~output (
	.i(\regfile|registers[20][55]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[55]),
	.obar());
// synopsys translate_off
defparam \reg20[55]~output .bus_hold = "false";
defparam \reg20[55]~output .open_drain_output = "false";
defparam \reg20[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[56]~output (
	.i(\regfile|registers[20][56]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[56]),
	.obar());
// synopsys translate_off
defparam \reg20[56]~output .bus_hold = "false";
defparam \reg20[56]~output .open_drain_output = "false";
defparam \reg20[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[57]~output (
	.i(\regfile|registers[20][57]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[57]),
	.obar());
// synopsys translate_off
defparam \reg20[57]~output .bus_hold = "false";
defparam \reg20[57]~output .open_drain_output = "false";
defparam \reg20[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[58]~output (
	.i(\regfile|registers[20][58]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[58]),
	.obar());
// synopsys translate_off
defparam \reg20[58]~output .bus_hold = "false";
defparam \reg20[58]~output .open_drain_output = "false";
defparam \reg20[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[59]~output (
	.i(\regfile|registers[20][59]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[59]),
	.obar());
// synopsys translate_off
defparam \reg20[59]~output .bus_hold = "false";
defparam \reg20[59]~output .open_drain_output = "false";
defparam \reg20[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[60]~output (
	.i(\regfile|registers[20][60]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[60]),
	.obar());
// synopsys translate_off
defparam \reg20[60]~output .bus_hold = "false";
defparam \reg20[60]~output .open_drain_output = "false";
defparam \reg20[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[61]~output (
	.i(\regfile|registers[20][61]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[61]),
	.obar());
// synopsys translate_off
defparam \reg20[61]~output .bus_hold = "false";
defparam \reg20[61]~output .open_drain_output = "false";
defparam \reg20[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[62]~output (
	.i(\regfile|registers[20][62]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[62]),
	.obar());
// synopsys translate_off
defparam \reg20[62]~output .bus_hold = "false";
defparam \reg20[62]~output .open_drain_output = "false";
defparam \reg20[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg20[63]~output (
	.i(\regfile|registers[20][63]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg20[63]),
	.obar());
// synopsys translate_off
defparam \reg20[63]~output .bus_hold = "false";
defparam \reg20[63]~output .open_drain_output = "false";
defparam \reg20[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[0]~output (
	.i(\regfile|registers[26][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[0]),
	.obar());
// synopsys translate_off
defparam \reg21[0]~output .bus_hold = "false";
defparam \reg21[0]~output .open_drain_output = "false";
defparam \reg21[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[1]~output (
	.i(\regfile|registers[26][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[1]),
	.obar());
// synopsys translate_off
defparam \reg21[1]~output .bus_hold = "false";
defparam \reg21[1]~output .open_drain_output = "false";
defparam \reg21[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[2]~output (
	.i(\regfile|registers[26][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[2]),
	.obar());
// synopsys translate_off
defparam \reg21[2]~output .bus_hold = "false";
defparam \reg21[2]~output .open_drain_output = "false";
defparam \reg21[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[3]~output (
	.i(\regfile|registers[26][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[3]),
	.obar());
// synopsys translate_off
defparam \reg21[3]~output .bus_hold = "false";
defparam \reg21[3]~output .open_drain_output = "false";
defparam \reg21[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[4]~output (
	.i(\regfile|registers[26][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[4]),
	.obar());
// synopsys translate_off
defparam \reg21[4]~output .bus_hold = "false";
defparam \reg21[4]~output .open_drain_output = "false";
defparam \reg21[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[5]~output (
	.i(\regfile|registers[26][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[5]),
	.obar());
// synopsys translate_off
defparam \reg21[5]~output .bus_hold = "false";
defparam \reg21[5]~output .open_drain_output = "false";
defparam \reg21[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[6]~output (
	.i(\regfile|registers[26][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[6]),
	.obar());
// synopsys translate_off
defparam \reg21[6]~output .bus_hold = "false";
defparam \reg21[6]~output .open_drain_output = "false";
defparam \reg21[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[7]~output (
	.i(\regfile|registers[26][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[7]),
	.obar());
// synopsys translate_off
defparam \reg21[7]~output .bus_hold = "false";
defparam \reg21[7]~output .open_drain_output = "false";
defparam \reg21[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[8]~output (
	.i(\regfile|registers[26][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[8]),
	.obar());
// synopsys translate_off
defparam \reg21[8]~output .bus_hold = "false";
defparam \reg21[8]~output .open_drain_output = "false";
defparam \reg21[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[9]~output (
	.i(\regfile|registers[26][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[9]),
	.obar());
// synopsys translate_off
defparam \reg21[9]~output .bus_hold = "false";
defparam \reg21[9]~output .open_drain_output = "false";
defparam \reg21[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[10]~output (
	.i(\regfile|registers[26][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[10]),
	.obar());
// synopsys translate_off
defparam \reg21[10]~output .bus_hold = "false";
defparam \reg21[10]~output .open_drain_output = "false";
defparam \reg21[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[11]~output (
	.i(\regfile|registers[26][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[11]),
	.obar());
// synopsys translate_off
defparam \reg21[11]~output .bus_hold = "false";
defparam \reg21[11]~output .open_drain_output = "false";
defparam \reg21[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[12]~output (
	.i(\regfile|registers[26][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[12]),
	.obar());
// synopsys translate_off
defparam \reg21[12]~output .bus_hold = "false";
defparam \reg21[12]~output .open_drain_output = "false";
defparam \reg21[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[13]~output (
	.i(\regfile|registers[26][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[13]),
	.obar());
// synopsys translate_off
defparam \reg21[13]~output .bus_hold = "false";
defparam \reg21[13]~output .open_drain_output = "false";
defparam \reg21[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[14]~output (
	.i(\regfile|registers[26][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[14]),
	.obar());
// synopsys translate_off
defparam \reg21[14]~output .bus_hold = "false";
defparam \reg21[14]~output .open_drain_output = "false";
defparam \reg21[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[15]~output (
	.i(\regfile|registers[26][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[15]),
	.obar());
// synopsys translate_off
defparam \reg21[15]~output .bus_hold = "false";
defparam \reg21[15]~output .open_drain_output = "false";
defparam \reg21[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[16]~output (
	.i(\regfile|registers[26][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[16]),
	.obar());
// synopsys translate_off
defparam \reg21[16]~output .bus_hold = "false";
defparam \reg21[16]~output .open_drain_output = "false";
defparam \reg21[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[17]~output (
	.i(\regfile|registers[26][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[17]),
	.obar());
// synopsys translate_off
defparam \reg21[17]~output .bus_hold = "false";
defparam \reg21[17]~output .open_drain_output = "false";
defparam \reg21[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[18]~output (
	.i(\regfile|registers[26][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[18]),
	.obar());
// synopsys translate_off
defparam \reg21[18]~output .bus_hold = "false";
defparam \reg21[18]~output .open_drain_output = "false";
defparam \reg21[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[19]~output (
	.i(\regfile|registers[26][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[19]),
	.obar());
// synopsys translate_off
defparam \reg21[19]~output .bus_hold = "false";
defparam \reg21[19]~output .open_drain_output = "false";
defparam \reg21[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[20]~output (
	.i(\regfile|registers[26][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[20]),
	.obar());
// synopsys translate_off
defparam \reg21[20]~output .bus_hold = "false";
defparam \reg21[20]~output .open_drain_output = "false";
defparam \reg21[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[21]~output (
	.i(\regfile|registers[26][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[21]),
	.obar());
// synopsys translate_off
defparam \reg21[21]~output .bus_hold = "false";
defparam \reg21[21]~output .open_drain_output = "false";
defparam \reg21[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[22]~output (
	.i(\regfile|registers[26][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[22]),
	.obar());
// synopsys translate_off
defparam \reg21[22]~output .bus_hold = "false";
defparam \reg21[22]~output .open_drain_output = "false";
defparam \reg21[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[23]~output (
	.i(\regfile|registers[26][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[23]),
	.obar());
// synopsys translate_off
defparam \reg21[23]~output .bus_hold = "false";
defparam \reg21[23]~output .open_drain_output = "false";
defparam \reg21[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[24]~output (
	.i(\regfile|registers[26][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[24]),
	.obar());
// synopsys translate_off
defparam \reg21[24]~output .bus_hold = "false";
defparam \reg21[24]~output .open_drain_output = "false";
defparam \reg21[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[25]~output (
	.i(\regfile|registers[26][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[25]),
	.obar());
// synopsys translate_off
defparam \reg21[25]~output .bus_hold = "false";
defparam \reg21[25]~output .open_drain_output = "false";
defparam \reg21[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[26]~output (
	.i(\regfile|registers[26][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[26]),
	.obar());
// synopsys translate_off
defparam \reg21[26]~output .bus_hold = "false";
defparam \reg21[26]~output .open_drain_output = "false";
defparam \reg21[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[27]~output (
	.i(\regfile|registers[26][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[27]),
	.obar());
// synopsys translate_off
defparam \reg21[27]~output .bus_hold = "false";
defparam \reg21[27]~output .open_drain_output = "false";
defparam \reg21[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[28]~output (
	.i(\regfile|registers[26][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[28]),
	.obar());
// synopsys translate_off
defparam \reg21[28]~output .bus_hold = "false";
defparam \reg21[28]~output .open_drain_output = "false";
defparam \reg21[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[29]~output (
	.i(\regfile|registers[26][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[29]),
	.obar());
// synopsys translate_off
defparam \reg21[29]~output .bus_hold = "false";
defparam \reg21[29]~output .open_drain_output = "false";
defparam \reg21[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[30]~output (
	.i(\regfile|registers[26][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[30]),
	.obar());
// synopsys translate_off
defparam \reg21[30]~output .bus_hold = "false";
defparam \reg21[30]~output .open_drain_output = "false";
defparam \reg21[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[31]~output (
	.i(\regfile|registers[26][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[31]),
	.obar());
// synopsys translate_off
defparam \reg21[31]~output .bus_hold = "false";
defparam \reg21[31]~output .open_drain_output = "false";
defparam \reg21[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[32]~output (
	.i(\regfile|registers[26][32]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[32]),
	.obar());
// synopsys translate_off
defparam \reg21[32]~output .bus_hold = "false";
defparam \reg21[32]~output .open_drain_output = "false";
defparam \reg21[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[33]~output (
	.i(\regfile|registers[26][33]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[33]),
	.obar());
// synopsys translate_off
defparam \reg21[33]~output .bus_hold = "false";
defparam \reg21[33]~output .open_drain_output = "false";
defparam \reg21[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[34]~output (
	.i(\regfile|registers[26][34]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[34]),
	.obar());
// synopsys translate_off
defparam \reg21[34]~output .bus_hold = "false";
defparam \reg21[34]~output .open_drain_output = "false";
defparam \reg21[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[35]~output (
	.i(\regfile|registers[26][35]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[35]),
	.obar());
// synopsys translate_off
defparam \reg21[35]~output .bus_hold = "false";
defparam \reg21[35]~output .open_drain_output = "false";
defparam \reg21[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[36]~output (
	.i(\regfile|registers[26][36]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[36]),
	.obar());
// synopsys translate_off
defparam \reg21[36]~output .bus_hold = "false";
defparam \reg21[36]~output .open_drain_output = "false";
defparam \reg21[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[37]~output (
	.i(\regfile|registers[26][37]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[37]),
	.obar());
// synopsys translate_off
defparam \reg21[37]~output .bus_hold = "false";
defparam \reg21[37]~output .open_drain_output = "false";
defparam \reg21[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[38]~output (
	.i(\regfile|registers[26][38]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[38]),
	.obar());
// synopsys translate_off
defparam \reg21[38]~output .bus_hold = "false";
defparam \reg21[38]~output .open_drain_output = "false";
defparam \reg21[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[39]~output (
	.i(\regfile|registers[26][39]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[39]),
	.obar());
// synopsys translate_off
defparam \reg21[39]~output .bus_hold = "false";
defparam \reg21[39]~output .open_drain_output = "false";
defparam \reg21[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[40]~output (
	.i(\regfile|registers[26][40]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[40]),
	.obar());
// synopsys translate_off
defparam \reg21[40]~output .bus_hold = "false";
defparam \reg21[40]~output .open_drain_output = "false";
defparam \reg21[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[41]~output (
	.i(\regfile|registers[26][41]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[41]),
	.obar());
// synopsys translate_off
defparam \reg21[41]~output .bus_hold = "false";
defparam \reg21[41]~output .open_drain_output = "false";
defparam \reg21[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[42]~output (
	.i(\regfile|registers[26][42]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[42]),
	.obar());
// synopsys translate_off
defparam \reg21[42]~output .bus_hold = "false";
defparam \reg21[42]~output .open_drain_output = "false";
defparam \reg21[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[43]~output (
	.i(\regfile|registers[26][43]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[43]),
	.obar());
// synopsys translate_off
defparam \reg21[43]~output .bus_hold = "false";
defparam \reg21[43]~output .open_drain_output = "false";
defparam \reg21[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[44]~output (
	.i(\regfile|registers[26][44]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[44]),
	.obar());
// synopsys translate_off
defparam \reg21[44]~output .bus_hold = "false";
defparam \reg21[44]~output .open_drain_output = "false";
defparam \reg21[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[45]~output (
	.i(\regfile|registers[26][45]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[45]),
	.obar());
// synopsys translate_off
defparam \reg21[45]~output .bus_hold = "false";
defparam \reg21[45]~output .open_drain_output = "false";
defparam \reg21[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[46]~output (
	.i(\regfile|registers[26][46]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[46]),
	.obar());
// synopsys translate_off
defparam \reg21[46]~output .bus_hold = "false";
defparam \reg21[46]~output .open_drain_output = "false";
defparam \reg21[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[47]~output (
	.i(\regfile|registers[26][47]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[47]),
	.obar());
// synopsys translate_off
defparam \reg21[47]~output .bus_hold = "false";
defparam \reg21[47]~output .open_drain_output = "false";
defparam \reg21[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[48]~output (
	.i(\regfile|registers[26][48]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[48]),
	.obar());
// synopsys translate_off
defparam \reg21[48]~output .bus_hold = "false";
defparam \reg21[48]~output .open_drain_output = "false";
defparam \reg21[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[49]~output (
	.i(\regfile|registers[26][49]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[49]),
	.obar());
// synopsys translate_off
defparam \reg21[49]~output .bus_hold = "false";
defparam \reg21[49]~output .open_drain_output = "false";
defparam \reg21[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[50]~output (
	.i(\regfile|registers[26][50]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[50]),
	.obar());
// synopsys translate_off
defparam \reg21[50]~output .bus_hold = "false";
defparam \reg21[50]~output .open_drain_output = "false";
defparam \reg21[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[51]~output (
	.i(\regfile|registers[26][51]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[51]),
	.obar());
// synopsys translate_off
defparam \reg21[51]~output .bus_hold = "false";
defparam \reg21[51]~output .open_drain_output = "false";
defparam \reg21[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[52]~output (
	.i(\regfile|registers[26][52]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[52]),
	.obar());
// synopsys translate_off
defparam \reg21[52]~output .bus_hold = "false";
defparam \reg21[52]~output .open_drain_output = "false";
defparam \reg21[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[53]~output (
	.i(\regfile|registers[26][53]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[53]),
	.obar());
// synopsys translate_off
defparam \reg21[53]~output .bus_hold = "false";
defparam \reg21[53]~output .open_drain_output = "false";
defparam \reg21[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[54]~output (
	.i(\regfile|registers[26][54]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[54]),
	.obar());
// synopsys translate_off
defparam \reg21[54]~output .bus_hold = "false";
defparam \reg21[54]~output .open_drain_output = "false";
defparam \reg21[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[55]~output (
	.i(\regfile|registers[26][55]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[55]),
	.obar());
// synopsys translate_off
defparam \reg21[55]~output .bus_hold = "false";
defparam \reg21[55]~output .open_drain_output = "false";
defparam \reg21[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[56]~output (
	.i(\regfile|registers[26][56]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[56]),
	.obar());
// synopsys translate_off
defparam \reg21[56]~output .bus_hold = "false";
defparam \reg21[56]~output .open_drain_output = "false";
defparam \reg21[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[57]~output (
	.i(\regfile|registers[26][57]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[57]),
	.obar());
// synopsys translate_off
defparam \reg21[57]~output .bus_hold = "false";
defparam \reg21[57]~output .open_drain_output = "false";
defparam \reg21[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[58]~output (
	.i(\regfile|registers[26][58]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[58]),
	.obar());
// synopsys translate_off
defparam \reg21[58]~output .bus_hold = "false";
defparam \reg21[58]~output .open_drain_output = "false";
defparam \reg21[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[59]~output (
	.i(\regfile|registers[26][59]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[59]),
	.obar());
// synopsys translate_off
defparam \reg21[59]~output .bus_hold = "false";
defparam \reg21[59]~output .open_drain_output = "false";
defparam \reg21[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[60]~output (
	.i(\regfile|registers[26][60]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[60]),
	.obar());
// synopsys translate_off
defparam \reg21[60]~output .bus_hold = "false";
defparam \reg21[60]~output .open_drain_output = "false";
defparam \reg21[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[61]~output (
	.i(\regfile|registers[26][61]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[61]),
	.obar());
// synopsys translate_off
defparam \reg21[61]~output .bus_hold = "false";
defparam \reg21[61]~output .open_drain_output = "false";
defparam \reg21[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[62]~output (
	.i(\regfile|registers[26][62]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[62]),
	.obar());
// synopsys translate_off
defparam \reg21[62]~output .bus_hold = "false";
defparam \reg21[62]~output .open_drain_output = "false";
defparam \reg21[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg21[63]~output (
	.i(\regfile|registers[26][63]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg21[63]),
	.obar());
// synopsys translate_off
defparam \reg21[63]~output .bus_hold = "false";
defparam \reg21[63]~output .open_drain_output = "false";
defparam \reg21[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[0]~output (
	.i(\regfile|registers[27][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[0]),
	.obar());
// synopsys translate_off
defparam \reg22[0]~output .bus_hold = "false";
defparam \reg22[0]~output .open_drain_output = "false";
defparam \reg22[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[1]~output (
	.i(\regfile|registers[27][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[1]),
	.obar());
// synopsys translate_off
defparam \reg22[1]~output .bus_hold = "false";
defparam \reg22[1]~output .open_drain_output = "false";
defparam \reg22[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[2]~output (
	.i(\regfile|registers[27][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[2]),
	.obar());
// synopsys translate_off
defparam \reg22[2]~output .bus_hold = "false";
defparam \reg22[2]~output .open_drain_output = "false";
defparam \reg22[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[3]~output (
	.i(\regfile|registers[27][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[3]),
	.obar());
// synopsys translate_off
defparam \reg22[3]~output .bus_hold = "false";
defparam \reg22[3]~output .open_drain_output = "false";
defparam \reg22[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[4]~output (
	.i(\regfile|registers[27][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[4]),
	.obar());
// synopsys translate_off
defparam \reg22[4]~output .bus_hold = "false";
defparam \reg22[4]~output .open_drain_output = "false";
defparam \reg22[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[5]~output (
	.i(\regfile|registers[27][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[5]),
	.obar());
// synopsys translate_off
defparam \reg22[5]~output .bus_hold = "false";
defparam \reg22[5]~output .open_drain_output = "false";
defparam \reg22[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[6]~output (
	.i(\regfile|registers[27][6]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[6]),
	.obar());
// synopsys translate_off
defparam \reg22[6]~output .bus_hold = "false";
defparam \reg22[6]~output .open_drain_output = "false";
defparam \reg22[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[7]~output (
	.i(\regfile|registers[27][7]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[7]),
	.obar());
// synopsys translate_off
defparam \reg22[7]~output .bus_hold = "false";
defparam \reg22[7]~output .open_drain_output = "false";
defparam \reg22[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[8]~output (
	.i(\regfile|registers[27][8]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[8]),
	.obar());
// synopsys translate_off
defparam \reg22[8]~output .bus_hold = "false";
defparam \reg22[8]~output .open_drain_output = "false";
defparam \reg22[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[9]~output (
	.i(\regfile|registers[27][9]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[9]),
	.obar());
// synopsys translate_off
defparam \reg22[9]~output .bus_hold = "false";
defparam \reg22[9]~output .open_drain_output = "false";
defparam \reg22[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[10]~output (
	.i(\regfile|registers[27][10]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[10]),
	.obar());
// synopsys translate_off
defparam \reg22[10]~output .bus_hold = "false";
defparam \reg22[10]~output .open_drain_output = "false";
defparam \reg22[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[11]~output (
	.i(\regfile|registers[27][11]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[11]),
	.obar());
// synopsys translate_off
defparam \reg22[11]~output .bus_hold = "false";
defparam \reg22[11]~output .open_drain_output = "false";
defparam \reg22[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[12]~output (
	.i(\regfile|registers[27][12]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[12]),
	.obar());
// synopsys translate_off
defparam \reg22[12]~output .bus_hold = "false";
defparam \reg22[12]~output .open_drain_output = "false";
defparam \reg22[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[13]~output (
	.i(\regfile|registers[27][13]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[13]),
	.obar());
// synopsys translate_off
defparam \reg22[13]~output .bus_hold = "false";
defparam \reg22[13]~output .open_drain_output = "false";
defparam \reg22[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[14]~output (
	.i(\regfile|registers[27][14]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[14]),
	.obar());
// synopsys translate_off
defparam \reg22[14]~output .bus_hold = "false";
defparam \reg22[14]~output .open_drain_output = "false";
defparam \reg22[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[15]~output (
	.i(\regfile|registers[27][15]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[15]),
	.obar());
// synopsys translate_off
defparam \reg22[15]~output .bus_hold = "false";
defparam \reg22[15]~output .open_drain_output = "false";
defparam \reg22[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[16]~output (
	.i(\regfile|registers[27][16]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[16]),
	.obar());
// synopsys translate_off
defparam \reg22[16]~output .bus_hold = "false";
defparam \reg22[16]~output .open_drain_output = "false";
defparam \reg22[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[17]~output (
	.i(\regfile|registers[27][17]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[17]),
	.obar());
// synopsys translate_off
defparam \reg22[17]~output .bus_hold = "false";
defparam \reg22[17]~output .open_drain_output = "false";
defparam \reg22[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[18]~output (
	.i(\regfile|registers[27][18]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[18]),
	.obar());
// synopsys translate_off
defparam \reg22[18]~output .bus_hold = "false";
defparam \reg22[18]~output .open_drain_output = "false";
defparam \reg22[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[19]~output (
	.i(\regfile|registers[27][19]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[19]),
	.obar());
// synopsys translate_off
defparam \reg22[19]~output .bus_hold = "false";
defparam \reg22[19]~output .open_drain_output = "false";
defparam \reg22[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[20]~output (
	.i(\regfile|registers[27][20]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[20]),
	.obar());
// synopsys translate_off
defparam \reg22[20]~output .bus_hold = "false";
defparam \reg22[20]~output .open_drain_output = "false";
defparam \reg22[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[21]~output (
	.i(\regfile|registers[27][21]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[21]),
	.obar());
// synopsys translate_off
defparam \reg22[21]~output .bus_hold = "false";
defparam \reg22[21]~output .open_drain_output = "false";
defparam \reg22[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[22]~output (
	.i(\regfile|registers[27][22]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[22]),
	.obar());
// synopsys translate_off
defparam \reg22[22]~output .bus_hold = "false";
defparam \reg22[22]~output .open_drain_output = "false";
defparam \reg22[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[23]~output (
	.i(\regfile|registers[27][23]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[23]),
	.obar());
// synopsys translate_off
defparam \reg22[23]~output .bus_hold = "false";
defparam \reg22[23]~output .open_drain_output = "false";
defparam \reg22[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[24]~output (
	.i(\regfile|registers[27][24]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[24]),
	.obar());
// synopsys translate_off
defparam \reg22[24]~output .bus_hold = "false";
defparam \reg22[24]~output .open_drain_output = "false";
defparam \reg22[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[25]~output (
	.i(\regfile|registers[27][25]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[25]),
	.obar());
// synopsys translate_off
defparam \reg22[25]~output .bus_hold = "false";
defparam \reg22[25]~output .open_drain_output = "false";
defparam \reg22[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[26]~output (
	.i(\regfile|registers[27][26]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[26]),
	.obar());
// synopsys translate_off
defparam \reg22[26]~output .bus_hold = "false";
defparam \reg22[26]~output .open_drain_output = "false";
defparam \reg22[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[27]~output (
	.i(\regfile|registers[27][27]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[27]),
	.obar());
// synopsys translate_off
defparam \reg22[27]~output .bus_hold = "false";
defparam \reg22[27]~output .open_drain_output = "false";
defparam \reg22[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[28]~output (
	.i(\regfile|registers[27][28]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[28]),
	.obar());
// synopsys translate_off
defparam \reg22[28]~output .bus_hold = "false";
defparam \reg22[28]~output .open_drain_output = "false";
defparam \reg22[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[29]~output (
	.i(\regfile|registers[27][29]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[29]),
	.obar());
// synopsys translate_off
defparam \reg22[29]~output .bus_hold = "false";
defparam \reg22[29]~output .open_drain_output = "false";
defparam \reg22[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[30]~output (
	.i(\regfile|registers[27][30]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[30]),
	.obar());
// synopsys translate_off
defparam \reg22[30]~output .bus_hold = "false";
defparam \reg22[30]~output .open_drain_output = "false";
defparam \reg22[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[31]~output (
	.i(\regfile|registers[27][31]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[31]),
	.obar());
// synopsys translate_off
defparam \reg22[31]~output .bus_hold = "false";
defparam \reg22[31]~output .open_drain_output = "false";
defparam \reg22[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[32]~output (
	.i(\regfile|registers[27][32]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[32]),
	.obar());
// synopsys translate_off
defparam \reg22[32]~output .bus_hold = "false";
defparam \reg22[32]~output .open_drain_output = "false";
defparam \reg22[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[33]~output (
	.i(\regfile|registers[27][33]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[33]),
	.obar());
// synopsys translate_off
defparam \reg22[33]~output .bus_hold = "false";
defparam \reg22[33]~output .open_drain_output = "false";
defparam \reg22[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[34]~output (
	.i(\regfile|registers[27][34]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[34]),
	.obar());
// synopsys translate_off
defparam \reg22[34]~output .bus_hold = "false";
defparam \reg22[34]~output .open_drain_output = "false";
defparam \reg22[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[35]~output (
	.i(\regfile|registers[27][35]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[35]),
	.obar());
// synopsys translate_off
defparam \reg22[35]~output .bus_hold = "false";
defparam \reg22[35]~output .open_drain_output = "false";
defparam \reg22[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[36]~output (
	.i(\regfile|registers[27][36]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[36]),
	.obar());
// synopsys translate_off
defparam \reg22[36]~output .bus_hold = "false";
defparam \reg22[36]~output .open_drain_output = "false";
defparam \reg22[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[37]~output (
	.i(\regfile|registers[27][37]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[37]),
	.obar());
// synopsys translate_off
defparam \reg22[37]~output .bus_hold = "false";
defparam \reg22[37]~output .open_drain_output = "false";
defparam \reg22[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[38]~output (
	.i(\regfile|registers[27][38]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[38]),
	.obar());
// synopsys translate_off
defparam \reg22[38]~output .bus_hold = "false";
defparam \reg22[38]~output .open_drain_output = "false";
defparam \reg22[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[39]~output (
	.i(\regfile|registers[27][39]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[39]),
	.obar());
// synopsys translate_off
defparam \reg22[39]~output .bus_hold = "false";
defparam \reg22[39]~output .open_drain_output = "false";
defparam \reg22[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[40]~output (
	.i(\regfile|registers[27][40]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[40]),
	.obar());
// synopsys translate_off
defparam \reg22[40]~output .bus_hold = "false";
defparam \reg22[40]~output .open_drain_output = "false";
defparam \reg22[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[41]~output (
	.i(\regfile|registers[27][41]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[41]),
	.obar());
// synopsys translate_off
defparam \reg22[41]~output .bus_hold = "false";
defparam \reg22[41]~output .open_drain_output = "false";
defparam \reg22[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[42]~output (
	.i(\regfile|registers[27][42]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[42]),
	.obar());
// synopsys translate_off
defparam \reg22[42]~output .bus_hold = "false";
defparam \reg22[42]~output .open_drain_output = "false";
defparam \reg22[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[43]~output (
	.i(\regfile|registers[27][43]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[43]),
	.obar());
// synopsys translate_off
defparam \reg22[43]~output .bus_hold = "false";
defparam \reg22[43]~output .open_drain_output = "false";
defparam \reg22[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[44]~output (
	.i(\regfile|registers[27][44]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[44]),
	.obar());
// synopsys translate_off
defparam \reg22[44]~output .bus_hold = "false";
defparam \reg22[44]~output .open_drain_output = "false";
defparam \reg22[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[45]~output (
	.i(\regfile|registers[27][45]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[45]),
	.obar());
// synopsys translate_off
defparam \reg22[45]~output .bus_hold = "false";
defparam \reg22[45]~output .open_drain_output = "false";
defparam \reg22[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[46]~output (
	.i(\regfile|registers[27][46]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[46]),
	.obar());
// synopsys translate_off
defparam \reg22[46]~output .bus_hold = "false";
defparam \reg22[46]~output .open_drain_output = "false";
defparam \reg22[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[47]~output (
	.i(\regfile|registers[27][47]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[47]),
	.obar());
// synopsys translate_off
defparam \reg22[47]~output .bus_hold = "false";
defparam \reg22[47]~output .open_drain_output = "false";
defparam \reg22[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[48]~output (
	.i(\regfile|registers[27][48]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[48]),
	.obar());
// synopsys translate_off
defparam \reg22[48]~output .bus_hold = "false";
defparam \reg22[48]~output .open_drain_output = "false";
defparam \reg22[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[49]~output (
	.i(\regfile|registers[27][49]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[49]),
	.obar());
// synopsys translate_off
defparam \reg22[49]~output .bus_hold = "false";
defparam \reg22[49]~output .open_drain_output = "false";
defparam \reg22[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[50]~output (
	.i(\regfile|registers[27][50]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[50]),
	.obar());
// synopsys translate_off
defparam \reg22[50]~output .bus_hold = "false";
defparam \reg22[50]~output .open_drain_output = "false";
defparam \reg22[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[51]~output (
	.i(\regfile|registers[27][51]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[51]),
	.obar());
// synopsys translate_off
defparam \reg22[51]~output .bus_hold = "false";
defparam \reg22[51]~output .open_drain_output = "false";
defparam \reg22[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[52]~output (
	.i(\regfile|registers[27][52]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[52]),
	.obar());
// synopsys translate_off
defparam \reg22[52]~output .bus_hold = "false";
defparam \reg22[52]~output .open_drain_output = "false";
defparam \reg22[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[53]~output (
	.i(\regfile|registers[27][53]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[53]),
	.obar());
// synopsys translate_off
defparam \reg22[53]~output .bus_hold = "false";
defparam \reg22[53]~output .open_drain_output = "false";
defparam \reg22[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[54]~output (
	.i(\regfile|registers[27][54]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[54]),
	.obar());
// synopsys translate_off
defparam \reg22[54]~output .bus_hold = "false";
defparam \reg22[54]~output .open_drain_output = "false";
defparam \reg22[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[55]~output (
	.i(\regfile|registers[27][55]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[55]),
	.obar());
// synopsys translate_off
defparam \reg22[55]~output .bus_hold = "false";
defparam \reg22[55]~output .open_drain_output = "false";
defparam \reg22[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[56]~output (
	.i(\regfile|registers[27][56]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[56]),
	.obar());
// synopsys translate_off
defparam \reg22[56]~output .bus_hold = "false";
defparam \reg22[56]~output .open_drain_output = "false";
defparam \reg22[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[57]~output (
	.i(\regfile|registers[27][57]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[57]),
	.obar());
// synopsys translate_off
defparam \reg22[57]~output .bus_hold = "false";
defparam \reg22[57]~output .open_drain_output = "false";
defparam \reg22[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[58]~output (
	.i(\regfile|registers[27][58]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[58]),
	.obar());
// synopsys translate_off
defparam \reg22[58]~output .bus_hold = "false";
defparam \reg22[58]~output .open_drain_output = "false";
defparam \reg22[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[59]~output (
	.i(\regfile|registers[27][59]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[59]),
	.obar());
// synopsys translate_off
defparam \reg22[59]~output .bus_hold = "false";
defparam \reg22[59]~output .open_drain_output = "false";
defparam \reg22[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[60]~output (
	.i(\regfile|registers[27][60]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[60]),
	.obar());
// synopsys translate_off
defparam \reg22[60]~output .bus_hold = "false";
defparam \reg22[60]~output .open_drain_output = "false";
defparam \reg22[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[61]~output (
	.i(\regfile|registers[27][61]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[61]),
	.obar());
// synopsys translate_off
defparam \reg22[61]~output .bus_hold = "false";
defparam \reg22[61]~output .open_drain_output = "false";
defparam \reg22[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[62]~output (
	.i(\regfile|registers[27][62]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[62]),
	.obar());
// synopsys translate_off
defparam \reg22[62]~output .bus_hold = "false";
defparam \reg22[62]~output .open_drain_output = "false";
defparam \reg22[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \reg22[63]~output (
	.i(\regfile|registers[27][63]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(reg22[63]),
	.obar());
// synopsys translate_off
defparam \reg22[63]~output .bus_hold = "false";
defparam \reg22[63]~output .open_drain_output = "false";
defparam \reg22[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~1 (
// Equation(s):
// \adder1|Add0~1_sumout  = SUM(( \pc|PC_out [2] ) + ( VCC ) + ( !VCC ))
// \adder1|Add0~2  = CARRY(( \pc|PC_out [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~1_sumout ),
	.cout(\adder1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~1 .extended_lut = "off";
defparam \adder1|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \adder1|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[2] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[2] .is_wysiwyg = "true";
defparam \i1|a_out[2] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[2] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[2] .is_wysiwyg = "true";
defparam \i2|a[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~9 (
// Equation(s):
// \adder1|Add0~9_sumout  = SUM(( \pc|PC_out [4] ) + ( GND ) + ( \adder1|Add0~6  ))
// \adder1|Add0~10  = CARRY(( \pc|PC_out [4] ) + ( GND ) + ( \adder1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~9_sumout ),
	.cout(\adder1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~9 .extended_lut = "off";
defparam \adder1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~13 (
// Equation(s):
// \adder1|Add0~13_sumout  = SUM(( \pc|PC_out [5] ) + ( GND ) + ( \adder1|Add0~10  ))
// \adder1|Add0~14  = CARRY(( \pc|PC_out [5] ) + ( GND ) + ( \adder1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~13_sumout ),
	.cout(\adder1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~13 .extended_lut = "off";
defparam \adder1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[5] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[5] .is_wysiwyg = "true";
defparam \i1|a_out[5] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[5] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[5] .is_wysiwyg = "true";
defparam \i2|a[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~17 (
// Equation(s):
// \adder1|Add0~17_sumout  = SUM(( \pc|PC_out [6] ) + ( GND ) + ( \adder1|Add0~14  ))
// \adder1|Add0~18  = CARRY(( \pc|PC_out [6] ) + ( GND ) + ( \adder1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~17_sumout ),
	.cout(\adder1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~17 .extended_lut = "off";
defparam \adder1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[6] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[6] .is_wysiwyg = "true";
defparam \i1|a_out[6] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[6] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[6] .is_wysiwyg = "true";
defparam \i2|a[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux1~0 (
// Equation(s):
// \im|Mux1~0_combout  = ( !\pc|PC_out [5] & ( \pc|PC_out [1] & ( (\pc|PC_out [6] & (\pc|PC_out [2] & (!\pc|PC_out [4] & !\pc|PC_out [3]))) ) ) ) # ( \pc|PC_out [5] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [6] & ((!\pc|PC_out [2] & (!\pc|PC_out [4] $ (\pc|PC_out 
// [3]))) # (\pc|PC_out [2] & (\pc|PC_out [4] & !\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [2] & (((!\pc|PC_out [4] & \pc|PC_out [3])))) # (\pc|PC_out [2] & (\pc|PC_out [6] & (\pc|PC_out [4] & !\pc|PC_out [3]))) ) ) )

	.dataa(!\pc|PC_out [6]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~0 .extended_lut = "off";
defparam \im|Mux1~0 .lut_mask = 64'h01C0820810000000;
defparam \im|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux1~1 (
// Equation(s):
// \im|Mux1~1_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [1] & ( (!\pc|PC_out [6] & (!\pc|PC_out [2] & (\pc|PC_out [4] & \pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [5] & ( \pc|PC_out [1] & ( (\pc|PC_out [6] & ((!\pc|PC_out [2] & (!\pc|PC_out [4] & \pc|PC_out 
// [3])) # (\pc|PC_out [2] & (\pc|PC_out [4] & !\pc|PC_out [3])))) ) ) ) # ( \pc|PC_out [5] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [6] & (\pc|PC_out [2] & (\pc|PC_out [4] & !\pc|PC_out [3]))) ) ) )

	.dataa(!\pc|PC_out [6]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~1 .extended_lut = "off";
defparam \im|Mux1~1 .lut_mask = 64'h0000020001400008;
defparam \im|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux1~2 (
// Equation(s):
// \im|Mux1~2_combout  = (!\pc|PC_out [0] & (\im|Mux1~0_combout )) # (\pc|PC_out [0] & ((\im|Mux1~1_combout )))

	.dataa(!\im|Mux1~0_combout ),
	.datab(!\im|Mux1~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux1~2 .extended_lut = "off";
defparam \im|Mux1~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[6] (
	.clk(\clk~input_o ),
	.d(\im|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[6] .is_wysiwyg = "true";
defparam \i1|inst[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux29~0 (
// Equation(s):
// \im|Mux29~0_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [1] & ( (!\pc|PC_out [2] & (!\pc|PC_out [3] & ((\pc|PC_out [5])))) # (\pc|PC_out [2] & (!\pc|PC_out [5] & ((!\pc|PC_out [4]) # (\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [1] & ( 
// (!\pc|PC_out [3] & ((!\pc|PC_out [4] & (!\pc|PC_out [2])) # (\pc|PC_out [4] & ((\pc|PC_out [5]))))) # (\pc|PC_out [3] & (!\pc|PC_out [4] $ (((\pc|PC_out [2] & !\pc|PC_out [5]))))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [1] & ( (\pc|PC_out [3] & 
// (!\pc|PC_out [2] & (!\pc|PC_out [4] $ (\pc|PC_out [5])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux29~0 .extended_lut = "off";
defparam \im|Mux29~0 .lut_mask = 64'h40100000C1E60DA0;
defparam \im|Mux29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux29~1 (
// Equation(s):
// \im|Mux29~1_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [1] & ( (\pc|PC_out [3] & (!\pc|PC_out [4] & (!\pc|PC_out [2] & !\pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [1] & ( (!\pc|PC_out [4] & (!\pc|PC_out [5] & (!\pc|PC_out [3] $ 
// (!\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [1] & ( (\pc|PC_out [3] & (!\pc|PC_out [4] & (!\pc|PC_out [2] & !\pc|PC_out [5]))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux29~1 .extended_lut = "off";
defparam \im|Mux29~1 .lut_mask = 64'h4000000048004000;
defparam \im|Mux29~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux29~2 (
// Equation(s):
// \im|Mux29~2_combout  = (!\pc|PC_out [6] & (\im|Mux29~0_combout )) # (\pc|PC_out [6] & ((\im|Mux29~1_combout )))

	.dataa(!\im|Mux29~0_combout ),
	.datab(!\im|Mux29~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux29~2 .extended_lut = "off";
defparam \im|Mux29~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux29~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[26] (
	.clk(\clk~input_o ),
	.d(\im|Mux29~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[26] .is_wysiwyg = "true";
defparam \i1|inst[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux30~0 (
// Equation(s):
// \im|Mux30~0_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [1] & ( (\pc|PC_out [3] & ((!\pc|PC_out [2] & (!\pc|PC_out [0] & \pc|PC_out [5])) # (\pc|PC_out [2] & ((!\pc|PC_out [5]))))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [1] & ( (!\pc|PC_out [2] & 
// ((!\pc|PC_out [3] & ((\pc|PC_out [5]))) # (\pc|PC_out [3] & (!\pc|PC_out [0] & !\pc|PC_out [5])))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [1] & ( ((\pc|PC_out [3] & (!\pc|PC_out [2] & \pc|PC_out [5]))) # (\pc|PC_out [0]) ) ) ) # ( !\pc|PC_out [4] & ( 
// !\pc|PC_out [1] & ( ((!\pc|PC_out [3] & (!\pc|PC_out [2] & \pc|PC_out [5]))) # (\pc|PC_out [0]) ) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux30~0 .extended_lut = "off";
defparam \im|Mux30~0 .lut_mask = 64'h55D5557520C00320;
defparam \im|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux30~1 (
// Equation(s):
// \im|Mux30~1_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [1] & ( (!\pc|PC_out [0] & (!\pc|PC_out [3] & (!\pc|PC_out [2] & !\pc|PC_out [5]))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [3] & (!\pc|PC_out [5] & (!\pc|PC_out [0] $ 
// (!\pc|PC_out [2])))) # (\pc|PC_out [3] & (\pc|PC_out [0] & (\pc|PC_out [2] & \pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [1] & ( (\pc|PC_out [0] & !\pc|PC_out [5]) ) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux30~1 .extended_lut = "off";
defparam \im|Mux30~1 .lut_mask = 64'h5500480100008000;
defparam \im|Mux30~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux30~2 (
// Equation(s):
// \im|Mux30~2_combout  = (!\pc|PC_out [6] & (\im|Mux30~0_combout )) # (\pc|PC_out [6] & ((\im|Mux30~1_combout )))

	.dataa(!\im|Mux30~0_combout ),
	.datab(!\im|Mux30~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux30~2 .extended_lut = "off";
defparam \im|Mux30~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux30~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[25] (
	.clk(\clk~input_o ),
	.d(\im|Mux30~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[25] .is_wysiwyg = "true";
defparam \i1|inst[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux5~0 (
// Equation(s):
// \immextr|Mux5~0_combout  = (!\i1|inst [6] & ((\i1|inst [25]))) # (\i1|inst [6] & (\i1|inst [26]))

	.dataa(!\i1|inst [6]),
	.datab(!\i1|inst [26]),
	.datac(!\i1|inst [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux5~0 .extended_lut = "off";
defparam \immextr|Mux5~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \immextr|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux11~0 (
// Equation(s):
// \immextr|Mux11~0_combout  = (!\i1|inst [6]) # (\i1|inst [5])

	.dataa(!\i1|inst [5]),
	.datab(!\i1|inst [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux11~0 .extended_lut = "off";
defparam \immextr|Mux11~0 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \immextr|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[5] (
// Equation(s):
// \immextr|imm_data [5] = ( \immextr|imm_data [5] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux5~0_combout  ) ) ) # ( !\immextr|imm_data [5] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux5~0_combout  ) ) ) # ( \immextr|imm_data [5] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux5~0_combout ),
	.datae(!\immextr|imm_data [5]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[5] .extended_lut = "off";
defparam \immextr|imm_data[5] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[5] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[5] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[5] .is_wysiwyg = "true";
defparam \i2|imm_data[5] .power_up = "low";
// synopsys translate_on

dffeas \i1|a_out[4] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[4] .is_wysiwyg = "true";
defparam \i1|a_out[4] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[4] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[4] .is_wysiwyg = "true";
defparam \i2|a[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux16~0 (
// Equation(s):
// \im|Mux16~0_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4] & (\pc|PC_out [3] & !\pc|PC_out [2])) # (\pc|PC_out [4] & (!\pc|PC_out [3] & \pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [6] & ( 
// (!\pc|PC_out [5] & (!\pc|PC_out [3] & !\pc|PC_out [2])) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [6] & ( (\pc|PC_out [5] & (\pc|PC_out [4] & (\pc|PC_out [3] & !\pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [5] & 
// (!\pc|PC_out [4] & (\pc|PC_out [3]))) # (\pc|PC_out [5] & (!\pc|PC_out [4] $ (((\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux16~0 .extended_lut = "off";
defparam \im|Mux16~0 .lut_mask = 64'h4C190100A0000820;
defparam \im|Mux16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux16~1 (
// Equation(s):
// \im|Mux16~1_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [3] & !\pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] & (!\pc|PC_out [4] $ 
// (!\pc|PC_out [2])))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [5] & (\pc|PC_out [4])) # (\pc|PC_out [5] & (!\pc|PC_out [4] & ((!\pc|PC_out [3]) # (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [4] & 
// ((!\pc|PC_out [5] & (\pc|PC_out [3])) # (\pc|PC_out [5] & ((!\pc|PC_out [3]) # (\pc|PC_out [2]))))) # (\pc|PC_out [4] & ((!\pc|PC_out [3] & ((!\pc|PC_out [5]) # (\pc|PC_out [2]))) # (\pc|PC_out [3] & ((!\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux16~1 .extended_lut = "off";
defparam \im|Mux16~1 .lut_mask = 64'h6B7C626620808000;
defparam \im|Mux16~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux16~2 (
// Equation(s):
// \im|Mux16~2_combout  = (!\pc|PC_out [1] & (\im|Mux16~0_combout )) # (\pc|PC_out [1] & ((\im|Mux16~1_combout )))

	.dataa(!\im|Mux16~0_combout ),
	.datab(!\im|Mux16~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux16~2 .extended_lut = "off";
defparam \im|Mux16~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux16~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~8 (
// Equation(s):
// \i1|inst~8_combout  = ( \hu|stall~4_combout  & ( (\im|Mux16~2_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [23])) ) )

	.dataa(!\im|Mux16~2_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [23]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~8 .extended_lut = "off";
defparam \i1|inst~8 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~8 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[23] (
	.clk(\clk~input_o ),
	.d(\i1|inst~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[23] .is_wysiwyg = "true";
defparam \i1|inst[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux13~0 (
// Equation(s):
// \im|Mux13~0_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [1] & ( (\pc|PC_out [5] & (\pc|PC_out [3] & (!\pc|PC_out [2] & !\pc|PC_out [0]))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [1] & ( (!\pc|PC_out [5] & (\pc|PC_out [3] & (!\pc|PC_out [2] & !\pc|PC_out 
// [0]))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] & (!\pc|PC_out [2] & \pc|PC_out [0]))) # (\pc|PC_out [5] & ((!\pc|PC_out [2] & ((!\pc|PC_out [0]))) # (\pc|PC_out [2] & (!\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out 
// [4] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [2] & (\pc|PC_out [3] & \pc|PC_out [0])) # (\pc|PC_out [2] & ((!\pc|PC_out [0]))))) # (\pc|PC_out [5] & ((!\pc|PC_out [3]) # ((\pc|PC_out [2] & !\pc|PC_out [0])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux13~0 .extended_lut = "off";
defparam \im|Mux13~0 .lut_mask = 64'h4F64548420001000;
defparam \im|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux13~1 (
// Equation(s):
// \im|Mux13~1_combout  = ( !\pc|PC_out [4] & ( \pc|PC_out [1] & ( (!\pc|PC_out [5] & (\pc|PC_out [3] & (!\pc|PC_out [2] & !\pc|PC_out [0]))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [5] & (\pc|PC_out [3] & ((!\pc|PC_out [0]) # 
// (\pc|PC_out [2])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux13~1 .extended_lut = "off";
defparam \im|Mux13~1 .lut_mask = 64'h2202000020000000;
defparam \im|Mux13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux13~2 (
// Equation(s):
// \im|Mux13~2_combout  = (!\pc|PC_out [6] & (\im|Mux13~0_combout )) # (\pc|PC_out [6] & ((\im|Mux13~1_combout )))

	.dataa(!\im|Mux13~0_combout ),
	.datab(!\im|Mux13~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux13~2 .extended_lut = "off";
defparam \im|Mux13~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux13~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[10] (
	.clk(\clk~input_o ),
	.d(\im|Mux13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[10] .is_wysiwyg = "true";
defparam \i1|inst[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux12~0 (
// Equation(s):
// \im|Mux12~0_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [1] & ( (\pc|PC_out [3] & (!\pc|PC_out [0] & (!\pc|PC_out [2] & \pc|PC_out [4]))) ) ) ) # ( \pc|PC_out [5] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [2] $ (!\pc|PC_out [4])) # 
// (\pc|PC_out [0]))) # (\pc|PC_out [3] & (((!\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [2] & (!\pc|PC_out [0])) # (\pc|PC_out [2] & ((\pc|PC_out [4]))))) # (\pc|PC_out [3] & ((!\pc|PC_out [0]) # 
// ((\pc|PC_out [4])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux12~0 .extended_lut = "off";
defparam \im|Mux12~0 .lut_mask = 64'hC4DF7FA200000040;
defparam \im|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux12~1 (
// Equation(s):
// \im|Mux12~1_combout  = ( !\pc|PC_out [5] & ( \pc|PC_out [1] & ( (!\pc|PC_out [0] & ((!\pc|PC_out [3] & (\pc|PC_out [2] & \pc|PC_out [4])) # (\pc|PC_out [3] & (!\pc|PC_out [2] & !\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [1] & ( 
// (!\pc|PC_out [2] & (!\pc|PC_out [3] $ (((!\pc|PC_out [0] & !\pc|PC_out [4]))))) # (\pc|PC_out [2] & (!\pc|PC_out [3] & (!\pc|PC_out [0] $ (!\pc|PC_out [4])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [0]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux12~1 .extended_lut = "off";
defparam \im|Mux12~1 .lut_mask = 64'h62A8000040080000;
defparam \im|Mux12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux12~2 (
// Equation(s):
// \im|Mux12~2_combout  = (!\pc|PC_out [6] & (\im|Mux12~0_combout )) # (\pc|PC_out [6] & ((\im|Mux12~1_combout )))

	.dataa(!\im|Mux12~0_combout ),
	.datab(!\im|Mux12~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux12~2 .extended_lut = "off";
defparam \im|Mux12~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux12~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[11] (
	.clk(\clk~input_o ),
	.d(\im|Mux12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[11] .is_wysiwyg = "true";
defparam \i1|inst[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux3~0 (
// Equation(s):
// \immextr|Mux3~0_combout  = ( \i1|inst [11] & ( ((!\i1|inst [5] & (\i1|inst [23])) # (\i1|inst [5] & ((\i1|inst [10])))) # (\i1|inst [6]) ) ) # ( !\i1|inst [11] & ( (!\i1|inst [6] & ((!\i1|inst [5] & (\i1|inst [23])) # (\i1|inst [5] & ((\i1|inst [10]))))) 
// ) )

	.dataa(!\i1|inst [23]),
	.datab(!\i1|inst [5]),
	.datac(!\i1|inst [6]),
	.datad(!\i1|inst [10]),
	.datae(!\i1|inst [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux3~0 .extended_lut = "off";
defparam \immextr|Mux3~0 .lut_mask = 64'h40704F7F40704F7F;
defparam \immextr|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[3] (
// Equation(s):
// \immextr|imm_data [3] = ( \immextr|imm_data [3] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux3~0_combout  ) ) ) # ( !\immextr|imm_data [3] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux3~0_combout  ) ) ) # ( \immextr|imm_data [3] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux3~0_combout ),
	.datae(!\immextr|imm_data [3]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[3] .extended_lut = "off";
defparam \immextr|imm_data[3] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[3] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[3] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[3] .is_wysiwyg = "true";
defparam \i2|imm_data[3] .power_up = "low";
// synopsys translate_on

dffeas \i1|a_out[3] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[3] .is_wysiwyg = "true";
defparam \i1|a_out[3] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[3] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[3] .is_wysiwyg = "true";
defparam \i2|a[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux17~0 (
// Equation(s):
// \im|Mux17~0_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [3] & ( (\pc|PC_out [6] & (!\pc|PC_out [4] & (!\pc|PC_out [2] & !\pc|PC_out [1]))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [3] & ( (!\pc|PC_out [6] & (\pc|PC_out [4] & (\pc|PC_out [2] & \pc|PC_out 
// [1]))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [3] & ( (\pc|PC_out [6] & (\pc|PC_out [4] & (\pc|PC_out [2] & !\pc|PC_out [1]))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [4] & (\pc|PC_out [2] & ((\pc|PC_out [1]) # (\pc|PC_out [6])))) 
// # (\pc|PC_out [4] & (\pc|PC_out [6] & (!\pc|PC_out [2] & \pc|PC_out [1]))) ) ) )

	.dataa(!\pc|PC_out [6]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux17~0 .extended_lut = "off";
defparam \im|Mux17~0 .lut_mask = 64'h041C010000024000;
defparam \im|Mux17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux17~1 (
// Equation(s):
// \im|Mux17~1_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [3] & ( (!\pc|PC_out [6] & (\pc|PC_out [4] & (!\pc|PC_out [2] & !\pc|PC_out [1]))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [6] & (\pc|PC_out [4] & (!\pc|PC_out [2] & \pc|PC_out 
// [1]))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [3] & ( (!\pc|PC_out [6] & (\pc|PC_out [4] & \pc|PC_out [1])) ) ) )

	.dataa(!\pc|PC_out [6]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux17~1 .extended_lut = "off";
defparam \im|Mux17~1 .lut_mask = 64'h0022002000002000;
defparam \im|Mux17~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux17~2 (
// Equation(s):
// \im|Mux17~2_combout  = (!\pc|PC_out [5] & (\im|Mux17~0_combout )) # (\pc|PC_out [5] & ((\im|Mux17~1_combout )))

	.dataa(!\im|Mux17~0_combout ),
	.datab(!\im|Mux17~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux17~2 .extended_lut = "off";
defparam \im|Mux17~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux17~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~7 (
// Equation(s):
// \i1|inst~7_combout  = ( \hu|stall~4_combout  & ( (\im|Mux17~2_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [22])) ) )

	.dataa(!\im|Mux17~2_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [22]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~7 .extended_lut = "off";
defparam \i1|inst~7 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~7 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[22] (
	.clk(\clk~input_o ),
	.d(\i1|inst~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[22] .is_wysiwyg = "true";
defparam \i1|inst[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux14~0 (
// Equation(s):
// \im|Mux14~0_combout  = ( !\pc|PC_out [0] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (\pc|PC_out [4] & (!\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [6] & ( (\pc|PC_out [5] & (!\pc|PC_out [4] & !\pc|PC_out [3])) ) ) ) # ( 
// !\pc|PC_out [0] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [3] & (\pc|PC_out [5] & (!\pc|PC_out [4]))) # (\pc|PC_out [3] & (\pc|PC_out [2] & (!\pc|PC_out [5] $ (\pc|PC_out [4])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux14~0 .extended_lut = "off";
defparam \im|Mux14~0 .lut_mask = 64'h4049404000200000;
defparam \im|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux14~1 (
// Equation(s):
// \im|Mux14~1_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4]) # ((!\pc|PC_out [3] & !\pc|PC_out [2])))) # (\pc|PC_out [5] & (\pc|PC_out [4] & (\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [0] & ( 
// \pc|PC_out [6] & ( (!\pc|PC_out [5] & (\pc|PC_out [4] & (!\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [6] ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [6] & ( (\pc|PC_out [5] & (!\pc|PC_out [2] & (!\pc|PC_out [4] $ (\pc|PC_out 
// [3])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux14~1 .extended_lut = "off";
defparam \im|Mux14~1 .lut_mask = 64'h4100FFFF0020A889;
defparam \im|Mux14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux14~2 (
// Equation(s):
// \im|Mux14~2_combout  = (!\pc|PC_out [1] & (\im|Mux14~0_combout )) # (\pc|PC_out [1] & ((\im|Mux14~1_combout )))

	.dataa(!\im|Mux14~0_combout ),
	.datab(!\im|Mux14~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux14~2 .extended_lut = "off";
defparam \im|Mux14~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux14~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[9] (
	.clk(\clk~input_o ),
	.d(\im|Mux14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[9] .is_wysiwyg = "true";
defparam \i1|inst[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux2~0 (
// Equation(s):
// \immextr|Mux2~0_combout  = ( \i1|inst [10] & ( ((!\i1|inst [5] & (\i1|inst [22])) # (\i1|inst [5] & ((\i1|inst [9])))) # (\i1|inst [6]) ) ) # ( !\i1|inst [10] & ( (!\i1|inst [6] & ((!\i1|inst [5] & (\i1|inst [22])) # (\i1|inst [5] & ((\i1|inst [9]))))) ) 
// )

	.dataa(!\i1|inst [22]),
	.datab(!\i1|inst [5]),
	.datac(!\i1|inst [6]),
	.datad(!\i1|inst [9]),
	.datae(!\i1|inst [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux2~0 .extended_lut = "off";
defparam \immextr|Mux2~0 .lut_mask = 64'h40704F7F40704F7F;
defparam \immextr|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[2] (
// Equation(s):
// \immextr|imm_data [2] = ( \immextr|imm_data [2] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux2~0_combout  ) ) ) # ( !\immextr|imm_data [2] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux2~0_combout  ) ) ) # ( \immextr|imm_data [2] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux2~0_combout ),
	.datae(!\immextr|imm_data [2]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[2] .extended_lut = "off";
defparam \immextr|imm_data[2] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[2] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[2] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[2] .is_wysiwyg = "true";
defparam \i2|imm_data[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux19~2 (
// Equation(s):
// \im|Mux19~2_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [0] & ( (\pc|PC_out [3] & (\pc|PC_out [5] & (!\pc|PC_out [1] $ (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [0] & ( (\pc|PC_out [3] & (\pc|PC_out [5] & \pc|PC_out [1])) ) ) ) # ( 
// \pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [1] & ((\pc|PC_out [2]))) # (\pc|PC_out [1] & (!\pc|PC_out [5])))) # (\pc|PC_out [3] & ((!\pc|PC_out [1] & (!\pc|PC_out [5])) # (\pc|PC_out [1] & ((!\pc|PC_out [2]))))) ) ) ) # ( 
// !\pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [3] & (((\pc|PC_out [1] & !\pc|PC_out [2])) # (\pc|PC_out [5]))) # (\pc|PC_out [3] & (!\pc|PC_out [5] & ((!\pc|PC_out [2]) # (\pc|PC_out [1])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~2 .extended_lut = "off";
defparam \im|Mux19~2 .lut_mask = 64'h6E264DE801011001;
defparam \im|Mux19~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux19~3 (
// Equation(s):
// \im|Mux19~3_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & (!\pc|PC_out [5] & (!\pc|PC_out [1] & \pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & (!\pc|PC_out [2] & (!\pc|PC_out [3] $ 
// (!\pc|PC_out [1])))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [0] & ( (\pc|PC_out [3] & (\pc|PC_out [5] & (\pc|PC_out [1] & \pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [3] & (!\pc|PC_out [1])) # 
// (\pc|PC_out [3] & ((\pc|PC_out [2]) # (\pc|PC_out [1]))))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [5]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~3 .extended_lut = "off";
defparam \im|Mux19~3 .lut_mask = 64'h84C4000148000080;
defparam \im|Mux19~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux19~4 (
// Equation(s):
// \im|Mux19~4_combout  = (!\pc|PC_out [6] & (\im|Mux19~2_combout )) # (\pc|PC_out [6] & ((\im|Mux19~3_combout )))

	.dataa(!\im|Mux19~2_combout ),
	.datab(!\im|Mux19~3_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~4 .extended_lut = "off";
defparam \im|Mux19~4 .lut_mask = 64'h5533553355335533;
defparam \im|Mux19~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~5 (
// Equation(s):
// \i1|inst~5_combout  = ( \hu|stall~4_combout  & ( (\im|Mux19~4_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [20])) ) )

	.dataa(!\im|Mux19~4_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [20]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~5 .extended_lut = "off";
defparam \i1|inst~5 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~5 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[20] (
	.clk(\clk~input_o ),
	.d(\i1|inst~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[20] .is_wysiwyg = "true";
defparam \i1|inst[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux0~0 (
// Equation(s):
// \im|Mux0~0_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [6] & ( (!\pc|PC_out [0] & (!\pc|PC_out [4] & (!\pc|PC_out [2] & !\pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [6] & ( (\pc|PC_out [2] & (!\pc|PC_out [5] & (!\pc|PC_out [0] $ (!\pc|PC_out 
// [4])))) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [2] & ((\pc|PC_out [5]))) # (\pc|PC_out [2] & (!\pc|PC_out [0] & !\pc|PC_out [5])))) # (\pc|PC_out [4] & ((!\pc|PC_out [0]) # ((!\pc|PC_out [5])))) ) ) ) # ( 
// !\pc|PC_out [3] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [0] & (\pc|PC_out [4])) # (\pc|PC_out [0] & ((\pc|PC_out [5]))))) # (\pc|PC_out [2] & ((!\pc|PC_out [4] $ (!\pc|PC_out [5])))) ) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux0~0 .extended_lut = "off";
defparam \im|Mux0~0 .lut_mask = 64'h237C3BE206008000;
defparam \im|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux0~1 (
// Equation(s):
// \im|Mux0~1_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [6] & ( (\pc|PC_out [0] & (!\pc|PC_out [4] & (!\pc|PC_out [2] & !\pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [0] & ((!\pc|PC_out [2]))) # 
// (\pc|PC_out [0] & (\pc|PC_out [4] & \pc|PC_out [2])))) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [0] & (!\pc|PC_out [4] $ (((\pc|PC_out [2] & \pc|PC_out [5]))))) # (\pc|PC_out [0] & (\pc|PC_out [4] & (!\pc|PC_out [2] & \pc|PC_out 
// [5]))) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [0] & (\pc|PC_out [5] & (!\pc|PC_out [4] $ (\pc|PC_out [2])))) ) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux0~1 .extended_lut = "off";
defparam \im|Mux0~1 .lut_mask = 64'h00828892A1004000;
defparam \im|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux0~2 (
// Equation(s):
// \im|Mux0~2_combout  = (!\pc|PC_out [1] & (\im|Mux0~0_combout )) # (\pc|PC_out [1] & ((\im|Mux0~1_combout )))

	.dataa(!\im|Mux0~0_combout ),
	.datab(!\im|Mux0~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux0~2 .extended_lut = "off";
defparam \im|Mux0~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[7] (
	.clk(\clk~input_o ),
	.d(\im|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[7] .is_wysiwyg = "true";
defparam \i1|inst[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux7~2 (
// Equation(s):
// \im|Mux7~2_combout  = ( \pc|PC_out [5] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [3] & (!\pc|PC_out [2] & \pc|PC_out [4])) # (\pc|PC_out [3] & ((!\pc|PC_out [4]))))) # (\pc|PC_out [1] & (\pc|PC_out [2] & ((\pc|PC_out [4])))) ) ) # ( !\pc|PC_out [5] & ( 
// (!\pc|PC_out [2] & ((!\pc|PC_out [3] & (!\pc|PC_out [1])) # (\pc|PC_out [3] & ((\pc|PC_out [4]))))) # (\pc|PC_out [2] & (((\pc|PC_out [4])))) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux7~2 .extended_lut = "off";
defparam \im|Mux7~2 .lut_mask = 64'h80BF0A9180BF0A91;
defparam \im|Mux7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux7~0 (
// Equation(s):
// \im|Mux7~0_combout  = (!\pc|PC_out [5] & (\pc|PC_out [4] & ((\pc|PC_out [3]) # (\pc|PC_out [2])))) # (\pc|PC_out [5] & (!\pc|PC_out [4] $ (((!\pc|PC_out [3])))))

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux7~0 .extended_lut = "off";
defparam \im|Mux7~0 .lut_mask = 64'h1366136613661366;
defparam \im|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux15~0 (
// Equation(s):
// \im|Mux15~0_combout  = (!\pc|PC_out [1] & !\im|Mux7~0_combout )

	.dataa(!\pc|PC_out [1]),
	.datab(!\im|Mux7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux15~0 .extended_lut = "off";
defparam \im|Mux15~0 .lut_mask = 64'h8888888888888888;
defparam \im|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux7~4 (
// Equation(s):
// \im|Mux7~4_combout  = ( !\pc|PC_out [3] & ( (!\pc|PC_out [5] & (!\pc|PC_out [2] & (!\pc|PC_out [1] $ (!\pc|PC_out [4])))) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux7~4 .extended_lut = "off";
defparam \im|Mux7~4 .lut_mask = 64'h2080000020800000;
defparam \im|Mux7~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux15~1 (
// Equation(s):
// \im|Mux15~1_combout  = ( \pc|PC_out [5] & ( (\pc|PC_out [1] & (\pc|PC_out [2] & (\pc|PC_out [3] & \pc|PC_out [4]))) ) ) # ( !\pc|PC_out [5] & ( (!\pc|PC_out [3] & (((!\pc|PC_out [2]) # (!\pc|PC_out [4])))) # (\pc|PC_out [3] & (\pc|PC_out [1] & 
// ((!\pc|PC_out [4])))) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux15~1 .extended_lut = "off";
defparam \im|Mux15~1 .lut_mask = 64'hF5C00001F5C00001;
defparam \im|Mux15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux15~2 (
// Equation(s):
// \im|Mux15~2_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [6] & ( \im|Mux15~1_combout  ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [6] & ( \im|Mux7~4_combout  ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [6] & ( !\im|Mux15~0_combout  ) ) ) # ( !\pc|PC_out [0] & ( 
// !\pc|PC_out [6] & ( \im|Mux7~2_combout  ) ) )

	.dataa(!\im|Mux7~2_combout ),
	.datab(!\im|Mux15~0_combout ),
	.datac(!\im|Mux7~4_combout ),
	.datad(!\im|Mux15~1_combout ),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux15~2 .extended_lut = "off";
defparam \im|Mux15~2 .lut_mask = 64'h5555CCCC0F0F00FF;
defparam \im|Mux15~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[8] (
	.clk(\clk~input_o ),
	.d(\im|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[8] .is_wysiwyg = "true";
defparam \i1|inst[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux0~0 (
// Equation(s):
// \immextr|Mux0~0_combout  = ( \i1|inst [8] & ( ((!\i1|inst [5] & (\i1|inst [20])) # (\i1|inst [5] & ((\i1|inst [7])))) # (\i1|inst [6]) ) ) # ( !\i1|inst [8] & ( (!\i1|inst [6] & ((!\i1|inst [5] & (\i1|inst [20])) # (\i1|inst [5] & ((\i1|inst [7]))))) ) )

	.dataa(!\i1|inst [20]),
	.datab(!\i1|inst [5]),
	.datac(!\i1|inst [6]),
	.datad(!\i1|inst [7]),
	.datae(!\i1|inst [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux0~0 .extended_lut = "off";
defparam \immextr|Mux0~0 .lut_mask = 64'h40704F7F40704F7F;
defparam \immextr|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[0] (
// Equation(s):
// \immextr|imm_data [0] = ( \immextr|imm_data [0] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux0~0_combout  ) ) ) # ( !\immextr|imm_data [0] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux0~0_combout  ) ) ) # ( \immextr|imm_data [0] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux0~0_combout ),
	.datae(!\immextr|imm_data [0]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[0] .extended_lut = "off";
defparam \immextr|imm_data[0] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[0] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[0] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[0] .is_wysiwyg = "true";
defparam \i2|imm_data[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~1 (
// Equation(s):
// \adder2|Add0~1_sumout  = SUM(( \i2|a [1] ) + ( \i2|imm_data [0] ) + ( !VCC ))
// \adder2|Add0~2  = CARRY(( \i2|a [1] ) + ( \i2|imm_data [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [1]),
	.datae(gnd),
	.dataf(!\i2|imm_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~1_sumout ),
	.cout(\adder2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~1 .extended_lut = "off";
defparam \adder2|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~5 (
// Equation(s):
// \adder2|Add0~5_sumout  = SUM(( \i2|a [2] ) + ( \i2|imm_data [1] ) + ( \adder2|Add0~2  ))
// \adder2|Add0~6  = CARRY(( \i2|a [2] ) + ( \i2|imm_data [1] ) + ( \adder2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [2]),
	.datae(gnd),
	.dataf(!\i2|imm_data [1]),
	.datag(gnd),
	.cin(\adder2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~5_sumout ),
	.cout(\adder2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~5 .extended_lut = "off";
defparam \adder2|Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~9 (
// Equation(s):
// \adder2|Add0~9_sumout  = SUM(( \i2|a [3] ) + ( \i2|imm_data [2] ) + ( \adder2|Add0~6  ))
// \adder2|Add0~10  = CARRY(( \i2|a [3] ) + ( \i2|imm_data [2] ) + ( \adder2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [3]),
	.datae(gnd),
	.dataf(!\i2|imm_data [2]),
	.datag(gnd),
	.cin(\adder2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~9_sumout ),
	.cout(\adder2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~9 .extended_lut = "off";
defparam \adder2|Add0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~13 (
// Equation(s):
// \adder2|Add0~13_sumout  = SUM(( \i2|a [4] ) + ( \i2|imm_data [3] ) + ( \adder2|Add0~10  ))
// \adder2|Add0~14  = CARRY(( \i2|a [4] ) + ( \i2|imm_data [3] ) + ( \adder2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [4]),
	.datae(gnd),
	.dataf(!\i2|imm_data [3]),
	.datag(gnd),
	.cin(\adder2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~13_sumout ),
	.cout(\adder2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~13 .extended_lut = "off";
defparam \adder2|Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~17 (
// Equation(s):
// \adder2|Add0~17_sumout  = SUM(( \i2|a [5] ) + ( \i2|imm_data [4] ) + ( \adder2|Add0~14  ))
// \adder2|Add0~18  = CARRY(( \i2|a [5] ) + ( \i2|imm_data [4] ) + ( \adder2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [5]),
	.datae(gnd),
	.dataf(!\i2|imm_data [4]),
	.datag(gnd),
	.cin(\adder2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~17_sumout ),
	.cout(\adder2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~17 .extended_lut = "off";
defparam \adder2|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~21 (
// Equation(s):
// \adder2|Add0~21_sumout  = SUM(( \i2|a [6] ) + ( \i2|imm_data [5] ) + ( \adder2|Add0~18  ))
// \adder2|Add0~22  = CARRY(( \i2|a [6] ) + ( \i2|imm_data [5] ) + ( \adder2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [6]),
	.datae(gnd),
	.dataf(!\i2|imm_data [5]),
	.datag(gnd),
	.cin(\adder2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~21_sumout ),
	.cout(\adder2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~21 .extended_lut = "off";
defparam \adder2|Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[6] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[6] .is_wysiwyg = "true";
defparam \i3|Adderout[6] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[6] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~17_sumout ),
	.asdata(\i3|Adderout [6]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[6] .is_wysiwyg = "true";
defparam \pc|PC_out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux31~0 (
// Equation(s):
// \im|Mux31~0_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [6] & ( (\pc|PC_out [3] & (\pc|PC_out [2] & (!\pc|PC_out [5] $ (\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [3] & !\pc|PC_out 
// [2]))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [4] $ (((!\pc|PC_out [3]) # (!\pc|PC_out [2]))))) # (\pc|PC_out [5] & (!\pc|PC_out [4] & ((\pc|PC_out [2]) # (\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [1] & ( 
// !\pc|PC_out [6] & ( (\pc|PC_out [4] & (((!\pc|PC_out [5] & \pc|PC_out [3])) # (\pc|PC_out [2]))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux31~0 .extended_lut = "off";
defparam \im|Mux31~0 .lut_mask = 64'h0233266C80000009;
defparam \im|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux31~1 (
// Equation(s):
// \im|Mux31~1_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [3] $ (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4]) # ((!\pc|PC_out [3] & 
// !\pc|PC_out [2])))) # (\pc|PC_out [5] & (\pc|PC_out [4] & (\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [3] & (!\pc|PC_out [4] $ (((!\pc|PC_out [5]) # (!\pc|PC_out [2]))))) # (\pc|PC_out [3] & 
// (!\pc|PC_out [5] $ (((!\pc|PC_out [4]) # (\pc|PC_out [2]))))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [6] ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux31~1 .extended_lut = "off";
defparam \im|Mux31~1 .lut_mask = 64'hFFFF3665A8898008;
defparam \im|Mux31~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux31~2 (
// Equation(s):
// \im|Mux31~2_combout  = (!\pc|PC_out [0] & (\im|Mux31~0_combout )) # (\pc|PC_out [0] & ((\im|Mux31~1_combout )))

	.dataa(!\im|Mux31~0_combout ),
	.datab(!\im|Mux31~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux31~2 .extended_lut = "off";
defparam \im|Mux31~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux31~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~9 (
// Equation(s):
// \i1|inst~9_combout  = ( \hu|stall~4_combout  & ( (\im|Mux31~2_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [24])) ) )

	.dataa(!\im|Mux31~2_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [24]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~9 .extended_lut = "off";
defparam \i1|inst~9 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~9 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[24] (
	.clk(\clk~input_o ),
	.d(\i1|inst~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[24] .is_wysiwyg = "true";
defparam \i1|inst[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux4~0 (
// Equation(s):
// \immextr|Mux4~0_combout  = ( \i1|inst [25] & ( ((!\i1|inst [5] & (\i1|inst [24])) # (\i1|inst [5] & ((\i1|inst [11])))) # (\i1|inst [6]) ) ) # ( !\i1|inst [25] & ( (!\i1|inst [6] & ((!\i1|inst [5] & (\i1|inst [24])) # (\i1|inst [5] & ((\i1|inst [11]))))) 
// ) )

	.dataa(!\i1|inst [24]),
	.datab(!\i1|inst [5]),
	.datac(!\i1|inst [6]),
	.datad(!\i1|inst [11]),
	.datae(!\i1|inst [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux4~0 .extended_lut = "off";
defparam \immextr|Mux4~0 .lut_mask = 64'h40704F7F40704F7F;
defparam \immextr|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[4] (
// Equation(s):
// \immextr|imm_data [4] = ( \immextr|imm_data [4] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux4~0_combout  ) ) ) # ( !\immextr|imm_data [4] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux4~0_combout  ) ) ) # ( \immextr|imm_data [4] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux4~0_combout ),
	.datae(!\immextr|imm_data [4]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[4] .extended_lut = "off";
defparam \immextr|imm_data[4] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[4] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[4] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[4] .is_wysiwyg = "true";
defparam \i2|imm_data[4] .power_up = "low";
// synopsys translate_on

dffeas \i3|Adderout[5] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[5] .is_wysiwyg = "true";
defparam \i3|Adderout[5] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[5] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~13_sumout ),
	.asdata(\i3|Adderout [5]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[5] .is_wysiwyg = "true";
defparam \pc|PC_out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux10~0 (
// Equation(s):
// \im|Mux10~0_combout  = ( \pc|PC_out [5] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [2] & ((\pc|PC_out [4]) # (\pc|PC_out [3]))) # (\pc|PC_out [2] & ((!\pc|PC_out [4]))))) # (\pc|PC_out [1] & (((!\pc|PC_out [4])))) ) ) # ( !\pc|PC_out [5] & ( (!\pc|PC_out [1] & 
// ((!\pc|PC_out [2] & (!\pc|PC_out [3])) # (\pc|PC_out [2] & ((!\pc|PC_out [4]))))) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux10~0 .extended_lut = "off";
defparam \im|Mux10~0 .lut_mask = 64'hA2807F88A2807F88;
defparam \im|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux19~0 (
// Equation(s):
// \im|Mux19~0_combout  = ( \pc|PC_out [3] & ( (\pc|PC_out [5] & (!\pc|PC_out [1] $ (((!\pc|PC_out [4]) # (\pc|PC_out [2]))))) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~0 .extended_lut = "off";
defparam \im|Mux19~0 .lut_mask = 64'h0000114100001141;
defparam \im|Mux19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux10~1 (
// Equation(s):
// \im|Mux10~1_combout  = ( !\pc|PC_out [3] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [1] & (!\pc|PC_out [2] & !\pc|PC_out [4])) # (\pc|PC_out [1] & ((!\pc|PC_out [2]) # (!\pc|PC_out [4]))))) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux10~1 .extended_lut = "off";
defparam \im|Mux10~1 .lut_mask = 64'hA2200000A2200000;
defparam \im|Mux10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux19~1 (
// Equation(s):
// \im|Mux19~1_combout  = ( !\pc|PC_out [5] & ( (!\pc|PC_out [4] & (!\pc|PC_out [2] & (!\pc|PC_out [1] $ (!\pc|PC_out [3])))) # (\pc|PC_out [4] & (!\pc|PC_out [1] & (\pc|PC_out [2] & !\pc|PC_out [3]))) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux19~1 .extended_lut = "off";
defparam \im|Mux19~1 .lut_mask = 64'h2480000024800000;
defparam \im|Mux19~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux18~0 (
// Equation(s):
// \im|Mux18~0_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [6] & ( \im|Mux19~1_combout  ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [6] & ( \im|Mux10~1_combout  ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [6] & ( \im|Mux19~0_combout  ) ) ) # ( !\pc|PC_out [0] & ( 
// !\pc|PC_out [6] & ( !\im|Mux10~0_combout  ) ) )

	.dataa(!\im|Mux10~0_combout ),
	.datab(!\im|Mux19~0_combout ),
	.datac(!\im|Mux10~1_combout ),
	.datad(!\im|Mux19~1_combout ),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux18~0 .extended_lut = "off";
defparam \im|Mux18~0 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \im|Mux18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~6 (
// Equation(s):
// \i1|inst~6_combout  = ( \hu|stall~4_combout  & ( (\im|Mux18~0_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [21])) ) )

	.dataa(!\im|Mux18~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [21]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~6 .extended_lut = "off";
defparam \i1|inst~6 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~6 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[21] (
	.clk(\clk~input_o ),
	.d(\i1|inst~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[21] .is_wysiwyg = "true";
defparam \i1|inst[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux1~0 (
// Equation(s):
// \immextr|Mux1~0_combout  = ( \i1|inst [9] & ( ((!\i1|inst [5] & (\i1|inst [21])) # (\i1|inst [5] & ((\i1|inst [8])))) # (\i1|inst [6]) ) ) # ( !\i1|inst [9] & ( (!\i1|inst [6] & ((!\i1|inst [5] & (\i1|inst [21])) # (\i1|inst [5] & ((\i1|inst [8]))))) ) )

	.dataa(!\i1|inst [21]),
	.datab(!\i1|inst [5]),
	.datac(!\i1|inst [6]),
	.datad(!\i1|inst [8]),
	.datae(!\i1|inst [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux1~0 .extended_lut = "off";
defparam \immextr|Mux1~0 .lut_mask = 64'h40704F7F40704F7F;
defparam \immextr|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[1] (
// Equation(s):
// \immextr|imm_data [1] = ( \immextr|imm_data [1] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux1~0_combout  ) ) ) # ( !\immextr|imm_data [1] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux1~0_combout  ) ) ) # ( \immextr|imm_data [1] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux1~0_combout ),
	.datae(!\immextr|imm_data [1]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[1] .extended_lut = "off";
defparam \immextr|imm_data[1] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[1] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[1] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[1] .is_wysiwyg = "true";
defparam \i2|imm_data[1] .power_up = "low";
// synopsys translate_on

dffeas \i3|Adderout[2] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[2] .is_wysiwyg = "true";
defparam \i3|Adderout[2] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[2] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~1_sumout ),
	.asdata(\i3|Adderout [2]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[2] .is_wysiwyg = "true";
defparam \pc|PC_out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~5 (
// Equation(s):
// \adder1|Add0~5_sumout  = SUM(( \pc|PC_out [3] ) + ( GND ) + ( \adder1|Add0~2  ))
// \adder1|Add0~6  = CARRY(( \pc|PC_out [3] ) + ( GND ) + ( \adder1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~5_sumout ),
	.cout(\adder1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~5 .extended_lut = "off";
defparam \adder1|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[3] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[3] .is_wysiwyg = "true";
defparam \i3|Adderout[3] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[3] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~5_sumout ),
	.asdata(\i3|Adderout [3]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[3] .is_wysiwyg = "true";
defparam \pc|PC_out[3] .power_up = "low";
// synopsys translate_on

dffeas \i3|Adderout[4] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[4] .is_wysiwyg = "true";
defparam \i3|Adderout[4] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[4] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~9_sumout ),
	.asdata(\i3|Adderout [4]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[4] .is_wysiwyg = "true";
defparam \pc|PC_out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux2~2 (
// Equation(s):
// \im|Mux2~2_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [0] & ( (\pc|PC_out [5] & ((!\pc|PC_out [1] & (!\pc|PC_out [4] & \pc|PC_out [2])) # (\pc|PC_out [1] & (\pc|PC_out [4] & !\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out 
// [1] & (\pc|PC_out [4] & (\pc|PC_out [5] & !\pc|PC_out [2]))) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & (((!\pc|PC_out [5])) # (\pc|PC_out [4]))) # (\pc|PC_out [1] & ((!\pc|PC_out [2] & ((!\pc|PC_out [5]))) # (\pc|PC_out [2] & 
// (\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [5] & (!\pc|PC_out [1] & \pc|PC_out [2])) # (\pc|PC_out [5] & ((!\pc|PC_out [2]))))) # (\pc|PC_out [4] & (((!\pc|PC_out [1] & !\pc|PC_out [5])) # 
// (\pc|PC_out [2]))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux2~2 .extended_lut = "off";
defparam \im|Mux2~2 .lut_mask = 64'h2CB3F2B302000108;
defparam \im|Mux2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux2~3 (
// Equation(s):
// \im|Mux2~3_combout  = ( \pc|PC_out [3] & ( \pc|PC_out [0] & ( (\pc|PC_out [1] & (!\pc|PC_out [4] & (!\pc|PC_out [5] & !\pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [3] & ( \pc|PC_out [0] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [1] & (!\pc|PC_out [4])) # 
// (\pc|PC_out [1] & (\pc|PC_out [4] & \pc|PC_out [2])))) ) ) ) # ( \pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [1] & (!\pc|PC_out [4] & (!\pc|PC_out [5] & !\pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [3] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [5] & 
// ((!\pc|PC_out [2] & ((!\pc|PC_out [4]))) # (\pc|PC_out [2] & (!\pc|PC_out [1])))) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [5]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [3]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux2~3 .extended_lut = "off";
defparam \im|Mux2~3 .lut_mask = 64'hC0A0800080904000;
defparam \im|Mux2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux2~4 (
// Equation(s):
// \im|Mux2~4_combout  = (!\pc|PC_out [6] & (\im|Mux2~2_combout )) # (\pc|PC_out [6] & ((\im|Mux2~3_combout )))

	.dataa(!\im|Mux2~2_combout ),
	.datab(!\im|Mux2~3_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux2~4 .extended_lut = "off";
defparam \im|Mux2~4 .lut_mask = 64'h5533553355335533;
defparam \im|Mux2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[5] (
	.clk(\clk~input_o ),
	.d(\im|Mux2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[5] .is_wysiwyg = "true";
defparam \i1|inst[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux5~0 (
// Equation(s):
// \im|Mux5~0_combout  = ( !\pc|PC_out [6] & ( \pc|PC_out [5] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [1] $ (!\pc|PC_out [0])))) # (\pc|PC_out [3] & (\pc|PC_out [2] & (!\pc|PC_out [1] & \pc|PC_out [0]))) ) ) ) # ( \pc|PC_out [6] & ( !\pc|PC_out [5] & ( 
// (\pc|PC_out [3] & (!\pc|PC_out [0] $ (((!\pc|PC_out [2]) # (!\pc|PC_out [1]))))) ) ) ) # ( !\pc|PC_out [6] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [2] & (\pc|PC_out [3] & (\pc|PC_out [1]))) # (\pc|PC_out [2] & (((!\pc|PC_out [1] & \pc|PC_out [0])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [6]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux5~0 .extended_lut = "off";
defparam \im|Mux5~0 .lut_mask = 64'h043401540AB00000;
defparam \im|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux5~1 (
// Equation(s):
// \im|Mux5~1_combout  = ( !\pc|PC_out [6] & ( \pc|PC_out [5] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [1] & ((\pc|PC_out [0]))) # (\pc|PC_out [1] & (\pc|PC_out [2] & !\pc|PC_out [0])))) # (\pc|PC_out [3] & (!\pc|PC_out [2] & ((\pc|PC_out [0])))) ) ) ) # ( 
// !\pc|PC_out [6] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [3] & (!\pc|PC_out [2] & (\pc|PC_out [1] & !\pc|PC_out [0]))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [0]),
	.datae(!\pc|PC_out [6]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux5~1 .extended_lut = "off";
defparam \im|Mux5~1 .lut_mask = 64'h0800000002E40000;
defparam \im|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux5~2 (
// Equation(s):
// \im|Mux5~2_combout  = (!\pc|PC_out [4] & (\im|Mux5~0_combout )) # (\pc|PC_out [4] & ((\im|Mux5~1_combout )))

	.dataa(!\im|Mux5~0_combout ),
	.datab(!\im|Mux5~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux5~2 .extended_lut = "off";
defparam \im|Mux5~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux5~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[2] (
	.clk(\clk~input_o ),
	.d(\im|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[2] .is_wysiwyg = "true";
defparam \i1|inst[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux4~0 (
// Equation(s):
// \im|Mux4~0_combout  = ( \pc|PC_out [0] & ( (!\pc|PC_out [4] & (!\pc|PC_out [1] & ((\pc|PC_out [2]) # (\pc|PC_out [3])))) # (\pc|PC_out [4] & (!\pc|PC_out [2] & (!\pc|PC_out [3] $ (\pc|PC_out [1])))) ) ) # ( !\pc|PC_out [0] & ( (\pc|PC_out [1] & 
// ((!\pc|PC_out [3]) # (!\pc|PC_out [4]))) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux4~0 .extended_lut = "off";
defparam \im|Mux4~0 .lut_mask = 64'h00FA780400FA7804;
defparam \im|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux4~1 (
// Equation(s):
// \im|Mux4~1_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [6] & ( (!\pc|PC_out [3] & (!\pc|PC_out [0] $ (((!\pc|PC_out [1]) # (\pc|PC_out [2]))))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [6] & ( (!\pc|PC_out [0] & (\pc|PC_out [1] & ((!\pc|PC_out [3])))) # 
// (\pc|PC_out [0] & (((!\pc|PC_out [2] & \pc|PC_out [3])))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [0] & (\pc|PC_out [1] & ((\pc|PC_out [3]) # (\pc|PC_out [2])))) # (\pc|PC_out [0] & (!\pc|PC_out [1])) ) ) ) # ( !\pc|PC_out [4] & ( 
// !\pc|PC_out [6] & ( (\pc|PC_out [0] & (!\pc|PC_out [1] & ((!\pc|PC_out [2]) # (\pc|PC_out [3])))) ) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux4~1 .extended_lut = "off";
defparam \im|Mux4~1 .lut_mask = 64'h4044466622506500;
defparam \im|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux4~2 (
// Equation(s):
// \im|Mux4~2_combout  = (!\pc|PC_out [5] & (((\im|Mux4~1_combout )))) # (\pc|PC_out [5] & (!\pc|PC_out [6] & (\im|Mux4~0_combout )))

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [6]),
	.datac(!\im|Mux4~0_combout ),
	.datad(!\im|Mux4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux4~2 .extended_lut = "off";
defparam \im|Mux4~2 .lut_mask = 64'h04AE04AE04AE04AE;
defparam \im|Mux4~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[3] (
	.clk(\clk~input_o ),
	.d(\im|Mux4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[3] .is_wysiwyg = "true";
defparam \i1|inst[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2|Memread~0 (
// Equation(s):
// \i2|Memread~0_combout  = ( !\i1|inst [3] & ( (!\reset~input_o  & (!\i1|inst [2] & ((!\i3|Branch~q ) # (!\i3|addermuxselect~q )))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\i3|Branch~q ),
	.datac(!\i3|addermuxselect~q ),
	.datad(!\i1|inst [2]),
	.datae(!\i1|inst [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|Memread~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|Memread~0 .extended_lut = "off";
defparam \i2|Memread~0 .lut_mask = 64'hA8000000A8000000;
defparam \i2|Memread~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux3~2 (
// Equation(s):
// \im|Mux3~2_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [0] & ( (\pc|PC_out [2] & (\pc|PC_out [6] & (\pc|PC_out [1] & !\pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [0] & ( (\pc|PC_out [6] & ((!\pc|PC_out [1] & ((!\pc|PC_out [3]))) # 
// (\pc|PC_out [1] & (!\pc|PC_out [2] & \pc|PC_out [3])))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [3] & ((!\pc|PC_out [1]))) # (\pc|PC_out [3] & (!\pc|PC_out [6])))) # (\pc|PC_out [2] & (!\pc|PC_out [6])) ) ) ) # ( 
// !\pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [6] $ (\pc|PC_out [1])))) # (\pc|PC_out [3] & (!\pc|PC_out [2] $ (((!\pc|PC_out [1]) # (\pc|PC_out [6]))))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [6]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~2 .extended_lut = "off";
defparam \im|Mux3~2 .lut_mask = 64'hC359E4CC30020100;
defparam \im|Mux3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux3~3 (
// Equation(s):
// \im|Mux3~3_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [0] & ( (!\pc|PC_out [2] & (!\pc|PC_out [6] & (!\pc|PC_out [1] $ (\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [0] & ( (\pc|PC_out [2] & (!\pc|PC_out [6] & (!\pc|PC_out [1] & \pc|PC_out 
// [3]))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [0] & ( (\pc|PC_out [2] & (!\pc|PC_out [6] & (!\pc|PC_out [1] $ (!\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [6] & (!\pc|PC_out [3] $ (((!\pc|PC_out [2] & !\pc|PC_out 
// [1]))))) ) ) )

	.dataa(!\pc|PC_out [2]),
	.datab(!\pc|PC_out [6]),
	.datac(!\pc|PC_out [1]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~3 .extended_lut = "off";
defparam \im|Mux3~3 .lut_mask = 64'h4C80044000408008;
defparam \im|Mux3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux3~4 (
// Equation(s):
// \im|Mux3~4_combout  = (!\pc|PC_out [5] & (\im|Mux3~2_combout )) # (\pc|PC_out [5] & ((\im|Mux3~3_combout )))

	.dataa(!\im|Mux3~2_combout ),
	.datab(!\im|Mux3~3_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~4 .extended_lut = "off";
defparam \im|Mux3~4 .lut_mask = 64'h5533553355335533;
defparam \im|Mux3~4 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[4] (
	.clk(\clk~input_o ),
	.d(\im|Mux3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[4] .is_wysiwyg = "true";
defparam \i1|inst[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux7~1 (
// Equation(s):
// \im|Mux7~1_combout  = (\pc|PC_out [1] & !\im|Mux7~0_combout )

	.dataa(!\pc|PC_out [1]),
	.datab(!\im|Mux7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux7~1 .extended_lut = "off";
defparam \im|Mux7~1 .lut_mask = 64'h4444444444444444;
defparam \im|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux7~3 (
// Equation(s):
// \im|Mux7~3_combout  = ( !\pc|PC_out [5] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [1]) # ((!\pc|PC_out [3])))) # (\pc|PC_out [4] & (!\pc|PC_out [3] & ((!\pc|PC_out [1]) # (!\pc|PC_out [2])))) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [3]),
	.datae(!\pc|PC_out [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux7~3 .extended_lut = "off";
defparam \im|Mux7~3 .lut_mask = 64'hFE880000FE880000;
defparam \im|Mux7~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux7~5 (
// Equation(s):
// \im|Mux7~5_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [6] & ( \im|Mux7~4_combout  ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [6] & ( \im|Mux7~3_combout  ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [6] & ( \im|Mux7~2_combout  ) ) ) # ( !\pc|PC_out [0] & ( 
// !\pc|PC_out [6] & ( !\im|Mux7~1_combout  ) ) )

	.dataa(!\im|Mux7~1_combout ),
	.datab(!\im|Mux7~2_combout ),
	.datac(!\im|Mux7~3_combout ),
	.datad(!\im|Mux7~4_combout ),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux7~5 .extended_lut = "off";
defparam \im|Mux7~5 .lut_mask = 64'hAAAA33330F0F00FF;
defparam \im|Mux7~5 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[0] (
	.clk(\clk~input_o ),
	.d(\im|Mux7~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[0] .is_wysiwyg = "true";
defparam \i1|inst[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux6~0 (
// Equation(s):
// \im|Mux6~0_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [1] & ( (\pc|PC_out [0] & (\pc|PC_out [3] & (!\pc|PC_out [2] & \pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [4] & ( \pc|PC_out [1] & ( (!\pc|PC_out [3] & (\pc|PC_out [5] & ((!\pc|PC_out [0]) # (!\pc|PC_out 
// [2])))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [0]) # ((\pc|PC_out [3] & (\pc|PC_out [2] & \pc|PC_out [5]))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [0]) # ((!\pc|PC_out [3] & ((\pc|PC_out [5]))) # (\pc|PC_out 
// [3] & (\pc|PC_out [2] & !\pc|PC_out [5]))) ) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux6~0 .extended_lut = "off";
defparam \im|Mux6~0 .lut_mask = 64'hABEEAAAB00C80010;
defparam \im|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux6~1 (
// Equation(s):
// \im|Mux6~1_combout  = ( \pc|PC_out [4] & ( \pc|PC_out [1] & ( (\pc|PC_out [0] & (!\pc|PC_out [3] & (\pc|PC_out [2] & !\pc|PC_out [5]))) ) ) ) # ( \pc|PC_out [4] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [3] & (!\pc|PC_out [5] & ((!\pc|PC_out [0]) # (\pc|PC_out 
// [2])))) ) ) ) # ( !\pc|PC_out [4] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [0] & !\pc|PC_out [5]) ) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [4]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux6~1 .extended_lut = "off";
defparam \im|Mux6~1 .lut_mask = 64'hAA008C0000000400;
defparam \im|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux6~2 (
// Equation(s):
// \im|Mux6~2_combout  = (!\pc|PC_out [6] & (\im|Mux6~0_combout )) # (\pc|PC_out [6] & ((\im|Mux6~1_combout )))

	.dataa(!\im|Mux6~0_combout ),
	.datab(!\im|Mux6~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux6~2 .extended_lut = "off";
defparam \im|Mux6~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux6~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[1] (
	.clk(\clk~input_o ),
	.d(\im|Mux6~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[1] .is_wysiwyg = "true";
defparam \i1|inst[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2|Memread~1 (
// Equation(s):
// \i2|Memread~1_combout  = (!\i1|inst [4] & (\i1|inst [0] & \i1|inst [1]))

	.dataa(!\i1|inst [4]),
	.datab(!\i1|inst [0]),
	.datac(!\i1|inst [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|Memread~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|Memread~1 .extended_lut = "off";
defparam \i2|Memread~1 .lut_mask = 64'h0202020202020202;
defparam \i2|Memread~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2|Memread~2 (
// Equation(s):
// \i2|Memread~2_combout  = ( \i2|Memread~1_combout  & ( (\hu|stall~4_combout  & (!\i1|inst [5] & (!\i1|inst [6] & \i2|Memread~0_combout ))) ) )

	.dataa(!\hu|stall~4_combout ),
	.datab(!\i1|inst [5]),
	.datac(!\i1|inst [6]),
	.datad(!\i2|Memread~0_combout ),
	.datae(!\i2|Memread~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|Memread~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|Memread~2 .extended_lut = "off";
defparam \i2|Memread~2 .lut_mask = 64'h0000004000000040;
defparam \i2|Memread~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|Memread (
	.clk(\clk~input_o ),
	.d(\i2|Memread~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|Memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2|Memread .is_wysiwyg = "true";
defparam \i2|Memread .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux8~0 (
// Equation(s):
// \im|Mux8~0_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4] & (\pc|PC_out [3] & !\pc|PC_out [2])) # (\pc|PC_out [4] & (!\pc|PC_out [3] & \pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [6] & ( 
// (!\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [6] & ( (\pc|PC_out [5] & (\pc|PC_out [4] & (\pc|PC_out [3] & !\pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [6] & ( 
// (!\pc|PC_out [4] & (\pc|PC_out [5] & ((!\pc|PC_out [3]) # (!\pc|PC_out [2])))) # (\pc|PC_out [4] & (!\pc|PC_out [5] $ (((!\pc|PC_out [3] & !\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~0 .extended_lut = "off";
defparam \im|Mux8~0 .lut_mask = 64'h5662010000800820;
defparam \im|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux8~1 (
// Equation(s):
// \im|Mux8~1_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] & (!\pc|PC_out [4] $ (!\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] & !\pc|PC_out [2])) ) ) ) # ( 
// \pc|PC_out [1] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [5] & (\pc|PC_out [3])) # (\pc|PC_out [5] & ((!\pc|PC_out [3]) # (\pc|PC_out [2]))))) # (\pc|PC_out [4] & ((!\pc|PC_out [3] & ((!\pc|PC_out [5]) # (\pc|PC_out [2]))) # (\pc|PC_out [3] 
// & ((!\pc|PC_out [2]))))) ) ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [4] & (\pc|PC_out [3]))) # (\pc|PC_out [5] & (!\pc|PC_out [4] $ (((\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~1 .extended_lut = "off";
defparam \im|Mux8~1 .lut_mask = 64'h4C196B7CA0002080;
defparam \im|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux8~2 (
// Equation(s):
// \im|Mux8~2_combout  = (!\pc|PC_out [0] & (\im|Mux8~0_combout )) # (\pc|PC_out [0] & ((\im|Mux8~1_combout )))

	.dataa(!\im|Mux8~0_combout ),
	.datab(!\im|Mux8~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux8~2 .extended_lut = "off";
defparam \im|Mux8~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~0 (
// Equation(s):
// \i1|inst~0_combout  = ( \hu|stall~4_combout  & ( (\im|Mux8~2_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [15])) ) )

	.dataa(!\im|Mux8~2_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [15]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~0 .extended_lut = "off";
defparam \i1|inst~0 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[15] (
	.clk(\clk~input_o ),
	.d(\i1|inst~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[15] .is_wysiwyg = "true";
defparam \i1|inst[15] .power_up = "low";
// synopsys translate_on

dffeas \i2|rd[0] (
	.clk(\clk~input_o ),
	.d(\i1|inst [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rd[0] .is_wysiwyg = "true";
defparam \i2|rd[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux23~0 (
// Equation(s):
// \im|Mux23~0_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4]) # ((!\pc|PC_out [3] & !\pc|PC_out [2])))) # (\pc|PC_out [5] & (\pc|PC_out [4] & (\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [1] & ( 
// \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] & ((!\pc|PC_out [4]) # (!\pc|PC_out [2])))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [6] ) ) # ( !\pc|PC_out [1] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [5] & (\pc|PC_out [4] & ((\pc|PC_out [2]) # 
// (\pc|PC_out [3])))) # (\pc|PC_out [5] & (!\pc|PC_out [4] $ ((!\pc|PC_out [3])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux23~0 .extended_lut = "off";
defparam \im|Mux23~0 .lut_mask = 64'h1636FFFFA080A889;
defparam \im|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux23~1 (
// Equation(s):
// \im|Mux23~1_combout  = (!\pc|PC_out [0] & (\im|Mux23~0_combout )) # (\pc|PC_out [0] & ((\im|Mux31~0_combout )))

	.dataa(!\im|Mux23~0_combout ),
	.datab(!\im|Mux31~0_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux23~1 .extended_lut = "off";
defparam \im|Mux23~1 .lut_mask = 64'h5533553355335533;
defparam \im|Mux23~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~1 (
// Equation(s):
// \i1|inst~1_combout  = ( \hu|stall~4_combout  & ( (\im|Mux23~1_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [16])) ) )

	.dataa(!\im|Mux23~1_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [16]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~1 .extended_lut = "off";
defparam \i1|inst~1 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[16] (
	.clk(\clk~input_o ),
	.d(\i1|inst~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[16] .is_wysiwyg = "true";
defparam \i1|inst[16] .power_up = "low";
// synopsys translate_on

dffeas \i2|rd[1] (
	.clk(\clk~input_o ),
	.d(\i1|inst [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rd[1] .is_wysiwyg = "true";
defparam \i2|rd[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux22~0 (
// Equation(s):
// \im|Mux22~0_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [1] & ( (!\pc|PC_out [5] & (\pc|PC_out [3] & (!\pc|PC_out [2] $ (\pc|PC_out [4])))) # (\pc|PC_out [5] & (!\pc|PC_out [2] & (!\pc|PC_out [3] $ (\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [0] & ( 
// \pc|PC_out [1] ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [1] & ( (\pc|PC_out [5] & (!\pc|PC_out [2] & (!\pc|PC_out [3] $ (\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [1] & ( (\pc|PC_out [5] & (!\pc|PC_out [3] & !\pc|PC_out [4])) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux22~0 .extended_lut = "off";
defparam \im|Mux22~0 .lut_mask = 64'h44004010FFFF6012;
defparam \im|Mux22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux22~1 (
// Equation(s):
// \im|Mux22~1_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [1] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] & (!\pc|PC_out [2] & \pc|PC_out [4]))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [1] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4]) # ((!\pc|PC_out [3] & 
// !\pc|PC_out [2])))) # (\pc|PC_out [5] & (\pc|PC_out [3] & (\pc|PC_out [2] & \pc|PC_out [4]))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] & (\pc|PC_out [2] & \pc|PC_out [4]))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux22~1 .extended_lut = "off";
defparam \im|Mux22~1 .lut_mask = 64'h00000008AA810080;
defparam \im|Mux22~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux22~2 (
// Equation(s):
// \im|Mux22~2_combout  = (!\pc|PC_out [6] & (\im|Mux22~0_combout )) # (\pc|PC_out [6] & ((\im|Mux22~1_combout )))

	.dataa(!\im|Mux22~0_combout ),
	.datab(!\im|Mux22~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux22~2 .extended_lut = "off";
defparam \im|Mux22~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux22~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~2 (
// Equation(s):
// \i1|inst~2_combout  = ( \hu|stall~4_combout  & ( (\im|Mux22~2_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [17])) ) )

	.dataa(!\im|Mux22~2_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [17]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~2 .extended_lut = "off";
defparam \i1|inst~2 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[17] (
	.clk(\clk~input_o ),
	.d(\i1|inst~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[17] .is_wysiwyg = "true";
defparam \i1|inst[17] .power_up = "low";
// synopsys translate_on

dffeas \i2|rd[2] (
	.clk(\clk~input_o ),
	.d(\i1|inst [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rd[2] .is_wysiwyg = "true";
defparam \i2|rd[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \hu|stall~0 (
// Equation(s):
// \hu|stall~0_combout  = ( \i1|inst [17] & ( \i2|rd [2] & ( (!\i1|inst [15] & (!\i2|rd [0] & (!\i1|inst [16] $ (\i2|rd [1])))) # (\i1|inst [15] & (\i2|rd [0] & (!\i1|inst [16] $ (\i2|rd [1])))) ) ) ) # ( !\i1|inst [17] & ( !\i2|rd [2] & ( (!\i1|inst [15] & 
// (!\i2|rd [0] & (!\i1|inst [16] $ (\i2|rd [1])))) # (\i1|inst [15] & (\i2|rd [0] & (!\i1|inst [16] $ (\i2|rd [1])))) ) ) )

	.dataa(!\i1|inst [15]),
	.datab(!\i2|rd [0]),
	.datac(!\i1|inst [16]),
	.datad(!\i2|rd [1]),
	.datae(!\i1|inst [17]),
	.dataf(!\i2|rd [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hu|stall~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hu|stall~0 .extended_lut = "off";
defparam \hu|stall~0 .lut_mask = 64'h9009000000009009;
defparam \hu|stall~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux21~0 (
// Equation(s):
// \im|Mux21~0_combout  = ( !\pc|PC_out [6] & ( \pc|PC_out [5] & ( (!\pc|PC_out [1] & (!\pc|PC_out [3] & (!\pc|PC_out [0]))) # (\pc|PC_out [1] & (\pc|PC_out [0] & ((!\pc|PC_out [2]) # (\pc|PC_out [3])))) ) ) ) # ( \pc|PC_out [6] & ( !\pc|PC_out [5] & ( 
// (!\pc|PC_out [1] & (\pc|PC_out [3] & (!\pc|PC_out [0] $ (!\pc|PC_out [2])))) # (\pc|PC_out [1] & (\pc|PC_out [0] & (!\pc|PC_out [3] $ (!\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [6] & ( !\pc|PC_out [5] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [1] & (\pc|PC_out 
// [3])) # (\pc|PC_out [1] & ((\pc|PC_out [0]))))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [0]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [6]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux21~0 .extended_lut = "off";
defparam \im|Mux21~0 .lut_mask = 64'h4700054283810000;
defparam \im|Mux21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux21~1 (
// Equation(s):
// \im|Mux21~1_combout  = ( !\pc|PC_out [6] & ( \pc|PC_out [5] & ( (!\pc|PC_out [2] & (\pc|PC_out [0] & (!\pc|PC_out [3] $ (!\pc|PC_out [1])))) # (\pc|PC_out [2] & (!\pc|PC_out [3] & (!\pc|PC_out [1] $ (\pc|PC_out [0])))) ) ) ) # ( !\pc|PC_out [6] & ( 
// !\pc|PC_out [5] & ( (!\pc|PC_out [3] & (!\pc|PC_out [1] & (!\pc|PC_out [0] & !\pc|PC_out [2]))) # (\pc|PC_out [3] & (\pc|PC_out [1] & (\pc|PC_out [0] & \pc|PC_out [2]))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [0]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [6]),
	.dataf(!\pc|PC_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux21~1 .extended_lut = "off";
defparam \im|Mux21~1 .lut_mask = 64'h8001000006820000;
defparam \im|Mux21~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux21~2 (
// Equation(s):
// \im|Mux21~2_combout  = (!\pc|PC_out [4] & (\im|Mux21~0_combout )) # (\pc|PC_out [4] & ((\im|Mux21~1_combout )))

	.dataa(!\im|Mux21~0_combout ),
	.datab(!\im|Mux21~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux21~2 .extended_lut = "off";
defparam \im|Mux21~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux21~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~3 (
// Equation(s):
// \i1|inst~3_combout  = ( \hu|stall~4_combout  & ( (\im|Mux21~2_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [18])) ) )

	.dataa(!\im|Mux21~2_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [18]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~3 .extended_lut = "off";
defparam \i1|inst~3 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~3 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[18] (
	.clk(\clk~input_o ),
	.d(\i1|inst~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[18] .is_wysiwyg = "true";
defparam \i1|inst[18] .power_up = "low";
// synopsys translate_on

dffeas \i2|rd[3] (
	.clk(\clk~input_o ),
	.d(\i1|inst [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rd[3] .is_wysiwyg = "true";
defparam \i2|rd[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux20~0 (
// Equation(s):
// \im|Mux20~0_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [6] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [2] & (\pc|PC_out [3] & !\pc|PC_out [1])) # (\pc|PC_out [2] & ((\pc|PC_out [1]))))) # (\pc|PC_out [4] & (!\pc|PC_out [3] & (!\pc|PC_out [2] $ (!\pc|PC_out 
// [1])))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [6] & ( (!\pc|PC_out [3] & (!\pc|PC_out [1] & ((!\pc|PC_out [4]) # (!\pc|PC_out [2])))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [6] & ( (\pc|PC_out [1] & ((!\pc|PC_out [4] & ((\pc|PC_out [2]) # (\pc|PC_out 
// [3]))) # (\pc|PC_out [4] & ((!\pc|PC_out [3]) # (!\pc|PC_out [2]))))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [6] & ( (\pc|PC_out [4] & (!\pc|PC_out [1] & ((\pc|PC_out [2]) # (\pc|PC_out [3])))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux20~0 .extended_lut = "off";
defparam \im|Mux20~0 .lut_mask = 64'h1500007EC800244A;
defparam \im|Mux20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux20~1 (
// Equation(s):
// \im|Mux20~1_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [6] & ( (\pc|PC_out [4] & (\pc|PC_out [3] & (\pc|PC_out [2] & \pc|PC_out [1]))) ) ) ) # ( \pc|PC_out [0] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [4] & (((\pc|PC_out [1])))) # (\pc|PC_out [4] & 
// (\pc|PC_out [3] & (!\pc|PC_out [2] & !\pc|PC_out [1]))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [1] & ((!\pc|PC_out [4]) # (!\pc|PC_out [3]))) ) ) )

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [3]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux20~1 .extended_lut = "off";
defparam \im|Mux20~1 .lut_mask = 64'hEE0010AA00000001;
defparam \im|Mux20~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux20~2 (
// Equation(s):
// \im|Mux20~2_combout  = (!\pc|PC_out [5] & (\im|Mux20~0_combout )) # (\pc|PC_out [5] & ((\im|Mux20~1_combout )))

	.dataa(!\im|Mux20~0_combout ),
	.datab(!\im|Mux20~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux20~2 .extended_lut = "off";
defparam \im|Mux20~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux20~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst~4 (
// Equation(s):
// \i1|inst~4_combout  = ( \hu|stall~4_combout  & ( (\im|Mux20~2_combout  & (!\reset~input_o  & !\comb~0_combout )) ) ) # ( !\hu|stall~4_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & \i1|inst [19])) ) )

	.dataa(!\im|Mux20~2_combout ),
	.datab(!\reset~input_o ),
	.datac(!\comb~0_combout ),
	.datad(!\i1|inst [19]),
	.datae(!\hu|stall~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst~4 .extended_lut = "off";
defparam \i1|inst~4 .lut_mask = 64'h00C0404000C04040;
defparam \i1|inst~4 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[19] (
	.clk(\clk~input_o ),
	.d(\i1|inst~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[19] .is_wysiwyg = "true";
defparam \i1|inst[19] .power_up = "low";
// synopsys translate_on

dffeas \i2|rd[4] (
	.clk(\clk~input_o ),
	.d(\i1|inst [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rd[4] .is_wysiwyg = "true";
defparam \i2|rd[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \hu|stall~1 (
// Equation(s):
// \hu|stall~1_combout  = (!\i1|inst [18] & (!\i2|rd [3] & (!\i1|inst [19] $ (\i2|rd [4])))) # (\i1|inst [18] & (\i2|rd [3] & (!\i1|inst [19] $ (\i2|rd [4]))))

	.dataa(!\i1|inst [18]),
	.datab(!\i2|rd [3]),
	.datac(!\i1|inst [19]),
	.datad(!\i2|rd [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hu|stall~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hu|stall~1 .extended_lut = "off";
defparam \hu|stall~1 .lut_mask = 64'h9009900990099009;
defparam \hu|stall~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \hu|stall~2 (
// Equation(s):
// \hu|stall~2_combout  = ( \i1|inst [21] & ( \i1|inst [22] & ( (\i2|rd [1] & (\i2|rd [2] & (!\i2|rd [0] $ (\i1|inst [20])))) ) ) ) # ( !\i1|inst [21] & ( \i1|inst [22] & ( (!\i2|rd [1] & (\i2|rd [2] & (!\i2|rd [0] $ (\i1|inst [20])))) ) ) ) # ( \i1|inst 
// [21] & ( !\i1|inst [22] & ( (\i2|rd [1] & (!\i2|rd [2] & (!\i2|rd [0] $ (\i1|inst [20])))) ) ) ) # ( !\i1|inst [21] & ( !\i1|inst [22] & ( (!\i2|rd [1] & (!\i2|rd [2] & (!\i2|rd [0] $ (\i1|inst [20])))) ) ) )

	.dataa(!\i2|rd [0]),
	.datab(!\i2|rd [1]),
	.datac(!\i2|rd [2]),
	.datad(!\i1|inst [20]),
	.datae(!\i1|inst [21]),
	.dataf(!\i1|inst [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hu|stall~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hu|stall~2 .extended_lut = "off";
defparam \hu|stall~2 .lut_mask = 64'h8040201008040201;
defparam \hu|stall~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \hu|stall~3 (
// Equation(s):
// \hu|stall~3_combout  = (!\i2|rd [3] & (!\i1|inst [23] & (!\i2|rd [4] $ (\i1|inst [24])))) # (\i2|rd [3] & (\i1|inst [23] & (!\i2|rd [4] $ (\i1|inst [24]))))

	.dataa(!\i2|rd [3]),
	.datab(!\i2|rd [4]),
	.datac(!\i1|inst [23]),
	.datad(!\i1|inst [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hu|stall~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hu|stall~3 .extended_lut = "off";
defparam \hu|stall~3 .lut_mask = 64'h8421842184218421;
defparam \hu|stall~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \hu|stall~4 (
// Equation(s):
// \hu|stall~4_combout  = ( \hu|stall~3_combout  & ( (!\i2|Memread~q ) # ((!\hu|stall~2_combout  & ((!\hu|stall~0_combout ) # (!\hu|stall~1_combout )))) ) ) # ( !\hu|stall~3_combout  & ( (!\i2|Memread~q ) # ((!\hu|stall~0_combout ) # (!\hu|stall~1_combout )) 
// ) )

	.dataa(!\i2|Memread~q ),
	.datab(!\hu|stall~0_combout ),
	.datac(!\hu|stall~1_combout ),
	.datad(!\hu|stall~2_combout ),
	.datae(!\hu|stall~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hu|stall~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hu|stall~4 .extended_lut = "off";
defparam \hu|stall~4 .lut_mask = 64'hFEFEFEAAFEFEFEAA;
defparam \hu|stall~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i1|inst[12]~10 (
// Equation(s):
// \i1|inst[12]~10_combout  = ((\hu|stall~4_combout ) # (\comb~0_combout )) # (\reset~input_o )

	.dataa(!\reset~input_o ),
	.datab(!\comb~0_combout ),
	.datac(!\hu|stall~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|inst[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|inst[12]~10 .extended_lut = "off";
defparam \i1|inst[12]~10 .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \i1|inst[12]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[1] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[1] .is_wysiwyg = "true";
defparam \i1|a_out[1] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[1] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[1] .is_wysiwyg = "true";
defparam \i2|a[1] .power_up = "low";
// synopsys translate_on

dffeas \i3|Adderout[1] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[1] .is_wysiwyg = "true";
defparam \i3|Adderout[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pc|PC_out[0]~0 (
// Equation(s):
// \pc|PC_out[0]~0_combout  = ( \hu|stall~2_combout  & ( \hu|stall~3_combout  & ( (\comb~0_combout  & !\i2|Memread~q ) ) ) ) # ( !\hu|stall~2_combout  & ( \hu|stall~3_combout  & ( (\comb~0_combout  & ((!\i2|Memread~q ) # ((!\hu|stall~0_combout ) # 
// (!\hu|stall~1_combout )))) ) ) ) # ( \hu|stall~2_combout  & ( !\hu|stall~3_combout  & ( (\comb~0_combout  & ((!\i2|Memread~q ) # ((!\hu|stall~0_combout ) # (!\hu|stall~1_combout )))) ) ) ) # ( !\hu|stall~2_combout  & ( !\hu|stall~3_combout  & ( 
// (\comb~0_combout  & ((!\i2|Memread~q ) # ((!\hu|stall~0_combout ) # (!\hu|stall~1_combout )))) ) ) )

	.dataa(!\comb~0_combout ),
	.datab(!\i2|Memread~q ),
	.datac(!\hu|stall~0_combout ),
	.datad(!\hu|stall~1_combout ),
	.datae(!\hu|stall~2_combout ),
	.dataf(!\hu|stall~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|PC_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|PC_out[0]~0 .extended_lut = "off";
defparam \pc|PC_out[0]~0 .lut_mask = 64'h5554555455544444;
defparam \pc|PC_out[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pc|PC_out[1] (
	.clk(\clk~input_o ),
	.d(\i3|Adderout [1]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|PC_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[1] .is_wysiwyg = "true";
defparam \pc|PC_out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux9~0 (
// Equation(s):
// \im|Mux9~0_combout  = ( \pc|PC_out [6] & ( (!\pc|PC_out [0] & (!\pc|PC_out [2] & (!\pc|PC_out [4] & !\pc|PC_out [5]))) ) ) # ( !\pc|PC_out [6] & ( (\pc|PC_out [4] & ((!\pc|PC_out [0] & (!\pc|PC_out [2] & \pc|PC_out [5])) # (\pc|PC_out [0] & (\pc|PC_out 
// [2] & !\pc|PC_out [5])))) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~0 .extended_lut = "off";
defparam \im|Mux9~0 .lut_mask = 64'h0108800001088000;
defparam \im|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux9~1 (
// Equation(s):
// \im|Mux9~1_combout  = (!\pc|PC_out [0] & (!\pc|PC_out [6] & (\pc|PC_out [4] & \pc|PC_out [5]))) # (\pc|PC_out [0] & (\pc|PC_out [6] & (!\pc|PC_out [4] & !\pc|PC_out [5])))

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [6]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~1 .extended_lut = "off";
defparam \im|Mux9~1 .lut_mask = 64'h1008100810081008;
defparam \im|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux9~2 (
// Equation(s):
// \im|Mux9~2_combout  = ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [0] & (\pc|PC_out [2] & \pc|PC_out [4])) # (\pc|PC_out [0] & (!\pc|PC_out [2] $ (!\pc|PC_out [4]))))) ) ) # ( !\pc|PC_out [6] & ( (\pc|PC_out [0] & ((!\pc|PC_out [4] & (\pc|PC_out 
// [2] & !\pc|PC_out [5])) # (\pc|PC_out [4] & ((\pc|PC_out [5]))))) ) )

	.dataa(!\pc|PC_out [0]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [4]),
	.datad(!\pc|PC_out [5]),
	.datae(!\pc|PC_out [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~2 .extended_lut = "off";
defparam \im|Mux9~2 .lut_mask = 64'h1005160010051600;
defparam \im|Mux9~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux9~3 (
// Equation(s):
// \im|Mux9~3_combout  = ( \im|Mux9~1_combout  & ( \im|Mux9~2_combout  & ( (!\pc|PC_out [1] & (\pc|PC_out [2] & (!\pc|PC_out [3]))) # (\pc|PC_out [1] & (((!\pc|PC_out [3]) # (\im|Mux9~0_combout )))) ) ) ) # ( !\im|Mux9~1_combout  & ( \im|Mux9~2_combout  & ( 
// (\pc|PC_out [1] & ((!\pc|PC_out [3]) # (\im|Mux9~0_combout ))) ) ) ) # ( \im|Mux9~1_combout  & ( !\im|Mux9~2_combout  & ( (!\pc|PC_out [1] & (\pc|PC_out [2] & (!\pc|PC_out [3]))) # (\pc|PC_out [1] & (((\pc|PC_out [3] & \im|Mux9~0_combout )))) ) ) ) # ( 
// !\im|Mux9~1_combout  & ( !\im|Mux9~2_combout  & ( (\pc|PC_out [1] & (\pc|PC_out [3] & \im|Mux9~0_combout )) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [3]),
	.datad(!\im|Mux9~0_combout ),
	.datae(!\im|Mux9~1_combout ),
	.dataf(!\im|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux9~3 .extended_lut = "off";
defparam \im|Mux9~3 .lut_mask = 64'h0005202550557075;
defparam \im|Mux9~3 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[14] (
	.clk(\clk~input_o ),
	.d(\im|Mux9~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[14] .is_wysiwyg = "true";
defparam \i1|inst[14] .power_up = "low";
// synopsys translate_on

dffeas \i2|funct4_out[2] (
	.clk(\clk~input_o ),
	.d(\i1|inst [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|funct4_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|funct4_out[2] .is_wysiwyg = "true";
defparam \i2|funct4_out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux3~1 (
// Equation(s):
// \im|Mux3~1_combout  = (!\pc|PC_out [4] & (!\pc|PC_out [1] & (\pc|PC_out [2] & \pc|PC_out [3]))) # (\pc|PC_out [4] & (!\pc|PC_out [2] & (!\pc|PC_out [1] $ (\pc|PC_out [3]))))

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~1 .extended_lut = "off";
defparam \im|Mux3~1 .lut_mask = 64'h4018401840184018;
defparam \im|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux2~0 (
// Equation(s):
// \im|Mux2~0_combout  = (\pc|PC_out [5] & \im|Mux3~1_combout )

	.dataa(!\pc|PC_out [5]),
	.datab(!\im|Mux3~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux2~0 .extended_lut = "off";
defparam \im|Mux2~0 .lut_mask = 64'h1111111111111111;
defparam \im|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux3~0 (
// Equation(s):
// \im|Mux3~0_combout  = (!\pc|PC_out [2] & (!\pc|PC_out [4] & (!\pc|PC_out [1] $ (\pc|PC_out [3])))) # (\pc|PC_out [2] & (!\pc|PC_out [3] & (!\pc|PC_out [4] $ (\pc|PC_out [1]))))

	.dataa(!\pc|PC_out [4]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux3~0 .extended_lut = "off";
defparam \im|Mux3~0 .lut_mask = 64'h8920892089208920;
defparam \im|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux2~1 (
// Equation(s):
// \im|Mux2~1_combout  = (!\pc|PC_out [5] & \im|Mux3~0_combout )

	.dataa(!\pc|PC_out [5]),
	.datab(!\im|Mux3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux2~1 .extended_lut = "off";
defparam \im|Mux2~1 .lut_mask = 64'h2222222222222222;
defparam \im|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux10~2 (
// Equation(s):
// \im|Mux10~2_combout  = ( \pc|PC_out [6] & ( \pc|PC_out [0] & ( \im|Mux10~1_combout  ) ) ) # ( !\pc|PC_out [6] & ( \pc|PC_out [0] & ( !\im|Mux10~0_combout  ) ) ) # ( \pc|PC_out [6] & ( !\pc|PC_out [0] & ( \im|Mux2~1_combout  ) ) ) # ( !\pc|PC_out [6] & ( 
// !\pc|PC_out [0] & ( \im|Mux2~0_combout  ) ) )

	.dataa(!\im|Mux2~0_combout ),
	.datab(!\im|Mux2~1_combout ),
	.datac(!\im|Mux10~0_combout ),
	.datad(!\im|Mux10~1_combout ),
	.datae(!\pc|PC_out [6]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux10~2 .extended_lut = "off";
defparam \im|Mux10~2 .lut_mask = 64'h55553333F0F000FF;
defparam \im|Mux10~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[13] (
	.clk(\clk~input_o ),
	.d(\im|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[13] .is_wysiwyg = "true";
defparam \i1|inst[13] .power_up = "low";
// synopsys translate_on

dffeas \i2|funct4_out[1] (
	.clk(\clk~input_o ),
	.d(\i1|inst [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|funct4_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|funct4_out[1] .is_wysiwyg = "true";
defparam \i2|funct4_out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cu|WideOr2~0 (
// Equation(s):
// \cu|WideOr2~0_combout  = (\i1|inst [0] & (\i1|inst [1] & ((!\i1|inst [5]) # (\i1|inst [4]))))

	.dataa(!\i1|inst [0]),
	.datab(!\i1|inst [1]),
	.datac(!\i1|inst [4]),
	.datad(!\i1|inst [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|WideOr2~0 .extended_lut = "off";
defparam \cu|WideOr2~0 .lut_mask = 64'h1101110111011101;
defparam \cu|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2|Regwrite~0 (
// Equation(s):
// \i2|Regwrite~0_combout  = (\hu|stall~4_combout  & (!\i1|inst [6] & (\i2|Memread~0_combout  & \cu|WideOr2~0_combout )))

	.dataa(!\hu|stall~4_combout ),
	.datab(!\i1|inst [6]),
	.datac(!\i2|Memread~0_combout ),
	.datad(!\cu|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|Regwrite~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|Regwrite~0 .extended_lut = "off";
defparam \i2|Regwrite~0 .lut_mask = 64'h0004000400040004;
defparam \i2|Regwrite~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|Regwrite (
	.clk(\clk~input_o ),
	.d(\i2|Regwrite~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|Regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2|Regwrite .is_wysiwyg = "true";
defparam \i2|Regwrite .power_up = "low";
// synopsys translate_on

dffeas \i3|Regwrite (
	.clk(\clk~input_o ),
	.d(\i2|Regwrite~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Regwrite .is_wysiwyg = "true";
defparam \i3|Regwrite .power_up = "low";
// synopsys translate_on

dffeas \i4|Regwrite (
	.clk(\clk~input_o ),
	.d(\i3|Regwrite~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|Regwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i4|Regwrite .is_wysiwyg = "true";
defparam \i4|Regwrite .power_up = "low";
// synopsys translate_on

dffeas \i3|Memread (
	.clk(\clk~input_o ),
	.d(\i2|Memread~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Memread~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Memread .is_wysiwyg = "true";
defparam \i3|Memread .power_up = "low";
// synopsys translate_on

dffeas \i4|Memtoreg (
	.clk(\clk~input_o ),
	.d(\i3|Memread~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|Memtoreg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i4|Memtoreg .is_wysiwyg = "true";
defparam \i4|Memtoreg .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i2|Memwrite~0 (
// Equation(s):
// \i2|Memwrite~0_combout  = ( \i2|Memread~1_combout  & ( (\hu|stall~4_combout  & (\i1|inst [5] & (!\i1|inst [6] & \i2|Memread~0_combout ))) ) )

	.dataa(!\hu|stall~4_combout ),
	.datab(!\i1|inst [5]),
	.datac(!\i1|inst [6]),
	.datad(!\i2|Memread~0_combout ),
	.datae(!\i2|Memread~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|Memwrite~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|Memwrite~0 .extended_lut = "off";
defparam \i2|Memwrite~0 .lut_mask = 64'h0000001000000010;
defparam \i2|Memwrite~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|Memwrite (
	.clk(\clk~input_o ),
	.d(\i2|Memwrite~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|Memwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2|Memwrite .is_wysiwyg = "true";
defparam \i2|Memwrite .power_up = "low";
// synopsys translate_on

dffeas \i3|Memwrite (
	.clk(\clk~input_o ),
	.d(\i2|Memwrite~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Memwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Memwrite .is_wysiwyg = "true";
defparam \i3|Memwrite .power_up = "low";
// synopsys translate_on

dffeas \i3|rd[0] (
	.clk(\clk~input_o ),
	.d(\i2|rd [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|rd[0] .is_wysiwyg = "true";
defparam \i3|rd[0] .power_up = "low";
// synopsys translate_on

dffeas \i3|rd[1] (
	.clk(\clk~input_o ),
	.d(\i2|rd [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|rd[1] .is_wysiwyg = "true";
defparam \i3|rd[1] .power_up = "low";
// synopsys translate_on

dffeas \i3|rd[2] (
	.clk(\clk~input_o ),
	.d(\i2|rd [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|rd[2] .is_wysiwyg = "true";
defparam \i3|rd[2] .power_up = "low";
// synopsys translate_on

dffeas \i3|rd[3] (
	.clk(\clk~input_o ),
	.d(\i2|rd [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|rd[3] .is_wysiwyg = "true";
defparam \i3|rd[3] .power_up = "low";
// synopsys translate_on

dffeas \i3|rd[4] (
	.clk(\clk~input_o ),
	.d(\i2|rd [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|rd[4] .is_wysiwyg = "true";
defparam \i3|rd[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux40~0 (
// Equation(s):
// \m1|Mux40~0_combout  = ( \i3|rd [4] & ( \i3|Regwrite~q  ) ) # ( !\i3|rd [4] & ( \i3|Regwrite~q  & ( (((\i3|rd [3]) # (\i3|rd [2])) # (\i3|rd [1])) # (\i3|rd [0]) ) ) )

	.dataa(!\i3|rd [0]),
	.datab(!\i3|rd [1]),
	.datac(!\i3|rd [2]),
	.datad(!\i3|rd [3]),
	.datae(!\i3|rd [4]),
	.dataf(!\i3|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux40~0 .extended_lut = "off";
defparam \m1|Mux40~0 .lut_mask = 64'h000000007FFFFFFF;
defparam \m1|Mux40~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i4|rd[0] (
	.clk(\clk~input_o ),
	.d(\i3|rd [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|rd[0] .is_wysiwyg = "true";
defparam \i4|rd[0] .power_up = "low";
// synopsys translate_on

dffeas \i4|rd[1] (
	.clk(\clk~input_o ),
	.d(\i3|rd [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|rd[1] .is_wysiwyg = "true";
defparam \i4|rd[1] .power_up = "low";
// synopsys translate_on

dffeas \i4|rd[2] (
	.clk(\clk~input_o ),
	.d(\i3|rd [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|rd[2] .is_wysiwyg = "true";
defparam \i4|rd[2] .power_up = "low";
// synopsys translate_on

dffeas \i4|rd[3] (
	.clk(\clk~input_o ),
	.d(\i3|rd [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|rd[3] .is_wysiwyg = "true";
defparam \i4|rd[3] .power_up = "low";
// synopsys translate_on

dffeas \i4|rd[4] (
	.clk(\clk~input_o ),
	.d(\i3|rd [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|rd[4] .is_wysiwyg = "true";
defparam \i4|rd[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \f1|always0~0 (
// Equation(s):
// \f1|always0~0_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  ) ) # ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (((\i4|rd [3]) # (\i4|rd [2])) # (\i4|rd [1])) # (\i4|rd [0]) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\f1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \f1|always0~0 .extended_lut = "off";
defparam \f1|always0~0 .lut_mask = 64'h000000007FFFFFFF;
defparam \f1|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|rs2[0] (
	.clk(\clk~input_o ),
	.d(\i1|inst [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs2[0] .is_wysiwyg = "true";
defparam \i2|rs2[0] .power_up = "low";
// synopsys translate_on

dffeas \i2|rs2[1] (
	.clk(\clk~input_o ),
	.d(\i1|inst [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs2[1] .is_wysiwyg = "true";
defparam \i2|rs2[1] .power_up = "low";
// synopsys translate_on

dffeas \i2|rs2[2] (
	.clk(\clk~input_o ),
	.d(\i1|inst [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs2[2] .is_wysiwyg = "true";
defparam \i2|rs2[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux46~0 (
// Equation(s):
// \m2|Mux46~0_combout  = ( \i3|rd [2] & ( \i2|rs2 [2] & ( (!\i3|rd [0] & (!\i2|rs2 [0] & (!\i3|rd [1] $ (\i2|rs2 [1])))) # (\i3|rd [0] & (\i2|rs2 [0] & (!\i3|rd [1] $ (\i2|rs2 [1])))) ) ) ) # ( !\i3|rd [2] & ( !\i2|rs2 [2] & ( (!\i3|rd [0] & (!\i2|rs2 [0] & 
// (!\i3|rd [1] $ (\i2|rs2 [1])))) # (\i3|rd [0] & (\i2|rs2 [0] & (!\i3|rd [1] $ (\i2|rs2 [1])))) ) ) )

	.dataa(!\i3|rd [0]),
	.datab(!\i2|rs2 [0]),
	.datac(!\i3|rd [1]),
	.datad(!\i2|rs2 [1]),
	.datae(!\i3|rd [2]),
	.dataf(!\i2|rs2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux46~0 .extended_lut = "off";
defparam \m2|Mux46~0 .lut_mask = 64'h9009000000009009;
defparam \m2|Mux46~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|rs2[3] (
	.clk(\clk~input_o ),
	.d(\i1|inst [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs2[3] .is_wysiwyg = "true";
defparam \i2|rs2[3] .power_up = "low";
// synopsys translate_on

dffeas \i2|rs2[4] (
	.clk(\clk~input_o ),
	.d(\i1|inst [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs2[4] .is_wysiwyg = "true";
defparam \i2|rs2[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux46~1 (
// Equation(s):
// \m2|Mux46~1_combout  = (!\i3|rd [3] & (!\i2|rs2 [3] & (!\i3|rd [4] $ (\i2|rs2 [4])))) # (\i3|rd [3] & (\i2|rs2 [3] & (!\i3|rd [4] $ (\i2|rs2 [4]))))

	.dataa(!\i3|rd [3]),
	.datab(!\i2|rs2 [3]),
	.datac(!\i3|rd [4]),
	.datad(!\i2|rs2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux46~1 .extended_lut = "off";
defparam \m2|Mux46~1 .lut_mask = 64'h9009900990099009;
defparam \m2|Mux46~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux46~2 (
// Equation(s):
// \m2|Mux46~2_combout  = ( \i2|rs2 [1] & ( \i2|rs2 [2] & ( (\i4|rd [1] & (\i4|rd [2] & (!\i4|rd [0] $ (\i2|rs2 [0])))) ) ) ) # ( !\i2|rs2 [1] & ( \i2|rs2 [2] & ( (!\i4|rd [1] & (\i4|rd [2] & (!\i4|rd [0] $ (\i2|rs2 [0])))) ) ) ) # ( \i2|rs2 [1] & ( !\i2|rs2 
// [2] & ( (\i4|rd [1] & (!\i4|rd [2] & (!\i4|rd [0] $ (\i2|rs2 [0])))) ) ) ) # ( !\i2|rs2 [1] & ( !\i2|rs2 [2] & ( (!\i4|rd [1] & (!\i4|rd [2] & (!\i4|rd [0] $ (\i2|rs2 [0])))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i2|rs2 [0]),
	.datae(!\i2|rs2 [1]),
	.dataf(!\i2|rs2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux46~2 .extended_lut = "off";
defparam \m2|Mux46~2 .lut_mask = 64'h8040201008040201;
defparam \m2|Mux46~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux46~3 (
// Equation(s):
// \m2|Mux46~3_combout  = (!\i4|rd [3] & (!\i2|rs2 [3] & (!\i4|rd [4] $ (\i2|rs2 [4])))) # (\i4|rd [3] & (\i2|rs2 [3] & (!\i4|rd [4] $ (\i2|rs2 [4]))))

	.dataa(!\i4|rd [3]),
	.datab(!\i4|rd [4]),
	.datac(!\i2|rs2 [3]),
	.datad(!\i2|rs2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux46~3 .extended_lut = "off";
defparam \m2|Mux46~3 .lut_mask = 64'h8421842184218421;
defparam \m2|Mux46~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux46~4 (
// Equation(s):
// \m2|Mux46~4_combout  = ( \m2|Mux46~2_combout  & ( \m2|Mux46~3_combout  & ( (!\f1|always0~0_combout  & ((!\m1|Mux40~0_combout ) # ((!\m2|Mux46~0_combout ) # (!\m2|Mux46~1_combout )))) ) ) ) # ( !\m2|Mux46~2_combout  & ( \m2|Mux46~3_combout  & ( 
// (!\m1|Mux40~0_combout ) # ((!\m2|Mux46~0_combout ) # (!\m2|Mux46~1_combout )) ) ) ) # ( \m2|Mux46~2_combout  & ( !\m2|Mux46~3_combout  & ( (!\m1|Mux40~0_combout ) # ((!\m2|Mux46~0_combout ) # (!\m2|Mux46~1_combout )) ) ) ) # ( !\m2|Mux46~2_combout  & ( 
// !\m2|Mux46~3_combout  & ( (!\m1|Mux40~0_combout ) # ((!\m2|Mux46~0_combout ) # (!\m2|Mux46~1_combout )) ) ) )

	.dataa(!\m1|Mux40~0_combout ),
	.datab(!\f1|always0~0_combout ),
	.datac(!\m2|Mux46~0_combout ),
	.datad(!\m2|Mux46~1_combout ),
	.datae(!\m2|Mux46~2_combout ),
	.dataf(!\m2|Mux46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux46~4 .extended_lut = "off";
defparam \m2|Mux46~4 .lut_mask = 64'hFFFAFFFAFFFACCC8;
defparam \m2|Mux46~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux46~5 (
// Equation(s):
// \m2|Mux46~5_combout  = ( \m2|Mux46~2_combout  & ( \m2|Mux46~3_combout  & ( (\f1|always0~0_combout  & ((!\m1|Mux40~0_combout ) # ((!\m2|Mux46~0_combout ) # (!\m2|Mux46~1_combout )))) ) ) )

	.dataa(!\m1|Mux40~0_combout ),
	.datab(!\f1|always0~0_combout ),
	.datac(!\m2|Mux46~0_combout ),
	.datad(!\m2|Mux46~1_combout ),
	.datae(!\m2|Mux46~2_combout ),
	.dataf(!\m2|Mux46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux46~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux46~5 .extended_lut = "off";
defparam \m2|Mux46~5 .lut_mask = 64'h0000000000003332;
defparam \m2|Mux46~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux63~0 (
// Equation(s):
// \m2|Mux63~0_combout  = ( \i3|result_out_alu [0] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[0]~0_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [0])))) ) ) # ( !\i3|result_out_alu [0] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[0]~0_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [0])))) ) )

	.dataa(!\mux3|Y[0]~0_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [0]),
	.datae(!\i3|result_out_alu [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux63~0 .extended_lut = "off";
defparam \m2|Mux63~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux63~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[0] (
	.clk(\clk~input_o ),
	.d(\m2|Mux63~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[0] .is_wysiwyg = "true";
defparam \i3|writedata_out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[0][0]~1300 (
// Equation(s):
// \datamem|mem[0][0]~1300_combout  = !\i3|writedata_out [0]

	.dataa(!\i3|writedata_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[0][0]~1300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[0][0]~1300 .extended_lut = "off";
defparam \datamem|mem[0][0]~1300 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \datamem|mem[0][0]~1300 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[0][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem[0][0]~1300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[0][0] .is_wysiwyg = "true";
defparam \datamem|mem[0][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux58~0 (
// Equation(s):
// \m2|Mux58~0_combout  = ( \i3|result_out_alu [5] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[5]~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [5])))) ) ) # ( !\i3|result_out_alu [5] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[5]~5_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [5])))) ) )

	.dataa(!\mux3|Y[5]~5_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [5]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux58~0 .extended_lut = "off";
defparam \m2|Mux58~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux58~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[5] (
	.clk(\clk~input_o ),
	.d(\m2|Mux58~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[5] .is_wysiwyg = "true";
defparam \i3|writedata_out[5] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[0][5] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[0][5] .is_wysiwyg = "true";
defparam \datamem|mem[0][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux59~0 (
// Equation(s):
// \m2|Mux59~0_combout  = ( \i3|result_out_alu [4] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[4]~4_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [4])))) ) ) # ( !\i3|result_out_alu [4] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[4]~4_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [4])))) ) )

	.dataa(!\mux3|Y[4]~4_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [4]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux59~0 .extended_lut = "off";
defparam \m2|Mux59~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux59~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[4] (
	.clk(\clk~input_o ),
	.d(\m2|Mux59~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[4] .is_wysiwyg = "true";
defparam \i3|writedata_out[4] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[0][4] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[0][4] .is_wysiwyg = "true";
defparam \datamem|mem[0][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \cu|WideOr0~0 (
// Equation(s):
// \cu|WideOr0~0_combout  = (\i1|inst [0] & (\i1|inst [1] & ((!\i1|inst [4]) # (!\i1|inst [5]))))

	.dataa(!\i1|inst [0]),
	.datab(!\i1|inst [1]),
	.datac(!\i1|inst [4]),
	.datad(!\i1|inst [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cu|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cu|WideOr0~0 .extended_lut = "off";
defparam \cu|WideOr0~0 .lut_mask = 64'h1110111011101110;
defparam \cu|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2|Alusrc~0 (
// Equation(s):
// \i2|Alusrc~0_combout  = (\hu|stall~4_combout  & (!\i1|inst [6] & (\i2|Memread~0_combout  & \cu|WideOr0~0_combout )))

	.dataa(!\hu|stall~4_combout ),
	.datab(!\i1|inst [6]),
	.datac(!\i2|Memread~0_combout ),
	.datad(!\cu|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|Alusrc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|Alusrc~0 .extended_lut = "off";
defparam \i2|Alusrc~0 .lut_mask = 64'h0004000400040004;
defparam \i2|Alusrc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|Alusrc (
	.clk(\clk~input_o ),
	.d(\i2|Alusrc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|Alusrc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2|Alusrc .is_wysiwyg = "true";
defparam \i2|Alusrc .power_up = "low";
// synopsys translate_on

dffeas \i3|writedata_out[3] (
	.clk(\clk~input_o ),
	.d(\m2|Mux60~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[3] .is_wysiwyg = "true";
defparam \i3|writedata_out[3] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[0][3] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[0][3] .is_wysiwyg = "true";
defparam \datamem|mem[0][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux62~0 (
// Equation(s):
// \m2|Mux62~0_combout  = ( \i3|result_out_alu [1] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[1]~1_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [1])))) ) ) # ( !\i3|result_out_alu [1] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[1]~1_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [1])))) ) )

	.dataa(!\mux3|Y[1]~1_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [1]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux62~0 .extended_lut = "off";
defparam \m2|Mux62~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux62~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[1] (
	.clk(\clk~input_o ),
	.d(\m2|Mux62~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[1] .is_wysiwyg = "true";
defparam \i3|writedata_out[1] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[0][1] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[0][1] .is_wysiwyg = "true";
defparam \datamem|mem[0][1] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[1][1] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [9]),
	.asdata(\i3|writedata_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[1][7]~1252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[1][1] .is_wysiwyg = "true";
defparam \datamem|mem[1][1] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a60 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[2]~2_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_first_bit_number = 60;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_first_bit_number = 60;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[2] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a60~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[2] .is_wysiwyg = "true";
defparam \i2|readdata2[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[2]~56 (
// Equation(s):
// \mux1|Y[2]~56_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [2]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [2]))))) # (\i2|Alusrc~q  & (\i2|imm_data [2])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[2]~2_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [2]))))) # (\i2|Alusrc~q  & (\i2|imm_data [2])) ) )

	.dataa(!\i2|imm_data [2]),
	.datab(!\i2|readdata2 [2]),
	.datac(!\mux3|Y[2]~2_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[2]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[2]~56 .extended_lut = "on";
defparam \mux1|Y[2]~56 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[2]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[2]~2_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 60;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 60;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[2] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[2] .is_wysiwyg = "true";
defparam \i2|readdata1[2] .power_up = "low";
// synopsys translate_on

dffeas \i2|rs1[2] (
	.clk(\clk~input_o ),
	.d(\i1|inst [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs1[2] .is_wysiwyg = "true";
defparam \i2|rs1[2] .power_up = "low";
// synopsys translate_on

dffeas \i2|rs1[0] (
	.clk(\clk~input_o ),
	.d(\i1|inst [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs1[0] .is_wysiwyg = "true";
defparam \i2|rs1[0] .power_up = "low";
// synopsys translate_on

dffeas \i2|rs1[1] (
	.clk(\clk~input_o ),
	.d(\i1|inst [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs1[1] .is_wysiwyg = "true";
defparam \i2|rs1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux40~1 (
// Equation(s):
// \m1|Mux40~1_combout  = ( \i2|rs1 [0] & ( \i2|rs1 [1] & ( (\i3|rd [0] & (\i3|rd [1] & (!\i3|rd [2] $ (\i2|rs1 [2])))) ) ) ) # ( !\i2|rs1 [0] & ( \i2|rs1 [1] & ( (!\i3|rd [0] & (\i3|rd [1] & (!\i3|rd [2] $ (\i2|rs1 [2])))) ) ) ) # ( \i2|rs1 [0] & ( !\i2|rs1 
// [1] & ( (\i3|rd [0] & (!\i3|rd [1] & (!\i3|rd [2] $ (\i2|rs1 [2])))) ) ) ) # ( !\i2|rs1 [0] & ( !\i2|rs1 [1] & ( (!\i3|rd [0] & (!\i3|rd [1] & (!\i3|rd [2] $ (\i2|rs1 [2])))) ) ) )

	.dataa(!\i3|rd [0]),
	.datab(!\i3|rd [1]),
	.datac(!\i3|rd [2]),
	.datad(!\i2|rs1 [2]),
	.datae(!\i2|rs1 [0]),
	.dataf(!\i2|rs1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux40~1 .extended_lut = "off";
defparam \m1|Mux40~1 .lut_mask = 64'h8008400420021001;
defparam \m1|Mux40~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|rs1[3] (
	.clk(\clk~input_o ),
	.d(\i1|inst [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs1[3] .is_wysiwyg = "true";
defparam \i2|rs1[3] .power_up = "low";
// synopsys translate_on

dffeas \i2|rs1[4] (
	.clk(\clk~input_o ),
	.d(\i1|inst [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|rs1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|rs1[4] .is_wysiwyg = "true";
defparam \i2|rs1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux40~2 (
// Equation(s):
// \m1|Mux40~2_combout  = (!\i3|rd [3] & (!\i2|rs1 [3] & (!\i3|rd [4] $ (\i2|rs1 [4])))) # (\i3|rd [3] & (\i2|rs1 [3] & (!\i3|rd [4] $ (\i2|rs1 [4]))))

	.dataa(!\i3|rd [3]),
	.datab(!\i3|rd [4]),
	.datac(!\i2|rs1 [3]),
	.datad(!\i2|rs1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux40~2 .extended_lut = "off";
defparam \m1|Mux40~2 .lut_mask = 64'h8421842184218421;
defparam \m1|Mux40~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux40~3 (
// Equation(s):
// \m1|Mux40~3_combout  = ( \i2|rs1 [0] & ( \i2|rs1 [1] & ( (\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] $ (\i2|rs1 [2])))) ) ) ) # ( !\i2|rs1 [0] & ( \i2|rs1 [1] & ( (!\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] $ (\i2|rs1 [2])))) ) ) ) # ( \i2|rs1 [0] & ( !\i2|rs1 
// [1] & ( (\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] $ (\i2|rs1 [2])))) ) ) ) # ( !\i2|rs1 [0] & ( !\i2|rs1 [1] & ( (!\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] $ (\i2|rs1 [2])))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i2|rs1 [2]),
	.datae(!\i2|rs1 [0]),
	.dataf(!\i2|rs1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux40~3 .extended_lut = "off";
defparam \m1|Mux40~3 .lut_mask = 64'h8008400420021001;
defparam \m1|Mux40~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux40~4 (
// Equation(s):
// \m1|Mux40~4_combout  = (!\i4|rd [3] & (!\i2|rs1 [3] & (!\i4|rd [4] $ (\i2|rs1 [4])))) # (\i4|rd [3] & (\i2|rs1 [3] & (!\i4|rd [4] $ (\i2|rs1 [4]))))

	.dataa(!\i4|rd [3]),
	.datab(!\i4|rd [4]),
	.datac(!\i2|rs1 [3]),
	.datad(!\i2|rs1 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux40~4 .extended_lut = "off";
defparam \m1|Mux40~4 .lut_mask = 64'h8421842184218421;
defparam \m1|Mux40~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux40~5 (
// Equation(s):
// \m1|Mux40~5_combout  = ( \m1|Mux40~3_combout  & ( \m1|Mux40~4_combout  & ( ((\m1|Mux40~0_combout  & (\m1|Mux40~1_combout  & \m1|Mux40~2_combout ))) # (\f1|always0~0_combout ) ) ) ) # ( !\m1|Mux40~3_combout  & ( \m1|Mux40~4_combout  & ( 
// (\m1|Mux40~0_combout  & (\m1|Mux40~1_combout  & \m1|Mux40~2_combout )) ) ) ) # ( \m1|Mux40~3_combout  & ( !\m1|Mux40~4_combout  & ( (\m1|Mux40~0_combout  & (\m1|Mux40~1_combout  & \m1|Mux40~2_combout )) ) ) ) # ( !\m1|Mux40~3_combout  & ( 
// !\m1|Mux40~4_combout  & ( (\m1|Mux40~0_combout  & (\m1|Mux40~1_combout  & \m1|Mux40~2_combout )) ) ) )

	.dataa(!\m1|Mux40~0_combout ),
	.datab(!\f1|always0~0_combout ),
	.datac(!\m1|Mux40~1_combout ),
	.datad(!\m1|Mux40~2_combout ),
	.datae(!\m1|Mux40~3_combout ),
	.dataf(!\m1|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux40~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux40~5 .extended_lut = "off";
defparam \m1|Mux40~5 .lut_mask = 64'h0005000500053337;
defparam \m1|Mux40~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux40~6 (
// Equation(s):
// \m1|Mux40~6_combout  = ( \m1|Mux40~3_combout  & ( \m1|Mux40~4_combout  & ( (\f1|always0~0_combout  & ((!\m1|Mux40~0_combout ) # ((!\m1|Mux40~1_combout ) # (!\m1|Mux40~2_combout )))) ) ) )

	.dataa(!\m1|Mux40~0_combout ),
	.datab(!\f1|always0~0_combout ),
	.datac(!\m1|Mux40~1_combout ),
	.datad(!\m1|Mux40~2_combout ),
	.datae(!\m1|Mux40~3_combout ),
	.dataf(!\m1|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux40~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux40~6 .extended_lut = "off";
defparam \m1|Mux40~6 .lut_mask = 64'h0000000000003332;
defparam \m1|Mux40~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux61~0 (
// Equation(s):
// \m1|Mux61~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [2]))) # (\m1|Mux40~5_combout  & (\mux3|Y[2]~2_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [2])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [2]))) ) )

	.dataa(!\mux3|Y[2]~2_combout ),
	.datab(!\i2|readdata1 [2]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux61~0 .extended_lut = "off";
defparam \m1|Mux61~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux61~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux11~0 (
// Equation(s):
// \im|Mux11~0_combout  = ( \pc|PC_out [6] & ( \pc|PC_out [0] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [3] & (!\pc|PC_out [1])) # (\pc|PC_out [3] & ((\pc|PC_out [2]) # (\pc|PC_out [1]))))) ) ) ) # ( !\pc|PC_out [6] & ( \pc|PC_out [0] & ( (!\pc|PC_out [2] & 
// (((\pc|PC_out [1])) # (\pc|PC_out [3]))) # (\pc|PC_out [2] & (!\pc|PC_out [4] $ (((!\pc|PC_out [3]) # (!\pc|PC_out [1]))))) ) ) ) # ( \pc|PC_out [6] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & (!\pc|PC_out [4] & (!\pc|PC_out [3] $ (\pc|PC_out [1])))) # 
// (\pc|PC_out [2] & (!\pc|PC_out [3] & (!\pc|PC_out [1] $ (\pc|PC_out [4])))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [6]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux11~0 .extended_lut = "off";
defparam \im|Mux11~0 .lut_mask = 64'h00009802717E9D00;
defparam \im|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux11~1 (
// Equation(s):
// \im|Mux11~1_combout  = ( \pc|PC_out [6] & ( \pc|PC_out [0] & ( (\pc|PC_out [3] & (\pc|PC_out [1] & (\pc|PC_out [2] & \pc|PC_out [4]))) ) ) ) # ( !\pc|PC_out [6] & ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [4]) # ((!\pc|PC_out [1] & \pc|PC_out 
// [2])))) # (\pc|PC_out [3] & (\pc|PC_out [1] & (!\pc|PC_out [2] & \pc|PC_out [4]))) ) ) ) # ( !\pc|PC_out [6] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [2] & (\pc|PC_out [4] & (!\pc|PC_out [3] $ (\pc|PC_out [1])))) # (\pc|PC_out [2] & (\pc|PC_out [3] & 
// (!\pc|PC_out [1] & !\pc|PC_out [4]))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [1]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [4]),
	.datae(!\pc|PC_out [6]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux11~1 .extended_lut = "off";
defparam \im|Mux11~1 .lut_mask = 64'h04900000AA180001;
defparam \im|Mux11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux11~2 (
// Equation(s):
// \im|Mux11~2_combout  = (!\pc|PC_out [5] & (\im|Mux11~0_combout )) # (\pc|PC_out [5] & ((\im|Mux11~1_combout )))

	.dataa(!\im|Mux11~0_combout ),
	.datab(!\im|Mux11~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux11~2 .extended_lut = "off";
defparam \im|Mux11~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux11~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[12] (
	.clk(\clk~input_o ),
	.d(\im|Mux11~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[12] .is_wysiwyg = "true";
defparam \i1|inst[12] .power_up = "low";
// synopsys translate_on

dffeas \i2|funct4_out[0] (
	.clk(\clk~input_o ),
	.d(\i1|inst [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|funct4_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|funct4_out[0] .is_wysiwyg = "true";
defparam \i2|funct4_out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ac|Decoder0~0 (
// Equation(s):
// \ac|Decoder0~0_combout  = (!\i2|funct4_out [1] & !\i2|funct4_out [2])

	.dataa(!\i2|funct4_out [1]),
	.datab(!\i2|funct4_out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|Decoder0~0 .extended_lut = "off";
defparam \ac|Decoder0~0 .lut_mask = 64'h8888888888888888;
defparam \ac|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2|aluop~0 (
// Equation(s):
// \i2|aluop~0_combout  = (\i1|inst [5] & (\i1|inst [4] & (\i1|inst [0] & \i1|inst [1])))

	.dataa(!\i1|inst [5]),
	.datab(!\i1|inst [4]),
	.datac(!\i1|inst [0]),
	.datad(!\i1|inst [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|aluop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|aluop~0 .extended_lut = "off";
defparam \i2|aluop~0 .lut_mask = 64'h0001000100010001;
defparam \i2|aluop~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2|aluop~1 (
// Equation(s):
// \i2|aluop~1_combout  = (\hu|stall~4_combout  & (!\i1|inst [6] & (\i2|Memread~0_combout  & \i2|aluop~0_combout )))

	.dataa(!\hu|stall~4_combout ),
	.datab(!\i1|inst [6]),
	.datac(!\i2|Memread~0_combout ),
	.datad(!\i2|aluop~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|aluop~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|aluop~1 .extended_lut = "off";
defparam \i2|aluop~1 .lut_mask = 64'h0004000400040004;
defparam \i2|aluop~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|aluop[1] (
	.clk(\clk~input_o ),
	.d(\i2|aluop~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|aluop [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|aluop[1] .is_wysiwyg = "true";
defparam \i2|aluop[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ac|Mux1~0 (
// Equation(s):
// \ac|Mux1~0_combout  = (\i2|aluop [1] & (((!\ac|Decoder0~0_combout ) # (\i2|funct4_out [0])) # (\i2|Branch~q )))

	.dataa(!\i2|Branch~q ),
	.datab(!\i2|funct4_out [0]),
	.datac(!\ac|Decoder0~0_combout ),
	.datad(!\i2|aluop [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|Mux1~0 .extended_lut = "off";
defparam \ac|Mux1~0 .lut_mask = 64'h00F700F700F700F7;
defparam \ac|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux25~0 (
// Equation(s):
// \im|Mux25~0_combout  = ( \im|Mux9~1_combout  & ( \im|Mux9~2_combout  & ( (!\pc|PC_out [1] & (((!\pc|PC_out [3]) # (\im|Mux9~0_combout )))) # (\pc|PC_out [1] & (!\pc|PC_out [2] & (!\pc|PC_out [3]))) ) ) ) # ( !\im|Mux9~1_combout  & ( \im|Mux9~2_combout  & 
// ( (!\pc|PC_out [1] & ((!\pc|PC_out [3]) # (\im|Mux9~0_combout ))) ) ) ) # ( \im|Mux9~1_combout  & ( !\im|Mux9~2_combout  & ( (!\pc|PC_out [1] & (((\pc|PC_out [3] & \im|Mux9~0_combout )))) # (\pc|PC_out [1] & (!\pc|PC_out [2] & (!\pc|PC_out [3]))) ) ) ) # 
// ( !\im|Mux9~1_combout  & ( !\im|Mux9~2_combout  & ( (!\pc|PC_out [1] & (\pc|PC_out [3] & \im|Mux9~0_combout )) ) ) )

	.dataa(!\pc|PC_out [1]),
	.datab(!\pc|PC_out [2]),
	.datac(!\pc|PC_out [3]),
	.datad(!\im|Mux9~0_combout ),
	.datae(!\im|Mux9~1_combout ),
	.dataf(!\im|Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux25~0 .extended_lut = "off";
defparam \im|Mux25~0 .lut_mask = 64'h000A404AA0AAE0EA;
defparam \im|Mux25~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[30] (
	.clk(\clk~input_o ),
	.d(\im|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[30] .is_wysiwyg = "true";
defparam \i1|inst[30] .power_up = "low";
// synopsys translate_on

dffeas \i2|funct4_out[3] (
	.clk(\clk~input_o ),
	.d(\i1|inst [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|funct4_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|funct4_out[3] .is_wysiwyg = "true";
defparam \i2|funct4_out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ac|operation[0]~0 (
// Equation(s):
// \ac|operation[0]~0_combout  = ( \i2|aluop [1] & ( !\i2|funct4_out [3] & ( (!\i2|Branch~q  & (\i2|funct4_out [1] & (!\i2|funct4_out [0] & \i2|funct4_out [2]))) ) ) )

	.dataa(!\i2|Branch~q ),
	.datab(!\i2|funct4_out [1]),
	.datac(!\i2|funct4_out [0]),
	.datad(!\i2|funct4_out [2]),
	.datae(!\i2|aluop [1]),
	.dataf(!\i2|funct4_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|operation[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|operation[0]~0 .extended_lut = "off";
defparam \ac|operation[0]~0 .lut_mask = 64'h0000002000000000;
defparam \ac|operation[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ac|Decoder0~1 (
// Equation(s):
// \ac|Decoder0~1_combout  = (!\i2|funct4_out [1] & (!\i2|funct4_out [0] & (!\i2|funct4_out [2] & \i2|funct4_out [3])))

	.dataa(!\i2|funct4_out [1]),
	.datab(!\i2|funct4_out [0]),
	.datac(!\i2|funct4_out [2]),
	.datad(!\i2|funct4_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ac|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ac|Decoder0~1 .extended_lut = "off";
defparam \ac|Decoder0~1 .lut_mask = 64'h0080008000800080;
defparam \ac|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[1]~1_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 61;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 61;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[1] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[1] .is_wysiwyg = "true";
defparam \i2|readdata1[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux62~0 (
// Equation(s):
// \m1|Mux62~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [1]))) # (\m1|Mux40~5_combout  & (\mux3|Y[1]~1_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [1])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [1]))) ) )

	.dataa(!\mux3|Y[1]~1_combout ),
	.datab(!\i2|readdata1 [1]),
	.datac(!\i3|result_out_alu [1]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux62~0 .extended_lut = "off";
defparam \m1|Mux62~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux62~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[0]~0_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 62;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 62;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[0] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[0] .is_wysiwyg = "true";
defparam \i2|readdata1[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux63~0 (
// Equation(s):
// \m1|Mux63~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [0]))) # (\m1|Mux40~5_combout  & (\mux3|Y[0]~0_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [0])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [0]))) ) )

	.dataa(!\mux3|Y[0]~0_combout ),
	.datab(!\i2|readdata1 [0]),
	.datac(!\i3|result_out_alu [0]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux63~0 .extended_lut = "off";
defparam \m1|Mux63~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux63~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~258 (
// Equation(s):
// \alu|Add0~258_cout  = CARRY(( (!\i2|Branch~q  & (\ac|Decoder0~1_combout  & \i2|aluop [1])) # (\i2|Branch~q  & ((!\i2|aluop [1]))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\ac|Decoder0~1_combout ),
	.datab(!\i2|Branch~q ),
	.datac(gnd),
	.datad(!\i2|aluop [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|Add0~258_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~258 .extended_lut = "off";
defparam \alu|Add0~258 .lut_mask = 64'h0000000000003344;
defparam \alu|Add0~258 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( \m1|Mux63~0_combout  ) + ( !\mux1|Y[0]~116_combout  $ (((!\i2|Branch~q  & ((!\ac|Decoder0~1_combout ) # (!\i2|aluop [1]))) # (\i2|Branch~q  & ((\i2|aluop [1]))))) ) + ( \alu|Add0~258_cout  ))
// \alu|Add0~62  = CARRY(( \m1|Mux63~0_combout  ) + ( !\mux1|Y[0]~116_combout  $ (((!\i2|Branch~q  & ((!\ac|Decoder0~1_combout ) # (!\i2|aluop [1]))) # (\i2|Branch~q  & ((\i2|aluop [1]))))) ) + ( \alu|Add0~258_cout  ))

	.dataa(!\ac|Decoder0~1_combout ),
	.datab(!\i2|Branch~q ),
	.datac(!\i2|aluop [1]),
	.datad(!\m1|Mux63~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[0]~116_combout ),
	.datag(gnd),
	.cin(\alu|Add0~258_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(\alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000CB34000000FF;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( \m1|Mux62~0_combout  ) + ( !\mux1|Y[1]~120_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~62  ))
// \alu|Add0~58  = CARRY(( \m1|Mux62~0_combout  ) + ( !\mux1|Y[1]~120_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~62  ))

	.dataa(!\ac|Decoder0~1_combout ),
	.datab(!\i2|aluop [1]),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux62~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[1]~120_combout ),
	.datag(gnd),
	.cin(\alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h0000E31C000000FF;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~69 (
// Equation(s):
// \alu|Add0~69_sumout  = SUM(( \m1|Mux61~0_combout  ) + ( !\mux1|Y[2]~56_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~58  ))
// \alu|Add0~70  = CARRY(( \m1|Mux61~0_combout  ) + ( !\mux1|Y[2]~56_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~58  ))

	.dataa(!\ac|Decoder0~1_combout ),
	.datab(!\i2|aluop [1]),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux61~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[2]~56_combout ),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~69_sumout ),
	.cout(\alu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~69 .extended_lut = "off";
defparam \alu|Add0~69 .lut_mask = 64'h0000E31C000000FF;
defparam \alu|Add0~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~17 (
// Equation(s):
// \i3|result_out_alu~17_combout  = ( \alu|Add0~69_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[2]~56_combout  & \m1|Mux61~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux61~0_combout )) # (\mux1|Y[2]~56_combout 
// ))) ) ) # ( !\alu|Add0~69_sumout  & ( (!\mux1|Y[2]~56_combout  & (\m1|Mux61~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[2]~56_combout  & (((\m1|Mux61~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[2]~56_combout ),
	.datab(!\m1|Mux61~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~69_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~17 .extended_lut = "off";
defparam \i3|result_out_alu~17 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~17 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[2] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[2] .is_wysiwyg = "true";
defparam \i3|result_out_alu[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~12 (
// Equation(s):
// \datamem|Decoder1~12_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~12 .extended_lut = "off";
defparam \datamem|Decoder1~12 .lut_mask = 64'h0000000080000000;
defparam \datamem|Decoder1~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~15 (
// Equation(s):
// \datamem|Decoder2~15_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~15 .extended_lut = "off";
defparam \datamem|Decoder2~15 .lut_mask = 64'h8000000000000000;
defparam \datamem|Decoder2~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~329 (
// Equation(s):
// \datamem|mem~329_combout  = ( \i3|writedata_out [17] & ( ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [1])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [9])))) # (\datamem|Decoder2~15_combout ) ) ) # ( !\i3|writedata_out [17] & ( 
// (!\datamem|Decoder2~15_combout  & ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [1])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [9]))))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~15_combout ),
	.datac(!\i3|writedata_out [1]),
	.datad(!\i3|writedata_out [9]),
	.datae(!\i3|writedata_out [17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~329 .extended_lut = "off";
defparam \datamem|mem~329 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \datamem|mem~329 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder0~5 (
// Equation(s):
// \datamem|Decoder0~5_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder0~5 .extended_lut = "off";
defparam \datamem|Decoder0~5 .lut_mask = 64'h2000000000000000;
defparam \datamem|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[2][7]~93 (
// Equation(s):
// \datamem|mem[2][7]~93_combout  = (\i3|Memwrite~q  & (((\datamem|Decoder0~5_combout ) # (\datamem|Decoder2~15_combout )) # (\datamem|Decoder1~12_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~12_combout ),
	.datac(!\datamem|Decoder2~15_combout ),
	.datad(!\datamem|Decoder0~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[2][7]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[2][7]~93 .extended_lut = "off";
defparam \datamem|mem[2][7]~93 .lut_mask = 64'h1555155515551555;
defparam \datamem|mem[2][7]~93 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[2][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~329_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[2][7]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[2][1] .is_wysiwyg = "true";
defparam \datamem|mem[2][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~16 (
// Equation(s):
// \datamem|Decoder1~16_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~16 .extended_lut = "off";
defparam \datamem|Decoder1~16 .lut_mask = 64'h0000000040000000;
defparam \datamem|Decoder1~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~16 (
// Equation(s):
// \datamem|Decoder2~16_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~16 .extended_lut = "off";
defparam \datamem|Decoder2~16 .lut_mask = 64'h2000000000000000;
defparam \datamem|Decoder2~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[34][0]~94 (
// Equation(s):
// \datamem|mem[34][0]~94_combout  = (!\datamem|Decoder1~16_combout  & !\datamem|Decoder2~16_combout )

	.dataa(!\datamem|Decoder1~16_combout ),
	.datab(!\datamem|Decoder2~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[34][0]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[34][0]~94 .extended_lut = "off";
defparam \datamem|mem[34][0]~94 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[34][0]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~2 (
// Equation(s):
// \datamem|Decoder1~2_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~2 .extended_lut = "off";
defparam \datamem|Decoder1~2 .lut_mask = 64'h0000000000000002;
defparam \datamem|Decoder1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[34][0]~95 (
// Equation(s):
// \datamem|mem[34][0]~95_combout  = (!\datamem|Decoder1~2_combout  & !\datamem|Decoder2~16_combout )

	.dataa(!\datamem|Decoder1~2_combout ),
	.datab(!\datamem|Decoder2~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[34][0]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[34][0]~95 .extended_lut = "off";
defparam \datamem|mem[34][0]~95 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[34][0]~95 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~330 (
// Equation(s):
// \datamem|mem~330_combout  = ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[34][0]~94_combout ),
	.dataf(!\datamem|mem[34][0]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~330 .extended_lut = "off";
defparam \datamem|mem~330 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~330 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~13 (
// Equation(s):
// \datamem|Decoder1~13_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~13 .extended_lut = "off";
defparam \datamem|Decoder1~13 .lut_mask = 64'h0000000000008000;
defparam \datamem|Decoder1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~6 (
// Equation(s):
// \datamem|Decoder2~6_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~6 .extended_lut = "off";
defparam \datamem|Decoder2~6 .lut_mask = 64'h0000000080000000;
defparam \datamem|Decoder2~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[8][6]~53 (
// Equation(s):
// \datamem|mem[8][6]~53_combout  = (!\datamem|Decoder1~13_combout  & !\datamem|Decoder2~6_combout )

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder2~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[8][6]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[8][6]~53 .extended_lut = "off";
defparam \datamem|mem[8][6]~53 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[8][6]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[4][4]~54 (
// Equation(s):
// \datamem|mem[4][4]~54_combout  = (!\datamem|Decoder1~12_combout  & !\datamem|Decoder2~6_combout )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[4][4]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[4][4]~54 .extended_lut = "off";
defparam \datamem|mem[4][4]~54 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[4][4]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~314 (
// Equation(s):
// \datamem|mem~314_combout  = ( \datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[8][6]~53_combout ),
	.dataf(!\datamem|mem[4][4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~314 .extended_lut = "off";
defparam \datamem|mem~314 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~314 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~7 (
// Equation(s):
// \datamem|Decoder4~7_combout  = ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~7 .extended_lut = "off";
defparam \datamem|Decoder4~7 .lut_mask = 64'h8000000000000000;
defparam \datamem|Decoder4~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder0~4 (
// Equation(s):
// \datamem|Decoder0~4_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder0~4 .extended_lut = "off";
defparam \datamem|Decoder0~4 .lut_mask = 64'h0800000000000000;
defparam \datamem|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[4][7]~56 (
// Equation(s):
// \datamem|mem[4][7]~56_combout  = ( \datamem|Decoder0~4_combout  & ( \i3|Memwrite~q  ) ) # ( !\datamem|Decoder0~4_combout  & ( (\i3|Memwrite~q  & (((!\datamem|mem[4][4]~54_combout ) # (\datamem|Decoder4~7_combout )) # (\datamem|Decoder1~13_combout ))) ) )

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~13_combout ),
	.datac(!\datamem|mem[4][4]~54_combout ),
	.datad(!\datamem|Decoder4~7_combout ),
	.datae(!\datamem|Decoder0~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[4][7]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[4][7]~56 .extended_lut = "off";
defparam \datamem|mem[4][7]~56 .lut_mask = 64'h5155555551555555;
defparam \datamem|mem[4][7]~56 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[4][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~314_combout ),
	.asdata(\i3|writedata_out [33]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder4~7_combout ),
	.ena(\datamem|mem[4][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[4][1] .is_wysiwyg = "true";
defparam \datamem|mem[4][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~17 (
// Equation(s):
// \datamem|Decoder1~17_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~17 .extended_lut = "off";
defparam \datamem|Decoder1~17 .lut_mask = 64'h0000000000004000;
defparam \datamem|Decoder1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~8 (
// Equation(s):
// \datamem|Decoder2~8_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~8 .extended_lut = "off";
defparam \datamem|Decoder2~8 .lut_mask = 64'h0000000020000000;
defparam \datamem|Decoder2~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[40][4]~57 (
// Equation(s):
// \datamem|mem[40][4]~57_combout  = (!\datamem|Decoder1~17_combout  & !\datamem|Decoder2~8_combout )

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder2~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[40][4]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[40][4]~57 .extended_lut = "off";
defparam \datamem|mem[40][4]~57 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[40][4]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[36][0]~58 (
// Equation(s):
// \datamem|mem[36][0]~58_combout  = (!\datamem|Decoder1~16_combout  & !\datamem|Decoder2~8_combout )

	.dataa(!\datamem|Decoder1~16_combout ),
	.datab(!\datamem|Decoder2~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[36][0]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[36][0]~58 .extended_lut = "off";
defparam \datamem|mem[36][0]~58 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[36][0]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~315 (
// Equation(s):
// \datamem|mem~315_combout  = ( \datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[40][4]~57_combout ),
	.dataf(!\datamem|mem[36][0]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~315 .extended_lut = "off";
defparam \datamem|mem~315 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~315 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~15 (
// Equation(s):
// \datamem|Decoder1~15_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~15 .extended_lut = "off";
defparam \datamem|Decoder1~15 .lut_mask = 64'h0000000000800000;
defparam \datamem|Decoder1~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~23 (
// Equation(s):
// \datamem|Decoder2~23_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~23 .extended_lut = "off";
defparam \datamem|Decoder2~23 .lut_mask = 64'h0000800000000000;
defparam \datamem|Decoder2~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[10][6]~115 (
// Equation(s):
// \datamem|mem[10][6]~115_combout  = (!\datamem|Decoder1~15_combout  & !\datamem|Decoder2~23_combout )

	.dataa(!\datamem|Decoder1~15_combout ),
	.datab(!\datamem|Decoder2~23_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[10][6]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[10][6]~115 .extended_lut = "off";
defparam \datamem|mem[10][6]~115 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[10][6]~115 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[6][0]~136 (
// Equation(s):
// \datamem|mem[6][0]~136_combout  = (!\datamem|Decoder1~13_combout  & !\datamem|Decoder2~23_combout )

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder2~23_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[6][0]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[6][0]~136 .extended_lut = "off";
defparam \datamem|mem[6][0]~136 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[6][0]~136 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~344 (
// Equation(s):
// \datamem|mem~344_combout  = ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[10][6]~115_combout ),
	.dataf(!\datamem|mem[6][0]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~344 .extended_lut = "off";
defparam \datamem|mem~344 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~344 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~9 (
// Equation(s):
// \datamem|Decoder4~9_combout  = ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( (!\i3|result_out_alu [1] & (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~9 .extended_lut = "off";
defparam \datamem|Decoder4~9 .lut_mask = 64'h2000000000000000;
defparam \datamem|Decoder4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~45 (
// Equation(s):
// \datamem|Decoder1~45_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~45 .extended_lut = "off";
defparam \datamem|Decoder1~45 .lut_mask = 64'h0080000000000000;
defparam \datamem|Decoder1~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~38 (
// Equation(s):
// \datamem|Decoder2~38_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~38 .extended_lut = "off";
defparam \datamem|Decoder2~38 .lut_mask = 64'h0000000040000000;
defparam \datamem|Decoder2~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[9][4]~188 (
// Equation(s):
// \datamem|mem[9][4]~188_combout  = (!\datamem|Decoder1~45_combout  & !\datamem|Decoder2~38_combout )

	.dataa(!\datamem|Decoder1~45_combout ),
	.datab(!\datamem|Decoder2~38_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[9][4]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[9][4]~188 .extended_lut = "off";
defparam \datamem|mem[9][4]~188 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[9][4]~188 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~46 (
// Equation(s):
// \datamem|Decoder1~46_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~46 .extended_lut = "off";
defparam \datamem|Decoder1~46 .lut_mask = 64'h0000800000000000;
defparam \datamem|Decoder1~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[5][6]~205 (
// Equation(s):
// \datamem|mem[5][6]~205_combout  = (!\datamem|Decoder2~38_combout  & !\datamem|Decoder1~46_combout )

	.dataa(!\datamem|Decoder2~38_combout ),
	.datab(!\datamem|Decoder1~46_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[5][6]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[5][6]~205 .extended_lut = "off";
defparam \datamem|mem[5][6]~205 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[5][6]~205 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~374 (
// Equation(s):
// \datamem|mem~374_combout  = ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[9][4]~188_combout ),
	.dataf(!\datamem|mem[5][6]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~374 .extended_lut = "off";
defparam \datamem|mem~374 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~374 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~375 (
// Equation(s):
// \datamem|mem~375_combout  = ( \datamem|mem~374_combout  & ( (!\datamem|Decoder1~30_combout  & ((!\datamem|Decoder4~9_combout ) # ((\i3|writedata_out [33])))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [41])))) ) ) # ( 
// !\datamem|mem~374_combout  & ( (!\datamem|Decoder1~30_combout  & (\datamem|Decoder4~9_combout  & (\i3|writedata_out [33]))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [41])))) ) )

	.dataa(!\datamem|Decoder1~30_combout ),
	.datab(!\datamem|Decoder4~9_combout ),
	.datac(!\i3|writedata_out [33]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem~374_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~375_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~375 .extended_lut = "off";
defparam \datamem|mem~375 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~375 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[5][7]~1237 (
// Equation(s):
// \datamem|mem[5][7]~1237_combout  = ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & ((!\i3|result_out_alu [1]) # (!\i3|result_out_alu [2])))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[5][7]~1237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[5][7]~1237 .extended_lut = "off";
defparam \datamem|mem[5][7]~1237 .lut_mask = 64'h00000000E0000000;
defparam \datamem|mem[5][7]~1237 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[5][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~375_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[5][7]~1237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[5][1] .is_wysiwyg = "true";
defparam \datamem|mem[5][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~49 (
// Equation(s):
// \datamem|Decoder1~49_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~49 .extended_lut = "off";
defparam \datamem|Decoder1~49 .lut_mask = 64'h0040000000000000;
defparam \datamem|Decoder1~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~40 (
// Equation(s):
// \datamem|Decoder2~40_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~40 .extended_lut = "off";
defparam \datamem|Decoder2~40 .lut_mask = 64'h0000000010000000;
defparam \datamem|Decoder2~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[41][4]~193 (
// Equation(s):
// \datamem|mem[41][4]~193_combout  = (!\datamem|Decoder1~49_combout  & !\datamem|Decoder2~40_combout )

	.dataa(!\datamem|Decoder1~49_combout ),
	.datab(!\datamem|Decoder2~40_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[41][4]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[41][4]~193 .extended_lut = "off";
defparam \datamem|mem[41][4]~193 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[41][4]~193 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~50 (
// Equation(s):
// \datamem|Decoder1~50_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~50 .extended_lut = "off";
defparam \datamem|Decoder1~50 .lut_mask = 64'h0000400000000000;
defparam \datamem|Decoder1~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[37][5]~208 (
// Equation(s):
// \datamem|mem[37][5]~208_combout  = (!\datamem|Decoder2~40_combout  & !\datamem|Decoder1~50_combout )

	.dataa(!\datamem|Decoder2~40_combout ),
	.datab(!\datamem|Decoder1~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[37][5]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[37][5]~208 .extended_lut = "off";
defparam \datamem|mem[37][5]~208 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[37][5]~208 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~376 (
// Equation(s):
// \datamem|mem~376_combout  = ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[41][4]~193_combout ),
	.dataf(!\datamem|mem[37][5]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~376 .extended_lut = "off";
defparam \datamem|mem~376 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~376 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[37][5]~1236 (
// Equation(s):
// \datamem|mem[37][5]~1236_combout  = ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[37][5]~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[37][5]~1236 .extended_lut = "off";
defparam \datamem|mem[37][5]~1236 .lut_mask = 64'h0000800000008000;
defparam \datamem|mem[37][5]~1236 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~31 (
// Equation(s):
// \datamem|Decoder1~31_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~31 .extended_lut = "off";
defparam \datamem|Decoder1~31 .lut_mask = 64'h4000000000000000;
defparam \datamem|Decoder1~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~31 (
// Equation(s):
// \datamem|Decoder2~31_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~31 .extended_lut = "off";
defparam \datamem|Decoder2~31 .lut_mask = 64'h0000000000000004;
defparam \datamem|Decoder2~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[33][3]~170 (
// Equation(s):
// \datamem|mem[33][3]~170_combout  = (!\datamem|Decoder1~31_combout  & !\datamem|Decoder2~31_combout )

	.dataa(!\datamem|Decoder1~31_combout ),
	.datab(!\datamem|Decoder2~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[33][3]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[33][3]~170 .extended_lut = "off";
defparam \datamem|mem[33][3]~170 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[33][3]~170 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~377 (
// Equation(s):
// \datamem|mem~377_combout  = ( \datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem~376_combout  ) ) ) # ( 
// \datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~376_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[37][5]~1236_combout ),
	.dataf(!\datamem|mem[33][3]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~377_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~377 .extended_lut = "off";
defparam \datamem|mem~377 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~377 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~32 (
// Equation(s):
// \datamem|Decoder1~32_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~32 .extended_lut = "off";
defparam \datamem|Decoder1~32 .lut_mask = 64'h0000000200000000;
defparam \datamem|Decoder1~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[37][7]~1235 (
// Equation(s):
// \datamem|mem[37][7]~1235_combout  = ( \i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & ((!\i3|result_out_alu [1]) # (!\i3|result_out_alu [2])))) ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( 
// (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[37][7]~1235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[37][7]~1235 .extended_lut = "off";
defparam \datamem|mem[37][7]~1235 .lut_mask = 64'h000000000001E000;
defparam \datamem|mem[37][7]~1235 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[37][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~377_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~32_combout ),
	.ena(\datamem|mem[37][7]~1235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[37][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[37][1] .is_wysiwyg = "true";
defparam \datamem|mem[37][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~53 (
// Equation(s):
// \datamem|Decoder1~53_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~53 .extended_lut = "off";
defparam \datamem|Decoder1~53 .lut_mask = 64'h0020000000000000;
defparam \datamem|Decoder1~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~42 (
// Equation(s):
// \datamem|Decoder2~42_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~42 .extended_lut = "off";
defparam \datamem|Decoder2~42 .lut_mask = 64'h0000000004000000;
defparam \datamem|Decoder2~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[25][6]~198 (
// Equation(s):
// \datamem|mem[25][6]~198_combout  = (!\datamem|Decoder1~53_combout  & !\datamem|Decoder2~42_combout )

	.dataa(!\datamem|Decoder1~53_combout ),
	.datab(!\datamem|Decoder2~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[25][6]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[25][6]~198 .extended_lut = "off";
defparam \datamem|mem[25][6]~198 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[25][6]~198 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~54 (
// Equation(s):
// \datamem|Decoder1~54_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~54 .extended_lut = "off";
defparam \datamem|Decoder1~54 .lut_mask = 64'h0000200000000000;
defparam \datamem|Decoder1~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[21][3]~211 (
// Equation(s):
// \datamem|mem[21][3]~211_combout  = (!\datamem|Decoder2~42_combout  & !\datamem|Decoder1~54_combout )

	.dataa(!\datamem|Decoder2~42_combout ),
	.datab(!\datamem|Decoder1~54_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[21][3]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[21][3]~211 .extended_lut = "off";
defparam \datamem|mem[21][3]~211 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[21][3]~211 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~378 (
// Equation(s):
// \datamem|mem~378_combout  = ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[25][6]~198_combout ),
	.dataf(!\datamem|mem[21][3]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~378 .extended_lut = "off";
defparam \datamem|mem~378 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~378 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[21][3]~1234 (
// Equation(s):
// \datamem|mem[21][3]~1234_combout  = ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[21][3]~1234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[21][3]~1234 .extended_lut = "off";
defparam \datamem|mem[21][3]~1234 .lut_mask = 64'h0080000000800000;
defparam \datamem|mem[21][3]~1234 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~35 (
// Equation(s):
// \datamem|Decoder1~35_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~35 .extended_lut = "off";
defparam \datamem|Decoder1~35 .lut_mask = 64'h2000000000000000;
defparam \datamem|Decoder1~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~33 (
// Equation(s):
// \datamem|Decoder2~33_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~33 .extended_lut = "off";
defparam \datamem|Decoder2~33 .lut_mask = 64'h0000000000000040;
defparam \datamem|Decoder2~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[17][7]~175 (
// Equation(s):
// \datamem|mem[17][7]~175_combout  = (!\datamem|Decoder1~35_combout  & !\datamem|Decoder2~33_combout )

	.dataa(!\datamem|Decoder1~35_combout ),
	.datab(!\datamem|Decoder2~33_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[17][7]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[17][7]~175 .extended_lut = "off";
defparam \datamem|mem[17][7]~175 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[17][7]~175 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~379 (
// Equation(s):
// \datamem|mem~379_combout  = ( \datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem~378_combout  ) ) ) # ( 
// \datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~378_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[21][3]~1234_combout ),
	.dataf(!\datamem|mem[17][7]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~379_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~379 .extended_lut = "off";
defparam \datamem|mem~379 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~379 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~36 (
// Equation(s):
// \datamem|Decoder1~36_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~36 .extended_lut = "off";
defparam \datamem|Decoder1~36 .lut_mask = 64'h0000000800000000;
defparam \datamem|Decoder1~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[21][7]~1233 (
// Equation(s):
// \datamem|mem[21][7]~1233_combout  = ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [3] & (\i3|result_out_alu [4] & ((!\i3|result_out_alu [1]) # (!\i3|result_out_alu [2])))) # (\i3|result_out_alu [3] & (\i3|result_out_alu [1] & 
// (\i3|result_out_alu [2] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[21][7]~1233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[21][7]~1233 .extended_lut = "off";
defparam \datamem|mem[21][7]~1233 .lut_mask = 64'h0000000001E00000;
defparam \datamem|mem[21][7]~1233 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[21][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~379_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~36_combout ),
	.ena(\datamem|mem[21][7]~1233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[21][1] .is_wysiwyg = "true";
defparam \datamem|mem[21][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~57 (
// Equation(s):
// \datamem|Decoder1~57_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~57 .extended_lut = "off";
defparam \datamem|Decoder1~57 .lut_mask = 64'h0010000000000000;
defparam \datamem|Decoder1~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~44 (
// Equation(s):
// \datamem|Decoder2~44_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~44 .extended_lut = "off";
defparam \datamem|Decoder2~44 .lut_mask = 64'h0000000001000000;
defparam \datamem|Decoder2~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[57][2]~203 (
// Equation(s):
// \datamem|mem[57][2]~203_combout  = (!\datamem|Decoder1~57_combout  & !\datamem|Decoder2~44_combout )

	.dataa(!\datamem|Decoder1~57_combout ),
	.datab(!\datamem|Decoder2~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[57][2]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[57][2]~203 .extended_lut = "off";
defparam \datamem|mem[57][2]~203 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[57][2]~203 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~58 (
// Equation(s):
// \datamem|Decoder1~58_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~58 .extended_lut = "off";
defparam \datamem|Decoder1~58 .lut_mask = 64'h0000100000000000;
defparam \datamem|Decoder1~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[53][4]~214 (
// Equation(s):
// \datamem|mem[53][4]~214_combout  = (!\datamem|Decoder2~44_combout  & !\datamem|Decoder1~58_combout )

	.dataa(!\datamem|Decoder2~44_combout ),
	.datab(!\datamem|Decoder1~58_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[53][4]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[53][4]~214 .extended_lut = "off";
defparam \datamem|mem[53][4]~214 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[53][4]~214 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~380 (
// Equation(s):
// \datamem|mem~380_combout  = ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[57][2]~203_combout ),
	.dataf(!\datamem|mem[53][4]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~380 .extended_lut = "off";
defparam \datamem|mem~380 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~380 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[53][4]~1232 (
// Equation(s):
// \datamem|mem[53][4]~1232_combout  = ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[53][4]~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[53][4]~1232 .extended_lut = "off";
defparam \datamem|mem[53][4]~1232 .lut_mask = 64'h0000008000000080;
defparam \datamem|mem[53][4]~1232 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~39 (
// Equation(s):
// \datamem|Decoder1~39_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~39 .extended_lut = "off";
defparam \datamem|Decoder1~39 .lut_mask = 64'h1000000000000000;
defparam \datamem|Decoder1~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~35 (
// Equation(s):
// \datamem|Decoder2~35_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~35 .extended_lut = "off";
defparam \datamem|Decoder2~35 .lut_mask = 64'h0000000000000010;
defparam \datamem|Decoder2~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[49][7]~180 (
// Equation(s):
// \datamem|mem[49][7]~180_combout  = (!\datamem|Decoder1~39_combout  & !\datamem|Decoder2~35_combout )

	.dataa(!\datamem|Decoder1~39_combout ),
	.datab(!\datamem|Decoder2~35_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[49][7]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[49][7]~180 .extended_lut = "off";
defparam \datamem|mem[49][7]~180 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[49][7]~180 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~381 (
// Equation(s):
// \datamem|mem~381_combout  = ( \datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem~380_combout  ) ) ) # ( 
// \datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~380_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[53][4]~1232_combout ),
	.dataf(!\datamem|mem[49][7]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~381_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~381 .extended_lut = "off";
defparam \datamem|mem~381 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~381 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~40 (
// Equation(s):
// \datamem|Decoder1~40_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~40 .extended_lut = "off";
defparam \datamem|Decoder1~40 .lut_mask = 64'h0000000400000000;
defparam \datamem|Decoder1~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[53][7]~1231 (
// Equation(s):
// \datamem|mem[53][7]~1231_combout  = ( \i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [3] & (\i3|result_out_alu [4] & ((!\i3|result_out_alu [1]) # (!\i3|result_out_alu [2])))) # (\i3|result_out_alu [3] & (\i3|result_out_alu [1] & 
// (\i3|result_out_alu [2] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[53][7]~1231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[53][7]~1231 .extended_lut = "off";
defparam \datamem|mem[53][7]~1231 .lut_mask = 64'h00000000000001E0;
defparam \datamem|mem[53][7]~1231 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[53][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~381_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~40_combout ),
	.ena(\datamem|mem[53][7]~1231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[53][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[53][1] .is_wysiwyg = "true";
defparam \datamem|mem[53][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~10 (
// Equation(s):
// \datamem|Mux62~10_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[53][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[21][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[37][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[5][1]~q  ) ) )

	.dataa(!\datamem|mem[5][1]~q ),
	.datab(!\datamem|mem[37][1]~q ),
	.datac(!\datamem|mem[21][1]~q ),
	.datad(!\datamem|mem[53][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~10 .extended_lut = "off";
defparam \datamem|Mux62~10 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~37 (
// Equation(s):
// \datamem|Decoder1~37_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~37 .extended_lut = "off";
defparam \datamem|Decoder1~37 .lut_mask = 64'h0008000000000000;
defparam \datamem|Decoder1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~34 (
// Equation(s):
// \datamem|Decoder2~34_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~34 .extended_lut = "off";
defparam \datamem|Decoder2~34 .lut_mask = 64'h0000000000400000;
defparam \datamem|Decoder2~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[17][7]~178 (
// Equation(s):
// \datamem|mem[17][7]~178_combout  = (!\datamem|Decoder1~37_combout  & !\datamem|Decoder2~34_combout )

	.dataa(!\datamem|Decoder1~37_combout ),
	.datab(!\datamem|Decoder2~34_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[17][7]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[17][7]~178 .extended_lut = "off";
defparam \datamem|mem[17][7]~178 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[17][7]~178 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~38 (
// Equation(s):
// \datamem|Decoder1~38_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~38 .extended_lut = "off";
defparam \datamem|Decoder1~38 .lut_mask = 64'h0000080000000000;
defparam \datamem|Decoder1~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[13][4]~217 (
// Equation(s):
// \datamem|mem[13][4]~217_combout  = (!\datamem|Decoder2~34_combout  & !\datamem|Decoder1~38_combout )

	.dataa(!\datamem|Decoder2~34_combout ),
	.datab(!\datamem|Decoder1~38_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[13][4]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[13][4]~217 .extended_lut = "off";
defparam \datamem|mem[13][4]~217 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[13][4]~217 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~382 (
// Equation(s):
// \datamem|mem~382_combout  = ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[17][7]~178_combout ),
	.dataf(!\datamem|mem[13][4]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~382 .extended_lut = "off";
defparam \datamem|mem~382 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~382 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[13][4]~1230 (
// Equation(s):
// \datamem|mem[13][4]~1230_combout  = ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[13][4]~1230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[13][4]~1230 .extended_lut = "off";
defparam \datamem|mem[13][4]~1230 .lut_mask = 64'h0800000008000000;
defparam \datamem|mem[13][4]~1230 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~43 (
// Equation(s):
// \datamem|Decoder1~43_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~43 .extended_lut = "off";
defparam \datamem|Decoder1~43 .lut_mask = 64'h0800000000000000;
defparam \datamem|Decoder1~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~37 (
// Equation(s):
// \datamem|Decoder2~37_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~37 .extended_lut = "off";
defparam \datamem|Decoder2~37 .lut_mask = 64'h0000000000004000;
defparam \datamem|Decoder2~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[9][4]~185 (
// Equation(s):
// \datamem|mem[9][4]~185_combout  = (!\datamem|Decoder1~43_combout  & !\datamem|Decoder2~37_combout )

	.dataa(!\datamem|Decoder1~43_combout ),
	.datab(!\datamem|Decoder2~37_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[9][4]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[9][4]~185 .extended_lut = "off";
defparam \datamem|mem[9][4]~185 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[9][4]~185 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~383 (
// Equation(s):
// \datamem|mem~383_combout  = ( \datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem~382_combout  ) ) ) # ( 
// \datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~382_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[13][4]~1230_combout ),
	.dataf(!\datamem|mem[9][4]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~383_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~383 .extended_lut = "off";
defparam \datamem|mem~383 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~383 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~44 (
// Equation(s):
// \datamem|Decoder1~44_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~44 .extended_lut = "off";
defparam \datamem|Decoder1~44 .lut_mask = 64'h0000008000000000;
defparam \datamem|Decoder1~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[13][7]~1229 (
// Equation(s):
// \datamem|mem[13][7]~1229_combout  = ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] $ (((!\i3|result_out_alu [1]) # (!\i3|result_out_alu [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[13][7]~1229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[13][7]~1229 .extended_lut = "off";
defparam \datamem|mem[13][7]~1229 .lut_mask = 64'h000000001E000000;
defparam \datamem|mem[13][7]~1229 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[13][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~383_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~44_combout ),
	.ena(\datamem|mem[13][7]~1229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[13][1] .is_wysiwyg = "true";
defparam \datamem|mem[13][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~41 (
// Equation(s):
// \datamem|Decoder1~41_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~41 .extended_lut = "off";
defparam \datamem|Decoder1~41 .lut_mask = 64'h0004000000000000;
defparam \datamem|Decoder1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~36 (
// Equation(s):
// \datamem|Decoder2~36_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~36 .extended_lut = "off";
defparam \datamem|Decoder2~36 .lut_mask = 64'h0000000000100000;
defparam \datamem|Decoder2~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[49][7]~183 (
// Equation(s):
// \datamem|mem[49][7]~183_combout  = (!\datamem|Decoder1~41_combout  & !\datamem|Decoder2~36_combout )

	.dataa(!\datamem|Decoder1~41_combout ),
	.datab(!\datamem|Decoder2~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[49][7]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[49][7]~183 .extended_lut = "off";
defparam \datamem|mem[49][7]~183 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[49][7]~183 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~42 (
// Equation(s):
// \datamem|Decoder1~42_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~42 .extended_lut = "off";
defparam \datamem|Decoder1~42 .lut_mask = 64'h0000040000000000;
defparam \datamem|Decoder1~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[45][2]~220 (
// Equation(s):
// \datamem|mem[45][2]~220_combout  = (!\datamem|Decoder2~36_combout  & !\datamem|Decoder1~42_combout )

	.dataa(!\datamem|Decoder2~36_combout ),
	.datab(!\datamem|Decoder1~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[45][2]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[45][2]~220 .extended_lut = "off";
defparam \datamem|mem[45][2]~220 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[45][2]~220 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~384 (
// Equation(s):
// \datamem|mem~384_combout  = ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[49][7]~183_combout ),
	.dataf(!\datamem|mem[45][2]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~384 .extended_lut = "off";
defparam \datamem|mem~384 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~384 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[45][2]~1228 (
// Equation(s):
// \datamem|mem[45][2]~1228_combout  = ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[45][2]~1228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[45][2]~1228 .extended_lut = "off";
defparam \datamem|mem[45][2]~1228 .lut_mask = 64'h0000080000000800;
defparam \datamem|mem[45][2]~1228 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~47 (
// Equation(s):
// \datamem|Decoder1~47_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~47 .extended_lut = "off";
defparam \datamem|Decoder1~47 .lut_mask = 64'h0400000000000000;
defparam \datamem|Decoder1~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~39 (
// Equation(s):
// \datamem|Decoder2~39_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~39 .extended_lut = "off";
defparam \datamem|Decoder2~39 .lut_mask = 64'h0000000000001000;
defparam \datamem|Decoder2~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[41][4]~190 (
// Equation(s):
// \datamem|mem[41][4]~190_combout  = (!\datamem|Decoder1~47_combout  & !\datamem|Decoder2~39_combout )

	.dataa(!\datamem|Decoder1~47_combout ),
	.datab(!\datamem|Decoder2~39_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[41][4]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[41][4]~190 .extended_lut = "off";
defparam \datamem|mem[41][4]~190 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[41][4]~190 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~385 (
// Equation(s):
// \datamem|mem~385_combout  = ( \datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem~384_combout  ) ) ) # ( 
// \datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~384_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[45][2]~1228_combout ),
	.dataf(!\datamem|mem[41][4]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~385_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~385 .extended_lut = "off";
defparam \datamem|mem~385 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~385 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~48 (
// Equation(s):
// \datamem|Decoder1~48_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~48 .extended_lut = "off";
defparam \datamem|Decoder1~48 .lut_mask = 64'h0000004000000000;
defparam \datamem|Decoder1~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[45][7]~1227 (
// Equation(s):
// \datamem|mem[45][7]~1227_combout  = ( \i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] $ (((!\i3|result_out_alu [1]) # (!\i3|result_out_alu [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[45][7]~1227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[45][7]~1227 .extended_lut = "off";
defparam \datamem|mem[45][7]~1227 .lut_mask = 64'h0000000000001E00;
defparam \datamem|mem[45][7]~1227 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[45][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~385_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~48_combout ),
	.ena(\datamem|mem[45][7]~1227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[45][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[45][1] .is_wysiwyg = "true";
defparam \datamem|mem[45][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~33 (
// Equation(s):
// \datamem|Decoder1~33_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~33 .extended_lut = "off";
defparam \datamem|Decoder1~33 .lut_mask = 64'h0002000000000000;
defparam \datamem|Decoder1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~32 (
// Equation(s):
// \datamem|Decoder2~32_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~32 .extended_lut = "off";
defparam \datamem|Decoder2~32 .lut_mask = 64'h0000000000040000;
defparam \datamem|Decoder2~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[33][3]~173 (
// Equation(s):
// \datamem|mem[33][3]~173_combout  = (!\datamem|Decoder1~33_combout  & !\datamem|Decoder2~32_combout )

	.dataa(!\datamem|Decoder1~33_combout ),
	.datab(!\datamem|Decoder2~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[33][3]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[33][3]~173 .extended_lut = "off";
defparam \datamem|mem[33][3]~173 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[33][3]~173 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~34 (
// Equation(s):
// \datamem|Decoder1~34_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~34 .extended_lut = "off";
defparam \datamem|Decoder1~34 .lut_mask = 64'h0000020000000000;
defparam \datamem|Decoder1~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[29][6]~223 (
// Equation(s):
// \datamem|mem[29][6]~223_combout  = (!\datamem|Decoder2~32_combout  & !\datamem|Decoder1~34_combout )

	.dataa(!\datamem|Decoder2~32_combout ),
	.datab(!\datamem|Decoder1~34_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[29][6]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[29][6]~223 .extended_lut = "off";
defparam \datamem|mem[29][6]~223 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[29][6]~223 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~386 (
// Equation(s):
// \datamem|mem~386_combout  = ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[33][3]~173_combout ),
	.dataf(!\datamem|mem[29][6]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~386 .extended_lut = "off";
defparam \datamem|mem~386 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~386 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[29][6]~1226 (
// Equation(s):
// \datamem|mem[29][6]~1226_combout  = ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[29][6]~1226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[29][6]~1226 .extended_lut = "off";
defparam \datamem|mem[29][6]~1226 .lut_mask = 64'h0008000000080000;
defparam \datamem|mem[29][6]~1226 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~51 (
// Equation(s):
// \datamem|Decoder1~51_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~51 .extended_lut = "off";
defparam \datamem|Decoder1~51 .lut_mask = 64'h0200000000000000;
defparam \datamem|Decoder1~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~41 (
// Equation(s):
// \datamem|Decoder2~41_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~41 .extended_lut = "off";
defparam \datamem|Decoder2~41 .lut_mask = 64'h0000000000000400;
defparam \datamem|Decoder2~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[25][6]~195 (
// Equation(s):
// \datamem|mem[25][6]~195_combout  = (!\datamem|Decoder1~51_combout  & !\datamem|Decoder2~41_combout )

	.dataa(!\datamem|Decoder1~51_combout ),
	.datab(!\datamem|Decoder2~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[25][6]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[25][6]~195 .extended_lut = "off";
defparam \datamem|mem[25][6]~195 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[25][6]~195 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~387 (
// Equation(s):
// \datamem|mem~387_combout  = ( \datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem~386_combout  ) ) ) # ( 
// \datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~386_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[29][6]~1226_combout ),
	.dataf(!\datamem|mem[25][6]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~387 .extended_lut = "off";
defparam \datamem|mem~387 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~387 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~52 (
// Equation(s):
// \datamem|Decoder1~52_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~52 .extended_lut = "off";
defparam \datamem|Decoder1~52 .lut_mask = 64'h0000002000000000;
defparam \datamem|Decoder1~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[29][7]~1225 (
// Equation(s):
// \datamem|mem[29][7]~1225_combout  = ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] $ (((!\i3|result_out_alu [1]) # (!\i3|result_out_alu [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[29][7]~1225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[29][7]~1225 .extended_lut = "off";
defparam \datamem|mem[29][7]~1225 .lut_mask = 64'h00000000001E0000;
defparam \datamem|mem[29][7]~1225 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[29][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~387_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~52_combout ),
	.ena(\datamem|mem[29][7]~1225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[29][1] .is_wysiwyg = "true";
defparam \datamem|mem[29][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~59 (
// Equation(s):
// \datamem|Decoder1~59_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~59 .extended_lut = "off";
defparam \datamem|Decoder1~59 .lut_mask = 64'h0001000000000000;
defparam \datamem|Decoder1~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~45 (
// Equation(s):
// \datamem|Decoder2~45_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~45 .extended_lut = "off";
defparam \datamem|Decoder2~45 .lut_mask = 64'h0000000000010000;
defparam \datamem|Decoder2~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[61][7]~226 (
// Equation(s):
// \datamem|mem[61][7]~226_combout  = (!\datamem|Decoder1~59_combout  & !\datamem|Decoder2~45_combout )

	.dataa(!\datamem|Decoder1~59_combout ),
	.datab(!\datamem|Decoder2~45_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[61][7]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[61][7]~226 .extended_lut = "off";
defparam \datamem|mem[61][7]~226 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[61][7]~226 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~60 (
// Equation(s):
// \datamem|Decoder1~60_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~60 .extended_lut = "off";
defparam \datamem|Decoder1~60 .lut_mask = 64'h0000010000000000;
defparam \datamem|Decoder1~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[61][7]~227 (
// Equation(s):
// \datamem|mem[61][7]~227_combout  = (!\datamem|Decoder2~45_combout  & !\datamem|Decoder1~60_combout )

	.dataa(!\datamem|Decoder2~45_combout ),
	.datab(!\datamem|Decoder1~60_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[61][7]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[61][7]~227 .extended_lut = "off";
defparam \datamem|mem[61][7]~227 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[61][7]~227 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~388 (
// Equation(s):
// \datamem|mem~388_combout  = ( \datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[61][7]~226_combout ),
	.dataf(!\datamem|mem[61][7]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~388 .extended_lut = "off";
defparam \datamem|mem~388 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~388 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[61][7]~1224 (
// Equation(s):
// \datamem|mem[61][7]~1224_combout  = ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[61][7]~1224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[61][7]~1224 .extended_lut = "off";
defparam \datamem|mem[61][7]~1224 .lut_mask = 64'h0000000800000008;
defparam \datamem|mem[61][7]~1224 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~55 (
// Equation(s):
// \datamem|Decoder1~55_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~55 .extended_lut = "off";
defparam \datamem|Decoder1~55 .lut_mask = 64'h0100000000000000;
defparam \datamem|Decoder1~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~43 (
// Equation(s):
// \datamem|Decoder2~43_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~43 .extended_lut = "off";
defparam \datamem|Decoder2~43 .lut_mask = 64'h0000000000000100;
defparam \datamem|Decoder2~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[57][2]~200 (
// Equation(s):
// \datamem|mem[57][2]~200_combout  = (!\datamem|Decoder1~55_combout  & !\datamem|Decoder2~43_combout )

	.dataa(!\datamem|Decoder1~55_combout ),
	.datab(!\datamem|Decoder2~43_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[57][2]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[57][2]~200 .extended_lut = "off";
defparam \datamem|mem[57][2]~200 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[57][2]~200 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~389 (
// Equation(s):
// \datamem|mem~389_combout  = ( \datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem~388_combout  ) ) ) # ( 
// \datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~388_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[61][7]~1224_combout ),
	.dataf(!\datamem|mem[57][2]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~389_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~389 .extended_lut = "off";
defparam \datamem|mem~389 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~389 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~56 (
// Equation(s):
// \datamem|Decoder1~56_combout  = ( \i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~56 .extended_lut = "off";
defparam \datamem|Decoder1~56 .lut_mask = 64'h0000001000000000;
defparam \datamem|Decoder1~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[61][7]~1223 (
// Equation(s):
// \datamem|mem[61][7]~1223_combout  = ( \i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] $ (((!\i3|result_out_alu [1]) # (!\i3|result_out_alu [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[61][7]~1223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[61][7]~1223 .extended_lut = "off";
defparam \datamem|mem[61][7]~1223 .lut_mask = 64'h000000000000001E;
defparam \datamem|mem[61][7]~1223 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[61][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~389_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~56_combout ),
	.ena(\datamem|mem[61][7]~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[61][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[61][1] .is_wysiwyg = "true";
defparam \datamem|mem[61][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~11 (
// Equation(s):
// \datamem|Mux62~11_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[61][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[29][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[45][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[13][1]~q  ) ) )

	.dataa(!\datamem|mem[13][1]~q ),
	.datab(!\datamem|mem[45][1]~q ),
	.datac(!\datamem|mem[29][1]~q ),
	.datad(!\datamem|mem[61][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~11 .extended_lut = "off";
defparam \datamem|Mux62~11 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[9][4]~186 (
// Equation(s):
// \datamem|mem[9][4]~186_combout  = (!\datamem|Decoder2~37_combout  & !\datamem|Decoder1~44_combout )

	.dataa(!\datamem|Decoder2~37_combout ),
	.datab(!\datamem|Decoder1~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[9][4]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[9][4]~186 .extended_lut = "off";
defparam \datamem|mem[9][4]~186 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[9][4]~186 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~366 (
// Equation(s):
// \datamem|mem~366_combout  = ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[9][4]~185_combout ),
	.dataf(!\datamem|mem[9][4]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~366_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~366 .extended_lut = "off";
defparam \datamem|mem~366 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~366 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[9][4]~1245 (
// Equation(s):
// \datamem|mem[9][4]~1245_combout  = ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[9][4]~1245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[9][4]~1245 .extended_lut = "off";
defparam \datamem|mem[9][4]~1245 .lut_mask = 64'h2000000020000000;
defparam \datamem|mem[9][4]~1245 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~367 (
// Equation(s):
// \datamem|mem~367_combout  = ( \datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem~366_combout  ) ) ) # ( 
// \datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~366_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[9][4]~1245_combout ),
	.dataf(!\datamem|mem[9][4]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~367_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~367 .extended_lut = "off";
defparam \datamem|mem~367 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~367 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[9][7]~1244 (
// Equation(s):
// \datamem|mem[9][7]~1244_combout  = ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] $ (((!\i3|result_out_alu [1] & !\i3|result_out_alu [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[9][7]~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[9][7]~1244 .extended_lut = "off";
defparam \datamem|mem[9][7]~1244 .lut_mask = 64'h0000000078000000;
defparam \datamem|mem[9][7]~1244 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[9][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~367_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~46_combout ),
	.ena(\datamem|mem[9][7]~1244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[9][1] .is_wysiwyg = "true";
defparam \datamem|mem[9][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[41][4]~191 (
// Equation(s):
// \datamem|mem[41][4]~191_combout  = (!\datamem|Decoder2~39_combout  & !\datamem|Decoder1~48_combout )

	.dataa(!\datamem|Decoder2~39_combout ),
	.datab(!\datamem|Decoder1~48_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[41][4]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[41][4]~191 .extended_lut = "off";
defparam \datamem|mem[41][4]~191 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[41][4]~191 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~368 (
// Equation(s):
// \datamem|mem~368_combout  = ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[41][4]~190_combout ),
	.dataf(!\datamem|mem[41][4]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~368 .extended_lut = "off";
defparam \datamem|mem~368 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~368 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[41][4]~1243 (
// Equation(s):
// \datamem|mem[41][4]~1243_combout  = ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[41][4]~1243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[41][4]~1243 .extended_lut = "off";
defparam \datamem|mem[41][4]~1243 .lut_mask = 64'h0000200000002000;
defparam \datamem|mem[41][4]~1243 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~369 (
// Equation(s):
// \datamem|mem~369_combout  = ( \datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem~368_combout  ) ) ) # ( 
// \datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~368_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[41][4]~1243_combout ),
	.dataf(!\datamem|mem[41][4]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~369 .extended_lut = "off";
defparam \datamem|mem~369 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~369 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[41][7]~1242 (
// Equation(s):
// \datamem|mem[41][7]~1242_combout  = ( \i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] $ (((!\i3|result_out_alu [1] & !\i3|result_out_alu [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[41][7]~1242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[41][7]~1242 .extended_lut = "off";
defparam \datamem|mem[41][7]~1242 .lut_mask = 64'h0000000000007800;
defparam \datamem|mem[41][7]~1242 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[41][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~369_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~50_combout ),
	.ena(\datamem|mem[41][7]~1242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[41][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[41][1] .is_wysiwyg = "true";
defparam \datamem|mem[41][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[25][6]~196 (
// Equation(s):
// \datamem|mem[25][6]~196_combout  = (!\datamem|Decoder2~41_combout  & !\datamem|Decoder1~52_combout )

	.dataa(!\datamem|Decoder2~41_combout ),
	.datab(!\datamem|Decoder1~52_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[25][6]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[25][6]~196 .extended_lut = "off";
defparam \datamem|mem[25][6]~196 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[25][6]~196 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~370 (
// Equation(s):
// \datamem|mem~370_combout  = ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[25][6]~195_combout ),
	.dataf(!\datamem|mem[25][6]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~370_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~370 .extended_lut = "off";
defparam \datamem|mem~370 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~370 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[25][6]~1241 (
// Equation(s):
// \datamem|mem[25][6]~1241_combout  = ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[25][6]~1241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[25][6]~1241 .extended_lut = "off";
defparam \datamem|mem[25][6]~1241 .lut_mask = 64'h0020000000200000;
defparam \datamem|mem[25][6]~1241 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~371 (
// Equation(s):
// \datamem|mem~371_combout  = ( \datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem~370_combout  ) ) ) # ( 
// \datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~370_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[25][6]~1241_combout ),
	.dataf(!\datamem|mem[25][6]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~371_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~371 .extended_lut = "off";
defparam \datamem|mem~371 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~371 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[25][7]~1240 (
// Equation(s):
// \datamem|mem[25][7]~1240_combout  = ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] $ (((!\i3|result_out_alu [1] & !\i3|result_out_alu [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[25][7]~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[25][7]~1240 .extended_lut = "off";
defparam \datamem|mem[25][7]~1240 .lut_mask = 64'h0000000000780000;
defparam \datamem|mem[25][7]~1240 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[25][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~371_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~54_combout ),
	.ena(\datamem|mem[25][7]~1240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[25][1] .is_wysiwyg = "true";
defparam \datamem|mem[25][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[57][2]~201 (
// Equation(s):
// \datamem|mem[57][2]~201_combout  = (!\datamem|Decoder2~43_combout  & !\datamem|Decoder1~56_combout )

	.dataa(!\datamem|Decoder2~43_combout ),
	.datab(!\datamem|Decoder1~56_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[57][2]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[57][2]~201 .extended_lut = "off";
defparam \datamem|mem[57][2]~201 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[57][2]~201 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~372 (
// Equation(s):
// \datamem|mem~372_combout  = ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[57][2]~200_combout ),
	.dataf(!\datamem|mem[57][2]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~372 .extended_lut = "off";
defparam \datamem|mem~372 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~372 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[57][2]~1239 (
// Equation(s):
// \datamem|mem[57][2]~1239_combout  = ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[57][2]~1239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[57][2]~1239 .extended_lut = "off";
defparam \datamem|mem[57][2]~1239 .lut_mask = 64'h0000002000000020;
defparam \datamem|mem[57][2]~1239 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~373 (
// Equation(s):
// \datamem|mem~373_combout  = ( \datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem~372_combout  ) ) ) # ( 
// \datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~372_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[57][2]~1239_combout ),
	.dataf(!\datamem|mem[57][2]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~373 .extended_lut = "off";
defparam \datamem|mem~373 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~373 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[57][7]~1238 (
// Equation(s):
// \datamem|mem[57][7]~1238_combout  = ( \i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] $ (((!\i3|result_out_alu [1] & !\i3|result_out_alu [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[57][7]~1238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[57][7]~1238 .extended_lut = "off";
defparam \datamem|mem[57][7]~1238 .lut_mask = 64'h0000000000000078;
defparam \datamem|mem[57][7]~1238 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[57][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~373_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~58_combout ),
	.ena(\datamem|mem[57][7]~1238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[57][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[57][1] .is_wysiwyg = "true";
defparam \datamem|mem[57][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~9 (
// Equation(s):
// \datamem|Mux62~9_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[57][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[25][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[41][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[9][1]~q  ) ) )

	.dataa(!\datamem|mem[9][1]~q ),
	.datab(!\datamem|mem[41][1]~q ),
	.datac(!\datamem|mem[25][1]~q ),
	.datad(!\datamem|mem[57][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~9 .extended_lut = "off";
defparam \datamem|Mux62~9 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[17][7]~176 (
// Equation(s):
// \datamem|mem[17][7]~176_combout  = (!\datamem|Decoder2~33_combout  & !\datamem|Decoder1~36_combout )

	.dataa(!\datamem|Decoder2~33_combout ),
	.datab(!\datamem|Decoder1~36_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[17][7]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[17][7]~176 .extended_lut = "off";
defparam \datamem|mem[17][7]~176 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[17][7]~176 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~362 (
// Equation(s):
// \datamem|mem~362_combout  = ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[17][7]~175_combout ),
	.dataf(!\datamem|mem[17][7]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~362_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~362 .extended_lut = "off";
defparam \datamem|mem~362 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~362 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[17][7]~1249 (
// Equation(s):
// \datamem|mem[17][7]~1249_combout  = ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[17][7]~1249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[17][7]~1249 .extended_lut = "off";
defparam \datamem|mem[17][7]~1249 .lut_mask = 64'h0200000002000000;
defparam \datamem|mem[17][7]~1249 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~363 (
// Equation(s):
// \datamem|mem~363_combout  = ( \datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem~362_combout  ) ) ) # ( 
// \datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~362_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[17][7]~1249_combout ),
	.dataf(!\datamem|mem[17][7]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~363_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~363 .extended_lut = "off";
defparam \datamem|mem~363 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~363 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[17][7]~1248 (
// Equation(s):
// \datamem|mem[17][7]~1248_combout  = ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [3] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & \i3|result_out_alu [4]))) # (\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & 
// ((\i3|result_out_alu [2]) # (\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[17][7]~1248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[17][7]~1248 .extended_lut = "off";
defparam \datamem|mem[17][7]~1248 .lut_mask = 64'h0000000007800000;
defparam \datamem|mem[17][7]~1248 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[17][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~363_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~38_combout ),
	.ena(\datamem|mem[17][7]~1248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[17][1] .is_wysiwyg = "true";
defparam \datamem|mem[17][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[49][7]~181 (
// Equation(s):
// \datamem|mem[49][7]~181_combout  = (!\datamem|Decoder2~35_combout  & !\datamem|Decoder1~40_combout )

	.dataa(!\datamem|Decoder2~35_combout ),
	.datab(!\datamem|Decoder1~40_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[49][7]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[49][7]~181 .extended_lut = "off";
defparam \datamem|mem[49][7]~181 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[49][7]~181 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~364 (
// Equation(s):
// \datamem|mem~364_combout  = ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[49][7]~180_combout ),
	.dataf(!\datamem|mem[49][7]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~364 .extended_lut = "off";
defparam \datamem|mem~364 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~364 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[49][7]~1247 (
// Equation(s):
// \datamem|mem[49][7]~1247_combout  = ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[49][7]~1247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[49][7]~1247 .extended_lut = "off";
defparam \datamem|mem[49][7]~1247 .lut_mask = 64'h0000020000000200;
defparam \datamem|mem[49][7]~1247 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~365 (
// Equation(s):
// \datamem|mem~365_combout  = ( \datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem~364_combout  ) ) ) # ( 
// \datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~364_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[49][7]~1247_combout ),
	.dataf(!\datamem|mem[49][7]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~365 .extended_lut = "off";
defparam \datamem|mem~365 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~365 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[49][7]~1246 (
// Equation(s):
// \datamem|mem[49][7]~1246_combout  = ( \i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [3] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & \i3|result_out_alu [4]))) # (\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & 
// ((\i3|result_out_alu [2]) # (\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[49][7]~1246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[49][7]~1246 .extended_lut = "off";
defparam \datamem|mem[49][7]~1246 .lut_mask = 64'h0000000000000780;
defparam \datamem|mem[49][7]~1246 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[49][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~365_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~42_combout ),
	.ena(\datamem|mem[49][7]~1246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[49][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[49][1] .is_wysiwyg = "true";
defparam \datamem|mem[49][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~20 (
// Equation(s):
// \datamem|Mux62~20_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[1][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[33][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[49][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[17][1]~q  ) ) )

	.dataa(!\datamem|mem[17][1]~q ),
	.datab(!\datamem|mem[49][1]~q ),
	.datac(!\datamem|mem[33][1]~q ),
	.datad(!\datamem|mem[1][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~20 .extended_lut = "off";
defparam \datamem|Mux62~20 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~21 (
// Equation(s):
// \datamem|Mux62~21_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~9_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~10_combout  ) ) )

	.dataa(!\datamem|Mux62~10_combout ),
	.datab(!\datamem|Mux62~11_combout ),
	.datac(!\datamem|Mux62~9_combout ),
	.datad(!\datamem|Mux62~20_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~21 .extended_lut = "off";
defparam \datamem|Mux62~21 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~3 (
// Equation(s):
// \datamem|Decoder4~3_combout  = ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~3 .extended_lut = "off";
defparam \datamem|Decoder4~3 .lut_mask = 64'h0000000080000000;
defparam \datamem|Decoder4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~7 (
// Equation(s):
// \datamem|Decoder2~7_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~7 .extended_lut = "off";
defparam \datamem|Decoder2~7 .lut_mask = 64'h0000000000008000;
defparam \datamem|Decoder2~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~14 (
// Equation(s):
// \datamem|Decoder1~14_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~14 .extended_lut = "off";
defparam \datamem|Decoder1~14 .lut_mask = 64'h0000000000000080;
defparam \datamem|Decoder1~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder0~1 (
// Equation(s):
// \datamem|Decoder0~1_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder0~1 .extended_lut = "off";
defparam \datamem|Decoder0~1 .lut_mask = 64'h0080000000000000;
defparam \datamem|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~301 (
// Equation(s):
// \datamem|mem~301_combout  = ( \i3|writedata_out [9] & ( ((!\datamem|Decoder0~1_combout  & (!\datamem|mem[8][1]~q )) # (\datamem|Decoder0~1_combout  & ((\i3|writedata_out [1])))) # (\datamem|Decoder1~14_combout ) ) ) # ( !\i3|writedata_out [9] & ( 
// (!\datamem|Decoder1~14_combout  & ((!\datamem|Decoder0~1_combout  & (!\datamem|mem[8][1]~q )) # (\datamem|Decoder0~1_combout  & ((\i3|writedata_out [1]))))) ) )

	.dataa(!\datamem|mem[8][1]~q ),
	.datab(!\datamem|Decoder1~14_combout ),
	.datac(!\datamem|Decoder0~1_combout ),
	.datad(!\i3|writedata_out [1]),
	.datae(!\i3|writedata_out [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~301 .extended_lut = "off";
defparam \datamem|mem~301 .lut_mask = 64'h808CB3BF808CB3BF;
defparam \datamem|mem~301 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~302 (
// Equation(s):
// \datamem|mem~302_combout  = ( \datamem|mem~301_combout  & ( (!\datamem|Decoder1~15_combout  & ((!\datamem|Decoder2~7_combout ) # ((\i3|writedata_out [17])))) # (\datamem|Decoder1~15_combout  & (((\i3|writedata_out [25])))) ) ) # ( 
// !\datamem|mem~301_combout  & ( (!\datamem|Decoder1~15_combout  & (\datamem|Decoder2~7_combout  & ((\i3|writedata_out [17])))) # (\datamem|Decoder1~15_combout  & (((\i3|writedata_out [25])))) ) )

	.dataa(!\datamem|Decoder2~7_combout ),
	.datab(!\datamem|Decoder1~15_combout ),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem~301_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~302 .extended_lut = "off";
defparam \datamem|mem~302 .lut_mask = 64'h03478BCF03478BCF;
defparam \datamem|mem~302 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~303 (
// Equation(s):
// \datamem|mem~303_combout  = ( \datamem|mem~302_combout  & ( (!\datamem|Decoder1~13_combout  & ((!\datamem|Decoder4~3_combout ) # ((\i3|writedata_out [33])))) # (\datamem|Decoder1~13_combout  & (((\i3|writedata_out [41])))) ) ) # ( 
// !\datamem|mem~302_combout  & ( (!\datamem|Decoder1~13_combout  & (\datamem|Decoder4~3_combout  & (\i3|writedata_out [33]))) # (\datamem|Decoder1~13_combout  & (((\i3|writedata_out [41])))) ) )

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder4~3_combout ),
	.datac(!\i3|writedata_out [33]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem~302_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~303 .extended_lut = "off";
defparam \datamem|mem~303 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~303 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~304 (
// Equation(s):
// \datamem|mem~304_combout  = ( \datamem|mem~303_combout  & ( (!\datamem|Decoder1~12_combout  & (\datamem|Decoder2~6_combout  & ((!\i3|writedata_out [49])))) # (\datamem|Decoder1~12_combout  & (((!\i3|writedata_out [57])))) ) ) # ( !\datamem|mem~303_combout 
//  & ( (!\datamem|Decoder1~12_combout  & ((!\datamem|Decoder2~6_combout ) # ((!\i3|writedata_out [49])))) # (\datamem|Decoder1~12_combout  & (((!\i3|writedata_out [57])))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~6_combout ),
	.datac(!\i3|writedata_out [57]),
	.datad(!\i3|writedata_out [49]),
	.datae(!\datamem|mem~303_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~304 .extended_lut = "off";
defparam \datamem|mem~304 .lut_mask = 64'hFAD87250FAD87250;
defparam \datamem|mem~304 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[8][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~304_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i3|Memwrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[8][1] .is_wysiwyg = "true";
defparam \datamem|mem[8][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~4 (
// Equation(s):
// \datamem|Decoder4~4_combout  = ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~4 .extended_lut = "off";
defparam \datamem|Decoder4~4 .lut_mask = 64'h0000000008000000;
defparam \datamem|Decoder4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[40][4]~30 (
// Equation(s):
// \datamem|mem[40][4]~30_combout  = (!\datamem|Decoder1~17_combout  & (!\datamem|Decoder4~4_combout  & !\datamem|Decoder2~8_combout ))

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder4~4_combout ),
	.datac(!\datamem|Decoder2~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[40][4]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[40][4]~30 .extended_lut = "off";
defparam \datamem|mem[40][4]~30 .lut_mask = 64'h8080808080808080;
defparam \datamem|mem[40][4]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~18 (
// Equation(s):
// \datamem|Decoder1~18_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~18 .extended_lut = "off";
defparam \datamem|Decoder1~18 .lut_mask = 64'h0000000000000040;
defparam \datamem|Decoder1~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~9 (
// Equation(s):
// \datamem|Decoder2~9_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~9 .extended_lut = "off";
defparam \datamem|Decoder2~9 .lut_mask = 64'h0000000000002000;
defparam \datamem|Decoder2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[40][4]~31 (
// Equation(s):
// \datamem|mem[40][4]~31_combout  = (!\datamem|Decoder1~18_combout  & !\datamem|Decoder2~9_combout )

	.dataa(!\datamem|Decoder1~18_combout ),
	.datab(!\datamem|Decoder2~9_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[40][4]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[40][4]~31 .extended_lut = "off";
defparam \datamem|mem[40][4]~31 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[40][4]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~19 (
// Equation(s):
// \datamem|Decoder1~19_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~19 .extended_lut = "off";
defparam \datamem|Decoder1~19 .lut_mask = 64'h0000000000400000;
defparam \datamem|Decoder1~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[40][4]~32 (
// Equation(s):
// \datamem|mem[40][4]~32_combout  = (!\datamem|Decoder2~9_combout  & !\datamem|Decoder1~19_combout )

	.dataa(!\datamem|Decoder2~9_combout ),
	.datab(!\datamem|Decoder1~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[40][4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[40][4]~32 .extended_lut = "off";
defparam \datamem|mem[40][4]~32 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[40][4]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~305 (
// Equation(s):
// \datamem|mem~305_combout  = ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[40][4]~31_combout ),
	.dataf(!\datamem|mem[40][4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~305 .extended_lut = "off";
defparam \datamem|mem~305 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~305 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~306 (
// Equation(s):
// \datamem|mem~306_combout  = ( \i3|writedata_out [41] & ( \i3|writedata_out [49] & ( (((\datamem|Decoder4~4_combout  & \i3|writedata_out [33])) # (\datamem|Decoder2~8_combout )) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( 
// \i3|writedata_out [49] & ( (!\datamem|Decoder1~17_combout  & ((!\datamem|Decoder4~4_combout  & (\datamem|Decoder2~8_combout )) # (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [33])))) ) ) ) # ( \i3|writedata_out [41] & 
// ( !\i3|writedata_out [49] & ( ((\datamem|Decoder4~4_combout  & ((\i3|writedata_out [33]) # (\datamem|Decoder2~8_combout )))) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( !\i3|writedata_out [49] & ( (!\datamem|Decoder1~17_combout 
//  & (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [33]))) ) ) )

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder4~4_combout ),
	.datac(!\datamem|Decoder2~8_combout ),
	.datad(!\i3|writedata_out [33]),
	.datae(!\i3|writedata_out [41]),
	.dataf(!\i3|writedata_out [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~306 .extended_lut = "off";
defparam \datamem|mem~306 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~306 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~307 (
// Equation(s):
// \datamem|mem~307_combout  = ( \datamem|mem~306_combout  & ( (\datamem|Decoder1~16_combout  & !\i3|writedata_out [57]) ) ) # ( !\datamem|mem~306_combout  & ( (!\datamem|Decoder1~16_combout  & ((!\datamem|mem[40][4]~30_combout ) # 
// ((!\datamem|mem~305_combout )))) # (\datamem|Decoder1~16_combout  & (((!\i3|writedata_out [57])))) ) )

	.dataa(!\datamem|Decoder1~16_combout ),
	.datab(!\datamem|mem[40][4]~30_combout ),
	.datac(!\i3|writedata_out [57]),
	.datad(!\datamem|mem~305_combout ),
	.datae(!\datamem|mem~306_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~307 .extended_lut = "off";
defparam \datamem|mem~307 .lut_mask = 64'hFAD85050FAD85050;
defparam \datamem|mem~307 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[40][4]~1296 (
// Equation(s):
// \datamem|mem[40][4]~1296_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] $ (((!\i3|result_out_alu [0] & !\i3|result_out_alu [1]))))) # (\i3|result_out_alu [2] & (!\i3|result_out_alu 
// [0] & (!\i3|result_out_alu [1] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[40][4]~1296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[40][4]~1296 .extended_lut = "off";
defparam \datamem|mem[40][4]~1296 .lut_mask = 64'h0000000078800000;
defparam \datamem|mem[40][4]~1296 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[40][7]~36 (
// Equation(s):
// \datamem|mem[40][7]~36_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[40][4]~31_combout ) # ((\datamem|mem[40][4]~1296_combout ) # (\datamem|Decoder1~19_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[40][4]~31_combout ),
	.datac(!\datamem|Decoder1~19_combout ),
	.datad(!\datamem|mem[40][4]~1296_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[40][7]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[40][7]~36 .extended_lut = "off";
defparam \datamem|mem[40][7]~36 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[40][7]~36 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[40][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~307_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[40][7]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[40][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[40][1] .is_wysiwyg = "true";
defparam \datamem|mem[40][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~20 (
// Equation(s):
// \datamem|Decoder1~20_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~20 .extended_lut = "off";
defparam \datamem|Decoder1~20 .lut_mask = 64'h0000000020000000;
defparam \datamem|Decoder1~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~21 (
// Equation(s):
// \datamem|Decoder1~21_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~21 .extended_lut = "off";
defparam \datamem|Decoder1~21 .lut_mask = 64'h0000000000002000;
defparam \datamem|Decoder1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~5 (
// Equation(s):
// \datamem|Decoder4~5_combout  = ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & \i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~5 .extended_lut = "off";
defparam \datamem|Decoder4~5 .lut_mask = 64'h0000000000800000;
defparam \datamem|Decoder4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~10 (
// Equation(s):
// \datamem|Decoder2~10_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~10 .extended_lut = "off";
defparam \datamem|Decoder2~10 .lut_mask = 64'h0000000008000000;
defparam \datamem|Decoder2~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[24][1]~37 (
// Equation(s):
// \datamem|mem[24][1]~37_combout  = (!\datamem|Decoder1~21_combout  & (!\datamem|Decoder4~5_combout  & !\datamem|Decoder2~10_combout ))

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder4~5_combout ),
	.datac(!\datamem|Decoder2~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[24][1]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[24][1]~37 .extended_lut = "off";
defparam \datamem|mem[24][1]~37 .lut_mask = 64'h8080808080808080;
defparam \datamem|mem[24][1]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~22 (
// Equation(s):
// \datamem|Decoder1~22_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~22 .extended_lut = "off";
defparam \datamem|Decoder1~22 .lut_mask = 64'h0000000000000020;
defparam \datamem|Decoder1~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~11 (
// Equation(s):
// \datamem|Decoder2~11_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~11 .extended_lut = "off";
defparam \datamem|Decoder2~11 .lut_mask = 64'h0000000000000800;
defparam \datamem|Decoder2~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[24][1]~38 (
// Equation(s):
// \datamem|mem[24][1]~38_combout  = (!\datamem|Decoder1~22_combout  & !\datamem|Decoder2~11_combout )

	.dataa(!\datamem|Decoder1~22_combout ),
	.datab(!\datamem|Decoder2~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[24][1]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[24][1]~38 .extended_lut = "off";
defparam \datamem|mem[24][1]~38 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[24][1]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~23 (
// Equation(s):
// \datamem|Decoder1~23_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~23 .extended_lut = "off";
defparam \datamem|Decoder1~23 .lut_mask = 64'h0000000000200000;
defparam \datamem|Decoder1~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[24][1]~39 (
// Equation(s):
// \datamem|mem[24][1]~39_combout  = (!\datamem|Decoder2~11_combout  & !\datamem|Decoder1~23_combout )

	.dataa(!\datamem|Decoder2~11_combout ),
	.datab(!\datamem|Decoder1~23_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[24][1]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[24][1]~39 .extended_lut = "off";
defparam \datamem|mem[24][1]~39 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[24][1]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~308 (
// Equation(s):
// \datamem|mem~308_combout  = ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[24][1]~38_combout ),
	.dataf(!\datamem|mem[24][1]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~308 .extended_lut = "off";
defparam \datamem|mem~308 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~308 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~309 (
// Equation(s):
// \datamem|mem~309_combout  = ( \i3|writedata_out [41] & ( \i3|writedata_out [49] & ( (((\datamem|Decoder4~5_combout  & \i3|writedata_out [33])) # (\datamem|Decoder2~10_combout )) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( 
// \i3|writedata_out [49] & ( (!\datamem|Decoder1~21_combout  & ((!\datamem|Decoder4~5_combout  & (\datamem|Decoder2~10_combout )) # (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [33])))) ) ) ) # ( \i3|writedata_out [41] 
// & ( !\i3|writedata_out [49] & ( ((\datamem|Decoder4~5_combout  & ((\i3|writedata_out [33]) # (\datamem|Decoder2~10_combout )))) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( !\i3|writedata_out [49] & ( 
// (!\datamem|Decoder1~21_combout  & (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [33]))) ) ) )

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder4~5_combout ),
	.datac(!\datamem|Decoder2~10_combout ),
	.datad(!\i3|writedata_out [33]),
	.datae(!\i3|writedata_out [41]),
	.dataf(!\i3|writedata_out [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~309 .extended_lut = "off";
defparam \datamem|mem~309 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~309 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~310 (
// Equation(s):
// \datamem|mem~310_combout  = ( \datamem|mem~309_combout  & ( (!\datamem|Decoder1~20_combout ) # (\i3|writedata_out [57]) ) ) # ( !\datamem|mem~309_combout  & ( (!\datamem|Decoder1~20_combout  & (\datamem|mem[24][1]~37_combout  & ((\datamem|mem~308_combout 
// )))) # (\datamem|Decoder1~20_combout  & (((\i3|writedata_out [57])))) ) )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|mem[24][1]~37_combout ),
	.datac(!\i3|writedata_out [57]),
	.datad(!\datamem|mem~308_combout ),
	.datae(!\datamem|mem~309_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~310 .extended_lut = "off";
defparam \datamem|mem~310 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~310 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder0~2 (
// Equation(s):
// \datamem|Decoder0~2_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder0~2 .extended_lut = "off";
defparam \datamem|Decoder0~2 .lut_mask = 64'h0000008000000000;
defparam \datamem|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[24][1]~43 (
// Equation(s):
// \datamem|mem[24][1]~43_combout  = ( !\datamem|Decoder0~2_combout  & ( (!\datamem|Decoder1~20_combout  & (!\datamem|Decoder1~21_combout  & (!\datamem|Decoder4~5_combout  & !\datamem|Decoder2~10_combout ))) ) )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|Decoder1~21_combout ),
	.datac(!\datamem|Decoder4~5_combout ),
	.datad(!\datamem|Decoder2~10_combout ),
	.datae(!\datamem|Decoder0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[24][1]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[24][1]~43 .extended_lut = "off";
defparam \datamem|mem[24][1]~43 .lut_mask = 64'h8000000080000000;
defparam \datamem|mem[24][1]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[24][7]~44 (
// Equation(s):
// \datamem|mem[24][7]~44_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[24][1]~38_combout ) # ((!\datamem|mem[24][1]~43_combout ) # (\datamem|Decoder1~23_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[24][1]~38_combout ),
	.datac(!\datamem|Decoder1~23_combout ),
	.datad(!\datamem|mem[24][1]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[24][7]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[24][7]~44 .extended_lut = "off";
defparam \datamem|mem[24][7]~44 .lut_mask = 64'h5545554555455545;
defparam \datamem|mem[24][7]~44 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[24][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~310_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[24][7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[24][1] .is_wysiwyg = "true";
defparam \datamem|mem[24][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~24 (
// Equation(s):
// \datamem|Decoder1~24_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~24 .extended_lut = "off";
defparam \datamem|Decoder1~24 .lut_mask = 64'h0000000010000000;
defparam \datamem|Decoder1~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~25 (
// Equation(s):
// \datamem|Decoder1~25_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~25 .extended_lut = "off";
defparam \datamem|Decoder1~25 .lut_mask = 64'h0000000000001000;
defparam \datamem|Decoder1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~6 (
// Equation(s):
// \datamem|Decoder4~6_combout  = ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & \i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~6 .extended_lut = "off";
defparam \datamem|Decoder4~6 .lut_mask = 64'h0000000000080000;
defparam \datamem|Decoder4~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~12 (
// Equation(s):
// \datamem|Decoder2~12_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~12 .extended_lut = "off";
defparam \datamem|Decoder2~12 .lut_mask = 64'h0000000002000000;
defparam \datamem|Decoder2~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[56][1]~45 (
// Equation(s):
// \datamem|mem[56][1]~45_combout  = (!\datamem|Decoder1~25_combout  & (!\datamem|Decoder4~6_combout  & !\datamem|Decoder2~12_combout ))

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder4~6_combout ),
	.datac(!\datamem|Decoder2~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[56][1]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[56][1]~45 .extended_lut = "off";
defparam \datamem|mem[56][1]~45 .lut_mask = 64'h8080808080808080;
defparam \datamem|mem[56][1]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~26 (
// Equation(s):
// \datamem|Decoder1~26_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~26 .extended_lut = "off";
defparam \datamem|Decoder1~26 .lut_mask = 64'h0000000000000010;
defparam \datamem|Decoder1~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~13 (
// Equation(s):
// \datamem|Decoder2~13_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~13 .extended_lut = "off";
defparam \datamem|Decoder2~13 .lut_mask = 64'h0000000000000200;
defparam \datamem|Decoder2~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[56][1]~46 (
// Equation(s):
// \datamem|mem[56][1]~46_combout  = (!\datamem|Decoder1~26_combout  & !\datamem|Decoder2~13_combout )

	.dataa(!\datamem|Decoder1~26_combout ),
	.datab(!\datamem|Decoder2~13_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[56][1]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[56][1]~46 .extended_lut = "off";
defparam \datamem|mem[56][1]~46 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[56][1]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~27 (
// Equation(s):
// \datamem|Decoder1~27_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~27 .extended_lut = "off";
defparam \datamem|Decoder1~27 .lut_mask = 64'h0000000000100000;
defparam \datamem|Decoder1~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[56][1]~47 (
// Equation(s):
// \datamem|mem[56][1]~47_combout  = (!\datamem|Decoder2~13_combout  & !\datamem|Decoder1~27_combout )

	.dataa(!\datamem|Decoder2~13_combout ),
	.datab(!\datamem|Decoder1~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[56][1]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[56][1]~47 .extended_lut = "off";
defparam \datamem|mem[56][1]~47 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[56][1]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~311 (
// Equation(s):
// \datamem|mem~311_combout  = ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[56][1]~46_combout ),
	.dataf(!\datamem|mem[56][1]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~311 .extended_lut = "off";
defparam \datamem|mem~311 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~311 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~312 (
// Equation(s):
// \datamem|mem~312_combout  = ( \i3|writedata_out [41] & ( \i3|writedata_out [49] & ( (((\datamem|Decoder4~6_combout  & \i3|writedata_out [33])) # (\datamem|Decoder2~12_combout )) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( 
// \i3|writedata_out [49] & ( (!\datamem|Decoder1~25_combout  & ((!\datamem|Decoder4~6_combout  & (\datamem|Decoder2~12_combout )) # (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [33])))) ) ) ) # ( \i3|writedata_out [41] 
// & ( !\i3|writedata_out [49] & ( ((\datamem|Decoder4~6_combout  & ((\i3|writedata_out [33]) # (\datamem|Decoder2~12_combout )))) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( !\i3|writedata_out [49] & ( 
// (!\datamem|Decoder1~25_combout  & (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [33]))) ) ) )

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder4~6_combout ),
	.datac(!\datamem|Decoder2~12_combout ),
	.datad(!\i3|writedata_out [33]),
	.datae(!\i3|writedata_out [41]),
	.dataf(!\i3|writedata_out [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~312 .extended_lut = "off";
defparam \datamem|mem~312 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~312 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~313 (
// Equation(s):
// \datamem|mem~313_combout  = ( \datamem|mem~312_combout  & ( (!\datamem|Decoder1~24_combout ) # (\i3|writedata_out [57]) ) ) # ( !\datamem|mem~312_combout  & ( (!\datamem|Decoder1~24_combout  & (\datamem|mem[56][1]~45_combout  & ((\datamem|mem~311_combout 
// )))) # (\datamem|Decoder1~24_combout  & (((\i3|writedata_out [57])))) ) )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|mem[56][1]~45_combout ),
	.datac(!\i3|writedata_out [57]),
	.datad(!\datamem|mem~311_combout ),
	.datae(!\datamem|mem~312_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~313 .extended_lut = "off";
defparam \datamem|mem~313 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~313 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder0~3 (
// Equation(s):
// \datamem|Decoder0~3_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder0~3 .extended_lut = "off";
defparam \datamem|Decoder0~3 .lut_mask = 64'h0000000000000080;
defparam \datamem|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[56][1]~51 (
// Equation(s):
// \datamem|mem[56][1]~51_combout  = ( !\datamem|Decoder0~3_combout  & ( (!\datamem|Decoder1~24_combout  & (!\datamem|Decoder1~25_combout  & (!\datamem|Decoder4~6_combout  & !\datamem|Decoder2~12_combout ))) ) )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|Decoder1~25_combout ),
	.datac(!\datamem|Decoder4~6_combout ),
	.datad(!\datamem|Decoder2~12_combout ),
	.datae(!\datamem|Decoder0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[56][1]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[56][1]~51 .extended_lut = "off";
defparam \datamem|mem[56][1]~51 .lut_mask = 64'h8000000080000000;
defparam \datamem|mem[56][1]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[56][7]~52 (
// Equation(s):
// \datamem|mem[56][7]~52_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[56][1]~46_combout ) # ((!\datamem|mem[56][1]~51_combout ) # (\datamem|Decoder1~27_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[56][1]~46_combout ),
	.datac(!\datamem|Decoder1~27_combout ),
	.datad(!\datamem|mem[56][1]~51_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[56][7]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[56][7]~52 .extended_lut = "off";
defparam \datamem|mem[56][7]~52 .lut_mask = 64'h5545554555455545;
defparam \datamem|mem[56][7]~52 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[56][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~313_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[56][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[56][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[56][1] .is_wysiwyg = "true";
defparam \datamem|mem[56][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~0 (
// Equation(s):
// \datamem|Mux62~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[56][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[24][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( !\datamem|mem[40][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( !\datamem|mem[8][1]~q  ) ) )

	.dataa(!\datamem|mem[8][1]~q ),
	.datab(!\datamem|mem[40][1]~q ),
	.datac(!\datamem|mem[24][1]~q ),
	.datad(!\datamem|mem[56][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~0 .extended_lut = "off";
defparam \datamem|Mux62~0 .lut_mask = 64'hAAAACCCC0F0F00FF;
defparam \datamem|Mux62~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~4 (
// Equation(s):
// \datamem|Decoder1~4_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~4 .extended_lut = "off";
defparam \datamem|Decoder1~4 .lut_mask = 64'h0000000008000000;
defparam \datamem|Decoder1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~5 (
// Equation(s):
// \datamem|Decoder1~5_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~5 .extended_lut = "off";
defparam \datamem|Decoder1~5 .lut_mask = 64'h0000000000000800;
defparam \datamem|Decoder1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~1 (
// Equation(s):
// \datamem|Decoder4~1_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~1 .extended_lut = "off";
defparam \datamem|Decoder4~1 .lut_mask = 64'h0000000000008000;
defparam \datamem|Decoder4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~2 (
// Equation(s):
// \datamem|Decoder2~2_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~2 .extended_lut = "off";
defparam \datamem|Decoder2~2 .lut_mask = 64'h0000000000800000;
defparam \datamem|Decoder2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[16][2]~8 (
// Equation(s):
// \datamem|mem[16][2]~8_combout  = (!\datamem|Decoder1~5_combout  & (!\datamem|Decoder4~1_combout  & !\datamem|Decoder2~2_combout ))

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder4~1_combout ),
	.datac(!\datamem|Decoder2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[16][2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[16][2]~8 .extended_lut = "off";
defparam \datamem|mem[16][2]~8 .lut_mask = 64'h8080808080808080;
defparam \datamem|mem[16][2]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~6 (
// Equation(s):
// \datamem|Decoder1~6_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~6 .extended_lut = "off";
defparam \datamem|Decoder1~6 .lut_mask = 64'h0000000000000008;
defparam \datamem|Decoder1~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~3 (
// Equation(s):
// \datamem|Decoder2~3_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~3 .extended_lut = "off";
defparam \datamem|Decoder2~3 .lut_mask = 64'h0000000000000080;
defparam \datamem|Decoder2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[16][2]~9 (
// Equation(s):
// \datamem|mem[16][2]~9_combout  = (!\datamem|Decoder1~6_combout  & !\datamem|Decoder2~3_combout )

	.dataa(!\datamem|Decoder1~6_combout ),
	.datab(!\datamem|Decoder2~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[16][2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[16][2]~9 .extended_lut = "off";
defparam \datamem|mem[16][2]~9 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[16][2]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~7 (
// Equation(s):
// \datamem|Decoder1~7_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~7 .extended_lut = "off";
defparam \datamem|Decoder1~7 .lut_mask = 64'h0000000000080000;
defparam \datamem|Decoder1~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[16][2]~10 (
// Equation(s):
// \datamem|mem[16][2]~10_combout  = (!\datamem|Decoder2~3_combout  & !\datamem|Decoder1~7_combout )

	.dataa(!\datamem|Decoder2~3_combout ),
	.datab(!\datamem|Decoder1~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[16][2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[16][2]~10 .extended_lut = "off";
defparam \datamem|mem[16][2]~10 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[16][2]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~295 (
// Equation(s):
// \datamem|mem~295_combout  = ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[16][2]~9_combout ),
	.dataf(!\datamem|mem[16][2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~295 .extended_lut = "off";
defparam \datamem|mem~295 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~295 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~296 (
// Equation(s):
// \datamem|mem~296_combout  = ( \i3|writedata_out [41] & ( \i3|writedata_out [49] & ( (((\datamem|Decoder4~1_combout  & \i3|writedata_out [33])) # (\datamem|Decoder2~2_combout )) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( 
// \i3|writedata_out [49] & ( (!\datamem|Decoder1~5_combout  & ((!\datamem|Decoder4~1_combout  & (\datamem|Decoder2~2_combout )) # (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [33])))) ) ) ) # ( \i3|writedata_out [41] & 
// ( !\i3|writedata_out [49] & ( ((\datamem|Decoder4~1_combout  & ((\i3|writedata_out [33]) # (\datamem|Decoder2~2_combout )))) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( !\i3|writedata_out [49] & ( (!\datamem|Decoder1~5_combout  
// & (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [33]))) ) ) )

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder4~1_combout ),
	.datac(!\datamem|Decoder2~2_combout ),
	.datad(!\i3|writedata_out [33]),
	.datae(!\i3|writedata_out [41]),
	.dataf(!\i3|writedata_out [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~296 .extended_lut = "off";
defparam \datamem|mem~296 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~296 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~297 (
// Equation(s):
// \datamem|mem~297_combout  = ( \datamem|mem~296_combout  & ( (\datamem|Decoder1~4_combout  & !\i3|writedata_out [57]) ) ) # ( !\datamem|mem~296_combout  & ( (!\datamem|Decoder1~4_combout  & ((!\datamem|mem[16][2]~8_combout ) # ((!\datamem|mem~295_combout 
// )))) # (\datamem|Decoder1~4_combout  & (((!\i3|writedata_out [57])))) ) )

	.dataa(!\datamem|Decoder1~4_combout ),
	.datab(!\datamem|mem[16][2]~8_combout ),
	.datac(!\i3|writedata_out [57]),
	.datad(!\datamem|mem~295_combout ),
	.datae(!\datamem|mem~296_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~297 .extended_lut = "off";
defparam \datamem|mem~297 .lut_mask = 64'hFAD85050FAD85050;
defparam \datamem|mem~297 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[16][2]~1298 (
// Equation(s):
// \datamem|mem[16][2]~1298_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) ) # ( !\i3|result_out_alu [4] & ( 
// !\i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & (!\i3|result_out_alu [2] $ (((!\i3|result_out_alu [0] & !\i3|result_out_alu [1]))))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[16][2]~1298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[16][2]~1298 .extended_lut = "off";
defparam \datamem|mem[16][2]~1298 .lut_mask = 64'h0078800000000000;
defparam \datamem|mem[16][2]~1298 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[16][7]~14 (
// Equation(s):
// \datamem|mem[16][7]~14_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[16][2]~9_combout ) # ((\datamem|mem[16][2]~1298_combout ) # (\datamem|Decoder1~7_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[16][2]~9_combout ),
	.datac(!\datamem|Decoder1~7_combout ),
	.datad(!\datamem|mem[16][2]~1298_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[16][7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[16][7]~14 .extended_lut = "off";
defparam \datamem|mem[16][7]~14 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[16][7]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[16][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~297_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[16][7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[16][1] .is_wysiwyg = "true";
defparam \datamem|mem[16][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~8 (
// Equation(s):
// \datamem|Decoder1~8_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~8 .extended_lut = "off";
defparam \datamem|Decoder1~8 .lut_mask = 64'h0000000004000000;
defparam \datamem|Decoder1~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~9 (
// Equation(s):
// \datamem|Decoder1~9_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~9 .extended_lut = "off";
defparam \datamem|Decoder1~9 .lut_mask = 64'h0000000000000400;
defparam \datamem|Decoder1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~2 (
// Equation(s):
// \datamem|Decoder4~2_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~2 .extended_lut = "off";
defparam \datamem|Decoder4~2 .lut_mask = 64'h0000000000000800;
defparam \datamem|Decoder4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~4 (
// Equation(s):
// \datamem|Decoder2~4_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~4 .extended_lut = "off";
defparam \datamem|Decoder2~4 .lut_mask = 64'h0000000000200000;
defparam \datamem|Decoder2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[48][7]~15 (
// Equation(s):
// \datamem|mem[48][7]~15_combout  = (!\datamem|Decoder1~9_combout  & (!\datamem|Decoder4~2_combout  & !\datamem|Decoder2~4_combout ))

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder4~2_combout ),
	.datac(!\datamem|Decoder2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[48][7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[48][7]~15 .extended_lut = "off";
defparam \datamem|mem[48][7]~15 .lut_mask = 64'h8080808080808080;
defparam \datamem|mem[48][7]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~10 (
// Equation(s):
// \datamem|Decoder1~10_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~10 .extended_lut = "off";
defparam \datamem|Decoder1~10 .lut_mask = 64'h0000000000000004;
defparam \datamem|Decoder1~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~5 (
// Equation(s):
// \datamem|Decoder2~5_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~5 .extended_lut = "off";
defparam \datamem|Decoder2~5 .lut_mask = 64'h0000000000000020;
defparam \datamem|Decoder2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[48][7]~16 (
// Equation(s):
// \datamem|mem[48][7]~16_combout  = (!\datamem|Decoder1~10_combout  & !\datamem|Decoder2~5_combout )

	.dataa(!\datamem|Decoder1~10_combout ),
	.datab(!\datamem|Decoder2~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[48][7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[48][7]~16 .extended_lut = "off";
defparam \datamem|mem[48][7]~16 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[48][7]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~11 (
// Equation(s):
// \datamem|Decoder1~11_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~11 .extended_lut = "off";
defparam \datamem|Decoder1~11 .lut_mask = 64'h0000000000040000;
defparam \datamem|Decoder1~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[48][7]~17 (
// Equation(s):
// \datamem|mem[48][7]~17_combout  = (!\datamem|Decoder2~5_combout  & !\datamem|Decoder1~11_combout )

	.dataa(!\datamem|Decoder2~5_combout ),
	.datab(!\datamem|Decoder1~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[48][7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[48][7]~17 .extended_lut = "off";
defparam \datamem|mem[48][7]~17 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[48][7]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~298 (
// Equation(s):
// \datamem|mem~298_combout  = ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[48][7]~16_combout ),
	.dataf(!\datamem|mem[48][7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~298 .extended_lut = "off";
defparam \datamem|mem~298 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~298 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~299 (
// Equation(s):
// \datamem|mem~299_combout  = ( \i3|writedata_out [41] & ( \i3|writedata_out [49] & ( (((\datamem|Decoder4~2_combout  & \i3|writedata_out [33])) # (\datamem|Decoder2~4_combout )) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( 
// \i3|writedata_out [49] & ( (!\datamem|Decoder1~9_combout  & ((!\datamem|Decoder4~2_combout  & (\datamem|Decoder2~4_combout )) # (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [33])))) ) ) ) # ( \i3|writedata_out [41] & 
// ( !\i3|writedata_out [49] & ( ((\datamem|Decoder4~2_combout  & ((\i3|writedata_out [33]) # (\datamem|Decoder2~4_combout )))) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( !\i3|writedata_out [49] & ( (!\datamem|Decoder1~9_combout  
// & (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [33]))) ) ) )

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder4~2_combout ),
	.datac(!\datamem|Decoder2~4_combout ),
	.datad(!\i3|writedata_out [33]),
	.datae(!\i3|writedata_out [41]),
	.dataf(!\i3|writedata_out [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~299 .extended_lut = "off";
defparam \datamem|mem~299 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~299 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~300 (
// Equation(s):
// \datamem|mem~300_combout  = ( \datamem|mem~299_combout  & ( (\datamem|Decoder1~8_combout  & !\i3|writedata_out [57]) ) ) # ( !\datamem|mem~299_combout  & ( (!\datamem|Decoder1~8_combout  & ((!\datamem|mem[48][7]~15_combout ) # ((!\datamem|mem~298_combout 
// )))) # (\datamem|Decoder1~8_combout  & (((!\i3|writedata_out [57])))) ) )

	.dataa(!\datamem|Decoder1~8_combout ),
	.datab(!\datamem|mem[48][7]~15_combout ),
	.datac(!\i3|writedata_out [57]),
	.datad(!\datamem|mem~298_combout ),
	.datae(!\datamem|mem~299_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~300 .extended_lut = "off";
defparam \datamem|mem~300 .lut_mask = 64'hFAD85050FAD85050;
defparam \datamem|mem~300 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[48][7]~1297 (
// Equation(s):
// \datamem|mem[48][7]~1297_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) ) # ( !\i3|result_out_alu [4] & ( 
// \i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & (!\i3|result_out_alu [2] $ (((!\i3|result_out_alu [0] & !\i3|result_out_alu [1]))))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[48][7]~1297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[48][7]~1297 .extended_lut = "off";
defparam \datamem|mem[48][7]~1297 .lut_mask = 64'h0000000000788000;
defparam \datamem|mem[48][7]~1297 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[48][7]~21 (
// Equation(s):
// \datamem|mem[48][7]~21_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[48][7]~16_combout ) # ((\datamem|mem[48][7]~1297_combout ) # (\datamem|Decoder1~11_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[48][7]~16_combout ),
	.datac(!\datamem|Decoder1~11_combout ),
	.datad(!\datamem|mem[48][7]~1297_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[48][7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[48][7]~21 .extended_lut = "off";
defparam \datamem|mem[48][7]~21 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[48][7]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[48][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~300_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[48][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[48][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[48][1] .is_wysiwyg = "true";
defparam \datamem|mem[48][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~18 (
// Equation(s):
// \datamem|Mux62~18_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[0][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[32][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( !\datamem|mem[48][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( !\datamem|mem[16][1]~q  ) ) )

	.dataa(!\datamem|mem[16][1]~q ),
	.datab(!\datamem|mem[48][1]~q ),
	.datac(!\datamem|mem[32][1]~q ),
	.datad(!\datamem|mem[0][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~18 .extended_lut = "off";
defparam \datamem|Mux62~18 .lut_mask = 64'hAAAACCCC0F0F00FF;
defparam \datamem|Mux62~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[16][2]~72 (
// Equation(s):
// \datamem|mem[16][2]~72_combout  = (!\datamem|Decoder1~5_combout  & !\datamem|Decoder2~2_combout )

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[16][2]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[16][2]~72 .extended_lut = "off";
defparam \datamem|mem[16][2]~72 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[16][2]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[12][4]~73 (
// Equation(s):
// \datamem|mem[12][4]~73_combout  = (!\datamem|Decoder1~4_combout  & !\datamem|Decoder2~2_combout )

	.dataa(!\datamem|Decoder1~4_combout ),
	.datab(!\datamem|Decoder2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[12][4]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[12][4]~73 .extended_lut = "off";
defparam \datamem|mem[12][4]~73 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[12][4]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~321 (
// Equation(s):
// \datamem|mem~321_combout  = ( \datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[16][2]~72_combout ),
	.dataf(!\datamem|mem[12][4]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~321 .extended_lut = "off";
defparam \datamem|mem~321 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~321 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[12][4]~1289 (
// Equation(s):
// \datamem|mem[12][4]~1289_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & \i3|result_out_alu [3]))) # (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & 
// (\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[12][4]~1289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[12][4]~1289 .extended_lut = "off";
defparam \datamem|mem[12][4]~1289 .lut_mask = 64'h0180000000000000;
defparam \datamem|mem[12][4]~1289 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[8][6]~23 (
// Equation(s):
// \datamem|mem[8][6]~23_combout  = (!\datamem|Decoder1~14_combout  & !\datamem|Decoder2~7_combout )

	.dataa(!\datamem|Decoder1~14_combout ),
	.datab(!\datamem|Decoder2~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[8][6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[8][6]~23 .extended_lut = "off";
defparam \datamem|mem[8][6]~23 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[8][6]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~322 (
// Equation(s):
// \datamem|mem~322_combout  = ( \datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem~321_combout  ) ) ) # ( 
// \datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~321_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[12][4]~1289_combout ),
	.dataf(!\datamem|mem[8][6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~322 .extended_lut = "off";
defparam \datamem|mem~322 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~322 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[12][4]~1288 (
// Equation(s):
// \datamem|mem[12][4]~1288_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & ((!\i3|result_out_alu [2]) # ((!\i3|result_out_alu [0] & !\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[12][4]~1288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[12][4]~1288 .extended_lut = "off";
defparam \datamem|mem[12][4]~1288 .lut_mask = 64'h00F8000000000000;
defparam \datamem|mem[12][4]~1288 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[12][7]~76 (
// Equation(s):
// \datamem|mem[12][7]~76_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[8][6]~23_combout ) # ((\datamem|mem[12][4]~1288_combout ) # (\datamem|Decoder1~15_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[8][6]~23_combout ),
	.datac(!\datamem|Decoder1~15_combout ),
	.datad(!\datamem|mem[12][4]~1288_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[12][7]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[12][7]~76 .extended_lut = "off";
defparam \datamem|mem[12][7]~76 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[12][7]~76 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[12][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~322_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~15_combout ),
	.ena(\datamem|mem[12][7]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[12][1] .is_wysiwyg = "true";
defparam \datamem|mem[12][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[48][7]~77 (
// Equation(s):
// \datamem|mem[48][7]~77_combout  = (!\datamem|Decoder1~9_combout  & !\datamem|Decoder2~4_combout )

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[48][7]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[48][7]~77 .extended_lut = "off";
defparam \datamem|mem[48][7]~77 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[48][7]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[44][7]~78 (
// Equation(s):
// \datamem|mem[44][7]~78_combout  = (!\datamem|Decoder1~8_combout  & !\datamem|Decoder2~4_combout )

	.dataa(!\datamem|Decoder1~8_combout ),
	.datab(!\datamem|Decoder2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[44][7]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[44][7]~78 .extended_lut = "off";
defparam \datamem|mem[44][7]~78 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[44][7]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~323 (
// Equation(s):
// \datamem|mem~323_combout  = ( \datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[48][7]~77_combout ),
	.dataf(!\datamem|mem[44][7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~323 .extended_lut = "off";
defparam \datamem|mem~323 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~323 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[44][7]~1287 (
// Equation(s):
// \datamem|mem[44][7]~1287_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & \i3|result_out_alu [3]))) # (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & 
// (\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[44][7]~1287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[44][7]~1287 .extended_lut = "off";
defparam \datamem|mem[44][7]~1287 .lut_mask = 64'h0000000001800000;
defparam \datamem|mem[44][7]~1287 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~324 (
// Equation(s):
// \datamem|mem~324_combout  = ( \datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem~323_combout  ) ) ) # ( 
// \datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~323_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[44][7]~1287_combout ),
	.dataf(!\datamem|mem[40][4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~324 .extended_lut = "off";
defparam \datamem|mem~324 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~324 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[44][7]~1286 (
// Equation(s):
// \datamem|mem[44][7]~1286_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & ((!\i3|result_out_alu [2]) # ((!\i3|result_out_alu [0] & !\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[44][7]~1286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[44][7]~1286 .extended_lut = "off";
defparam \datamem|mem[44][7]~1286 .lut_mask = 64'h0000000000F80000;
defparam \datamem|mem[44][7]~1286 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[44][7]~81 (
// Equation(s):
// \datamem|mem[44][7]~81_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[40][4]~31_combout ) # ((\datamem|mem[44][7]~1286_combout ) # (\datamem|Decoder1~19_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[40][4]~31_combout ),
	.datac(!\datamem|Decoder1~19_combout ),
	.datad(!\datamem|mem[44][7]~1286_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[44][7]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[44][7]~81 .extended_lut = "off";
defparam \datamem|mem[44][7]~81 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[44][7]~81 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[44][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~324_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~19_combout ),
	.ena(\datamem|mem[44][7]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[44][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[44][1] .is_wysiwyg = "true";
defparam \datamem|mem[44][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~0 (
// Equation(s):
// \datamem|Decoder2~0_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~0 .extended_lut = "off";
defparam \datamem|Decoder2~0 .lut_mask = 64'h0000000000080000;
defparam \datamem|Decoder2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[32][5]~82 (
// Equation(s):
// \datamem|mem[32][5]~82_combout  = (!\datamem|Decoder1~1_combout  & !\datamem|Decoder2~0_combout )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[32][5]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[32][5]~82 .extended_lut = "off";
defparam \datamem|mem[32][5]~82 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[32][5]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[28][3]~83 (
// Equation(s):
// \datamem|mem[28][3]~83_combout  = (!\datamem|Decoder1~0_combout  & !\datamem|Decoder2~0_combout )

	.dataa(!\datamem|Decoder1~0_combout ),
	.datab(!\datamem|Decoder2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[28][3]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[28][3]~83 .extended_lut = "off";
defparam \datamem|mem[28][3]~83 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[28][3]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~325 (
// Equation(s):
// \datamem|mem~325_combout  = ( \datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[32][5]~82_combout ),
	.dataf(!\datamem|mem[28][3]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~325 .extended_lut = "off";
defparam \datamem|mem~325 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~325 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[28][3]~1285 (
// Equation(s):
// \datamem|mem[28][3]~1285_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & \i3|result_out_alu [3]))) # (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & 
// (\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[28][3]~1285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[28][3]~1285 .extended_lut = "off";
defparam \datamem|mem[28][3]~1285 .lut_mask = 64'h0000018000000000;
defparam \datamem|mem[28][3]~1285 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~326 (
// Equation(s):
// \datamem|mem~326_combout  = ( \datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem~325_combout  ) ) ) # ( 
// \datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~325_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[28][3]~1285_combout ),
	.dataf(!\datamem|mem[24][1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~326 .extended_lut = "off";
defparam \datamem|mem~326 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~326 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[28][3]~1284 (
// Equation(s):
// \datamem|mem[28][3]~1284_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & ((!\i3|result_out_alu [2]) # ((!\i3|result_out_alu [0] & !\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[28][3]~1284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[28][3]~1284 .extended_lut = "off";
defparam \datamem|mem[28][3]~1284 .lut_mask = 64'h000000F800000000;
defparam \datamem|mem[28][3]~1284 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[28][7]~86 (
// Equation(s):
// \datamem|mem[28][7]~86_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[24][1]~38_combout ) # ((\datamem|mem[28][3]~1284_combout ) # (\datamem|Decoder1~23_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[24][1]~38_combout ),
	.datac(!\datamem|Decoder1~23_combout ),
	.datad(!\datamem|mem[28][3]~1284_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[28][7]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[28][7]~86 .extended_lut = "off";
defparam \datamem|mem[28][7]~86 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[28][7]~86 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[28][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~326_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~23_combout ),
	.ena(\datamem|mem[28][7]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[28][1] .is_wysiwyg = "true";
defparam \datamem|mem[28][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~28 (
// Equation(s):
// \datamem|Decoder1~28_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~28 .extended_lut = "off";
defparam \datamem|Decoder1~28 .lut_mask = 64'h0000000000000100;
defparam \datamem|Decoder1~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~14 (
// Equation(s):
// \datamem|Decoder2~14_combout  = ( !\i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~14 .extended_lut = "off";
defparam \datamem|Decoder2~14 .lut_mask = 64'h0000000000020000;
defparam \datamem|Decoder2~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[60][7]~87 (
// Equation(s):
// \datamem|mem[60][7]~87_combout  = (!\datamem|Decoder1~28_combout  & !\datamem|Decoder2~14_combout )

	.dataa(!\datamem|Decoder1~28_combout ),
	.datab(!\datamem|Decoder2~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[60][7]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[60][7]~87 .extended_lut = "off";
defparam \datamem|mem[60][7]~87 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[60][7]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~29 (
// Equation(s):
// \datamem|Decoder1~29_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~29 .extended_lut = "off";
defparam \datamem|Decoder1~29 .lut_mask = 64'h0000000001000000;
defparam \datamem|Decoder1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[60][7]~88 (
// Equation(s):
// \datamem|mem[60][7]~88_combout  = (!\datamem|Decoder2~14_combout  & !\datamem|Decoder1~29_combout )

	.dataa(!\datamem|Decoder2~14_combout ),
	.datab(!\datamem|Decoder1~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[60][7]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[60][7]~88 .extended_lut = "off";
defparam \datamem|mem[60][7]~88 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[60][7]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~327 (
// Equation(s):
// \datamem|mem~327_combout  = ( \datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[60][7]~87_combout ),
	.dataf(!\datamem|mem[60][7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~327 .extended_lut = "off";
defparam \datamem|mem~327 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~327 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[60][7]~1283 (
// Equation(s):
// \datamem|mem[60][7]~1283_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & \i3|result_out_alu [3]))) # (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & 
// (\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[60][7]~1283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[60][7]~1283 .extended_lut = "off";
defparam \datamem|mem[60][7]~1283 .lut_mask = 64'h0000000000000180;
defparam \datamem|mem[60][7]~1283 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~328 (
// Equation(s):
// \datamem|mem~328_combout  = ( \datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem~327_combout  ) ) ) # ( 
// \datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~327_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[60][7]~1283_combout ),
	.dataf(!\datamem|mem[56][1]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~328 .extended_lut = "off";
defparam \datamem|mem~328 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~328 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[60][7]~1282 (
// Equation(s):
// \datamem|mem[60][7]~1282_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & ((!\i3|result_out_alu [2]) # ((!\i3|result_out_alu [0] & !\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[60][7]~1282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[60][7]~1282 .extended_lut = "off";
defparam \datamem|mem[60][7]~1282 .lut_mask = 64'h00000000000000F8;
defparam \datamem|mem[60][7]~1282 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[60][7]~91 (
// Equation(s):
// \datamem|mem[60][7]~91_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[56][1]~46_combout ) # ((\datamem|mem[60][7]~1282_combout ) # (\datamem|Decoder1~27_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[56][1]~46_combout ),
	.datac(!\datamem|Decoder1~27_combout ),
	.datad(!\datamem|mem[60][7]~1282_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[60][7]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[60][7]~91 .extended_lut = "off";
defparam \datamem|mem[60][7]~91 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[60][7]~91 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[60][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~328_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~27_combout ),
	.ena(\datamem|mem[60][7]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[60][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[60][1] .is_wysiwyg = "true";
defparam \datamem|mem[60][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~2 (
// Equation(s):
// \datamem|Mux62~2_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[60][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[28][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[44][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[12][1]~q  ) ) )

	.dataa(!\datamem|mem[12][1]~q ),
	.datab(!\datamem|mem[44][1]~q ),
	.datac(!\datamem|mem[28][1]~q ),
	.datad(!\datamem|mem[60][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~2 .extended_lut = "off";
defparam \datamem|Mux62~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[24][1]~62 (
// Equation(s):
// \datamem|mem[24][1]~62_combout  = (!\datamem|Decoder1~21_combout  & !\datamem|Decoder2~10_combout )

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder2~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[24][1]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[24][1]~62 .extended_lut = "off";
defparam \datamem|mem[24][1]~62 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[24][1]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[20][3]~63 (
// Equation(s):
// \datamem|mem[20][3]~63_combout  = (!\datamem|Decoder1~20_combout  & !\datamem|Decoder2~10_combout )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|Decoder2~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[20][3]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[20][3]~63 .extended_lut = "off";
defparam \datamem|mem[20][3]~63 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[20][3]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~317 (
// Equation(s):
// \datamem|mem~317_combout  = ( \datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[24][1]~62_combout ),
	.dataf(!\datamem|mem[20][3]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~317 .extended_lut = "off";
defparam \datamem|mem~317 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~317 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[20][3]~1293 (
// Equation(s):
// \datamem|mem[20][3]~1293_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) ) # ( !\i3|result_out_alu [4] & ( 
// !\i3|result_out_alu [5] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[20][3]~1293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[20][3]~1293 .extended_lut = "off";
defparam \datamem|mem[20][3]~1293 .lut_mask = 64'h0001800000000000;
defparam \datamem|mem[20][3]~1293 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~318 (
// Equation(s):
// \datamem|mem~318_combout  = ( \datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem~317_combout  ) ) ) # ( 
// \datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~317_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[20][3]~1293_combout ),
	.dataf(!\datamem|mem[16][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~318 .extended_lut = "off";
defparam \datamem|mem~318 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~318 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[20][3]~1292 (
// Equation(s):
// \datamem|mem[20][3]~1292_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [3] & ((!\i3|result_out_alu [2]) # ((!\i3|result_out_alu [0] & !\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[20][3]~1292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[20][3]~1292 .extended_lut = "off";
defparam \datamem|mem[20][3]~1292 .lut_mask = 64'h0000F80000000000;
defparam \datamem|mem[20][3]~1292 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[20][7]~66 (
// Equation(s):
// \datamem|mem[20][7]~66_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[16][2]~9_combout ) # ((\datamem|mem[20][3]~1292_combout ) # (\datamem|Decoder1~7_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[16][2]~9_combout ),
	.datac(!\datamem|Decoder1~7_combout ),
	.datad(!\datamem|mem[20][3]~1292_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[20][7]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[20][7]~66 .extended_lut = "off";
defparam \datamem|mem[20][7]~66 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[20][7]~66 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[20][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~318_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~7_combout ),
	.ena(\datamem|mem[20][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[20][1] .is_wysiwyg = "true";
defparam \datamem|mem[20][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[56][1]~67 (
// Equation(s):
// \datamem|mem[56][1]~67_combout  = (!\datamem|Decoder1~25_combout  & !\datamem|Decoder2~12_combout )

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder2~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[56][1]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[56][1]~67 .extended_lut = "off";
defparam \datamem|mem[56][1]~67 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[56][1]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[52][1]~68 (
// Equation(s):
// \datamem|mem[52][1]~68_combout  = (!\datamem|Decoder1~24_combout  & !\datamem|Decoder2~12_combout )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|Decoder2~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[52][1]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[52][1]~68 .extended_lut = "off";
defparam \datamem|mem[52][1]~68 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[52][1]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~319 (
// Equation(s):
// \datamem|mem~319_combout  = ( \datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[56][1]~67_combout ),
	.dataf(!\datamem|mem[52][1]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~319 .extended_lut = "off";
defparam \datamem|mem~319 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~319 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[52][1]~1291 (
// Equation(s):
// \datamem|mem[52][1]~1291_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) ) # ( !\i3|result_out_alu [4] & ( 
// \i3|result_out_alu [5] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[52][1]~1291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[52][1]~1291 .extended_lut = "off";
defparam \datamem|mem[52][1]~1291 .lut_mask = 64'h0000000000018000;
defparam \datamem|mem[52][1]~1291 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~320 (
// Equation(s):
// \datamem|mem~320_combout  = ( \datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem~319_combout  ) ) ) # ( 
// \datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~319_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[52][1]~1291_combout ),
	.dataf(!\datamem|mem[48][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~320 .extended_lut = "off";
defparam \datamem|mem~320 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~320 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[52][1]~1290 (
// Equation(s):
// \datamem|mem[52][1]~1290_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [3] & ((!\i3|result_out_alu [2]) # ((!\i3|result_out_alu [0] & !\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[52][1]~1290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[52][1]~1290 .extended_lut = "off";
defparam \datamem|mem[52][1]~1290 .lut_mask = 64'h000000000000F800;
defparam \datamem|mem[52][1]~1290 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[52][7]~71 (
// Equation(s):
// \datamem|mem[52][7]~71_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[48][7]~16_combout ) # ((\datamem|mem[52][1]~1290_combout ) # (\datamem|Decoder1~11_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[48][7]~16_combout ),
	.datac(!\datamem|Decoder1~11_combout ),
	.datad(!\datamem|mem[52][1]~1290_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[52][7]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[52][7]~71 .extended_lut = "off";
defparam \datamem|mem[52][7]~71 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[52][7]~71 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[52][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~320_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~11_combout ),
	.ena(\datamem|mem[52][7]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[52][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[52][1] .is_wysiwyg = "true";
defparam \datamem|mem[52][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~26 (
// Equation(s):
// \datamem|Mux62~26_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[4][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[36][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[52][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[20][1]~q  ) ) )

	.dataa(!\datamem|mem[20][1]~q ),
	.datab(!\datamem|mem[52][1]~q ),
	.datac(!\datamem|mem[36][1]~q ),
	.datad(!\datamem|mem[4][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~26 .extended_lut = "off";
defparam \datamem|Mux62~26 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~27 (
// Equation(s):
// \datamem|Mux62~27_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~26_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~2_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~0_combout  ) ) )

	.dataa(!\datamem|Mux62~0_combout ),
	.datab(!\datamem|Mux62~18_combout ),
	.datac(!\datamem|Mux62~2_combout ),
	.datad(!\datamem|Mux62~26_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~27 .extended_lut = "off";
defparam \datamem|Mux62~27 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux46~0 (
// Equation(s):
// \datamem|Mux46~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~23_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux62~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux62~21_combout  ) ) )

	.dataa(!\datamem|Mux62~21_combout ),
	.datab(!\datamem|Mux62~25_combout ),
	.datac(!\datamem|Mux62~23_combout ),
	.datad(!\datamem|Mux62~27_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux46~0 .extended_lut = "off";
defparam \datamem|Mux46~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux46~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[41] (
// Equation(s):
// \datamem|read_data [41] = ( \datamem|read_data [41] & ( \i3|Memread~q  & ( \datamem|Mux46~0_combout  ) ) ) # ( !\datamem|read_data [41] & ( \i3|Memread~q  & ( \datamem|Mux46~0_combout  ) ) ) # ( \datamem|read_data [41] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux46~0_combout ),
	.datae(!\datamem|read_data [41]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [41]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[41] .extended_lut = "off";
defparam \datamem|read_data[41] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[41] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[41] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[41] .is_wysiwyg = "true";
defparam \i4|readdata[41] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux24~0 (
// Equation(s):
// \im|Mux24~0_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [3] & !\pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4] & (\pc|PC_out [3] & 
// !\pc|PC_out [2])) # (\pc|PC_out [4] & (!\pc|PC_out [3] & \pc|PC_out [2])))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [5] & (\pc|PC_out [4])) # (\pc|PC_out [5] & (!\pc|PC_out [4] & ((!\pc|PC_out [3]) # (\pc|PC_out [2])))) ) ) ) # ( 
// !\pc|PC_out [1] & ( !\pc|PC_out [6] & ( (\pc|PC_out [5] & (\pc|PC_out [4] & (\pc|PC_out [3] & !\pc|PC_out [2]))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux24~0 .extended_lut = "off";
defparam \im|Mux24~0 .lut_mask = 64'h0100626608208000;
defparam \im|Mux24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux24~1 (
// Equation(s):
// \im|Mux24~1_combout  = ( \pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [4] & (\pc|PC_out [3] & \pc|PC_out [2]))) ) ) ) # ( !\pc|PC_out [1] & ( \pc|PC_out [6] & ( (!\pc|PC_out [5] & (!\pc|PC_out [3] & (!\pc|PC_out [4] $ (!\pc|PC_out 
// [2])))) ) ) ) # ( \pc|PC_out [1] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [2] & ((!\pc|PC_out [5] & (!\pc|PC_out [4] & \pc|PC_out [3])) # (\pc|PC_out [5] & (\pc|PC_out [4])))) # (\pc|PC_out [2] & ((!\pc|PC_out [4] $ (\pc|PC_out [3])))) ) ) ) # ( !\pc|PC_out 
// [1] & ( !\pc|PC_out [6] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [5] & (\pc|PC_out [3])) # (\pc|PC_out [5] & ((!\pc|PC_out [3]) # (\pc|PC_out [2]))))) # (\pc|PC_out [4] & ((!\pc|PC_out [3] & ((!\pc|PC_out [5]) # (\pc|PC_out [2]))) # (\pc|PC_out [3] & 
// ((!\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [1]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux24~1 .extended_lut = "off";
defparam \im|Mux24~1 .lut_mask = 64'h6B7C19C320800008;
defparam \im|Mux24~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux24~2 (
// Equation(s):
// \im|Mux24~2_combout  = (!\pc|PC_out [0] & (\im|Mux24~0_combout )) # (\pc|PC_out [0] & ((\im|Mux24~1_combout )))

	.dataa(!\im|Mux24~0_combout ),
	.datab(!\im|Mux24~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux24~2 .extended_lut = "off";
defparam \im|Mux24~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux24~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[31] (
	.clk(\clk~input_o ),
	.d(\im|Mux24~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[31] .is_wysiwyg = "true";
defparam \i1|inst[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data~0 (
// Equation(s):
// \immextr|imm_data~0_combout  = (!\immextr|Mux11~0_combout  & (\immextr|imm_data~0_combout )) # (\immextr|Mux11~0_combout  & ((\i1|inst [31])))

	.dataa(!\immextr|imm_data~0_combout ),
	.datab(!\immextr|Mux11~0_combout ),
	.datac(!\i1|inst [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data~0 .extended_lut = "off";
defparam \immextr|imm_data~0 .lut_mask = 64'h4747474747474747;
defparam \immextr|imm_data~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[11] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[11] .is_wysiwyg = "true";
defparam \i2|imm_data[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[41]~27 (
// Equation(s):
// \mux1|Y[41]~27_combout  = (!\i2|Alusrc~q  & ((\m2|Mux22~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux22~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[41]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[41]~27 .extended_lut = "off";
defparam \mux1|Y[41]~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[41]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[41]~41_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[41] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[41] .is_wysiwyg = "true";
defparam \i2|readdata1[41] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux22~0 (
// Equation(s):
// \m1|Mux22~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [41]))) # (\m1|Mux40~5_combout  & (\mux3|Y[41]~41_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [41])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [41]))) ) )

	.dataa(!\mux3|Y[41]~41_combout ),
	.datab(!\i2|readdata1 [41]),
	.datac(!\i3|result_out_alu [41]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux22~0 .extended_lut = "off";
defparam \m1|Mux22~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~92 (
// Equation(s):
// \datamem|mem~92_combout  = ( \datamem|Decoder2~15_combout  & ( \i3|writedata_out [16] ) ) # ( !\datamem|Decoder2~15_combout  & ( (!\datamem|Decoder1~12_combout  & (\i3|writedata_out [0])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [8]))) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [16]),
	.datad(!\datamem|Decoder1~12_combout ),
	.datae(!\datamem|Decoder2~15_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~92 .extended_lut = "off";
defparam \datamem|mem~92 .lut_mask = 64'h55330F0F55330F0F;
defparam \datamem|mem~92 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[2][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[2][7]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[2][0] .is_wysiwyg = "true";
defparam \datamem|mem[2][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~96 (
// Equation(s):
// \datamem|mem~96_combout  = ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[34][0]~94_combout ),
	.dataf(!\datamem|mem[34][0]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~96 .extended_lut = "off";
defparam \datamem|mem~96 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~96 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~137 (
// Equation(s):
// \datamem|mem~137_combout  = ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[10][6]~115_combout ),
	.dataf(!\datamem|mem[6][0]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~137 .extended_lut = "off";
defparam \datamem|mem~137 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~137 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a23 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[40]~40_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[40] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a23~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[40] .is_wysiwyg = "true";
defparam \i2|readdata2[40] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[40]~28 (
// Equation(s):
// \mux1|Y[40]~28_combout  = (!\i2|Alusrc~q  & ((\m2|Mux23~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[40]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[40]~28 .extended_lut = "off";
defparam \mux1|Y[40]~28 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[40]~28 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[0][7] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[0][7] .is_wysiwyg = "true";
defparam \datamem|mem[0][7] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[1][7] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [15]),
	.asdata(\i3|writedata_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[1][7]~1252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[1][7] .is_wysiwyg = "true";
defparam \datamem|mem[1][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1099 (
// Equation(s):
// \datamem|mem~1099_combout  = ( \i3|writedata_out [23] & ( ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [7])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [15])))) # (\datamem|Decoder2~15_combout ) ) ) # ( !\i3|writedata_out [23] & ( 
// (!\datamem|Decoder2~15_combout  & ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [7])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [15]))))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~15_combout ),
	.datac(!\i3|writedata_out [7]),
	.datad(!\i3|writedata_out [15]),
	.datae(!\i3|writedata_out [23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1099 .extended_lut = "off";
defparam \datamem|mem~1099 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \datamem|mem~1099 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[2][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1099_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[2][7]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[2][7] .is_wysiwyg = "true";
defparam \datamem|mem[2][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1100 (
// Equation(s):
// \datamem|mem~1100_combout  = ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[34][0]~94_combout ),
	.dataf(!\datamem|mem[34][0]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1100 .extended_lut = "off";
defparam \datamem|mem~1100 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1100 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a24 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[39]~39_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[39] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a24~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[39] .is_wysiwyg = "true";
defparam \i2|readdata2[39] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[39]~25 (
// Equation(s):
// \mux1|Y[39]~25_combout  = (!\i2|Alusrc~q  & ((\m2|Mux24~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux24~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[39]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[39]~25 .extended_lut = "off";
defparam \mux1|Y[39]~25 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[39]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[0][6] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[0][6] .is_wysiwyg = "true";
defparam \datamem|mem[0][6] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[1][6] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [14]),
	.asdata(\i3|writedata_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[1][7]~1252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[1][6] .is_wysiwyg = "true";
defparam \datamem|mem[1][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~971 (
// Equation(s):
// \datamem|mem~971_combout  = ( \i3|writedata_out [22] & ( ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [6])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [14])))) # (\datamem|Decoder2~15_combout ) ) ) # ( !\i3|writedata_out [22] & ( 
// (!\datamem|Decoder2~15_combout  & ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [6])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [14]))))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~15_combout ),
	.datac(!\i3|writedata_out [6]),
	.datad(!\i3|writedata_out [14]),
	.datae(!\i3|writedata_out [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~971_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~971 .extended_lut = "off";
defparam \datamem|mem~971 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \datamem|mem~971 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[2][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~971_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[2][7]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[2][6] .is_wysiwyg = "true";
defparam \datamem|mem[2][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~972 (
// Equation(s):
// \datamem|mem~972_combout  = ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[34][0]~94_combout ),
	.dataf(!\datamem|mem[34][0]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~972_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~972 .extended_lut = "off";
defparam \datamem|mem~972 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~972 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a25 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[38]~38_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[38] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a25~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[38] .is_wysiwyg = "true";
defparam \i2|readdata2[38] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[38]~20 (
// Equation(s):
// \mux1|Y[38]~20_combout  = (!\i2|Alusrc~q  & ((\m2|Mux25~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux25~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[38]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[38]~20 .extended_lut = "off";
defparam \mux1|Y[38]~20 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[38]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[1][5] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [13]),
	.asdata(\i3|writedata_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[1][7]~1252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[1][5] .is_wysiwyg = "true";
defparam \datamem|mem[1][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~843 (
// Equation(s):
// \datamem|mem~843_combout  = ( \i3|writedata_out [21] & ( ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [5])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [13])))) # (\datamem|Decoder2~15_combout ) ) ) # ( !\i3|writedata_out [21] & ( 
// (!\datamem|Decoder2~15_combout  & ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [5])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [13]))))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~15_combout ),
	.datac(!\i3|writedata_out [5]),
	.datad(!\i3|writedata_out [13]),
	.datae(!\i3|writedata_out [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~843_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~843 .extended_lut = "off";
defparam \datamem|mem~843 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \datamem|mem~843 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[2][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~843_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[2][7]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[2][5] .is_wysiwyg = "true";
defparam \datamem|mem[2][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~844 (
// Equation(s):
// \datamem|mem~844_combout  = ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[34][0]~94_combout ),
	.dataf(!\datamem|mem[34][0]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~844_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~844 .extended_lut = "off";
defparam \datamem|mem~844 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~844 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a26 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[37]~37_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[37] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a26~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[37] .is_wysiwyg = "true";
defparam \i2|readdata2[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[37]~51 (
// Equation(s):
// \mux1|Y[37]~51_combout  = (!\i2|Alusrc~q  & ((\m2|Mux26~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[37]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[37]~51 .extended_lut = "off";
defparam \mux1|Y[37]~51 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[37]~51 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[1][4] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [12]),
	.asdata(\i3|writedata_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[1][7]~1252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[1][4] .is_wysiwyg = "true";
defparam \datamem|mem[1][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~715 (
// Equation(s):
// \datamem|mem~715_combout  = ( \i3|writedata_out [20] & ( ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [4])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [12])))) # (\datamem|Decoder2~15_combout ) ) ) # ( !\i3|writedata_out [20] & ( 
// (!\datamem|Decoder2~15_combout  & ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [4])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [12]))))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~15_combout ),
	.datac(!\i3|writedata_out [4]),
	.datad(!\i3|writedata_out [12]),
	.datae(!\i3|writedata_out [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~715_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~715 .extended_lut = "off";
defparam \datamem|mem~715 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \datamem|mem~715 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[2][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~715_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[2][7]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[2][4] .is_wysiwyg = "true";
defparam \datamem|mem[2][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~716 (
// Equation(s):
// \datamem|mem~716_combout  = ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[34][0]~94_combout ),
	.dataf(!\datamem|mem[34][0]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~716 .extended_lut = "off";
defparam \datamem|mem~716 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~716 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a27 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[36]~36_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[36] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a27~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[36] .is_wysiwyg = "true";
defparam \i2|readdata2[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[36]~19 (
// Equation(s):
// \mux1|Y[36]~19_combout  = (!\i2|Alusrc~q  & ((\m2|Mux27~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux27~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[36]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[36]~19 .extended_lut = "off";
defparam \mux1|Y[36]~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[36]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~587 (
// Equation(s):
// \datamem|mem~587_combout  = ( \i3|writedata_out [19] & ( ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [3])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [11])))) # (\datamem|Decoder2~15_combout ) ) ) # ( !\i3|writedata_out [19] & ( 
// (!\datamem|Decoder2~15_combout  & ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [3])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [11]))))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~15_combout ),
	.datac(!\i3|writedata_out [3]),
	.datad(!\i3|writedata_out [11]),
	.datae(!\i3|writedata_out [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~587_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~587 .extended_lut = "off";
defparam \datamem|mem~587 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \datamem|mem~587 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[2][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~587_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[2][7]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[2][3] .is_wysiwyg = "true";
defparam \datamem|mem[2][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~588 (
// Equation(s):
// \datamem|mem~588_combout  = ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[34][0]~94_combout ),
	.dataf(!\datamem|mem[34][0]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~588 .extended_lut = "off";
defparam \datamem|mem~588 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~588 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a28 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[35]~35_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[35] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a28~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[35] .is_wysiwyg = "true";
defparam \i2|readdata2[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[35]~22 (
// Equation(s):
// \mux1|Y[35]~22_combout  = (!\i2|Alusrc~q  & ((\m2|Mux28~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux28~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[35]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[35]~22 .extended_lut = "off";
defparam \mux1|Y[35]~22 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[35]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[1][2] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [10]),
	.asdata(\i3|writedata_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[1][7]~1252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[1][2] .is_wysiwyg = "true";
defparam \datamem|mem[1][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~458 (
// Equation(s):
// \datamem|mem~458_combout  = ( \i3|writedata_out [18] & ( ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [2])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [10])))) # (\datamem|Decoder2~15_combout ) ) ) # ( !\i3|writedata_out [18] & ( 
// (!\datamem|Decoder2~15_combout  & ((!\datamem|Decoder1~12_combout  & (\i3|writedata_out [2])) # (\datamem|Decoder1~12_combout  & ((\i3|writedata_out [10]))))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~15_combout ),
	.datac(!\i3|writedata_out [2]),
	.datad(!\i3|writedata_out [10]),
	.datae(!\i3|writedata_out [18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~458_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~458 .extended_lut = "off";
defparam \datamem|mem~458 .lut_mask = 64'h084C3B7F084C3B7F;
defparam \datamem|mem~458 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[2][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~458_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[2][7]~93_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[2][2] .is_wysiwyg = "true";
defparam \datamem|mem[2][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~459 (
// Equation(s):
// \datamem|mem~459_combout  = ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( \datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[34][0]~94_combout  & ( !\datamem|mem[34][0]~95_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[34][0]~94_combout ),
	.dataf(!\datamem|mem[34][0]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~459_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~459 .extended_lut = "off";
defparam \datamem|mem~459 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~459 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a29 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[34]~34_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[34] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a29~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[34] .is_wysiwyg = "true";
defparam \i2|readdata2[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[34]~23 (
// Equation(s):
// \mux1|Y[34]~23_combout  = (!\i2|Alusrc~q  & ((\m2|Mux29~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[34]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[34]~23 .extended_lut = "off";
defparam \mux1|Y[34]~23 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[34]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[33]~33_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[33] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[33] .is_wysiwyg = "true";
defparam \i2|readdata1[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[33]~24 (
// Equation(s):
// \mux1|Y[33]~24_combout  = (!\i2|Alusrc~q  & ((\m2|Mux30~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux30~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[33]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[33]~24 .extended_lut = "off";
defparam \mux1|Y[33]~24 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[33]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[32]~32_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[32] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[32] .is_wysiwyg = "true";
defparam \i2|readdata1[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[32]~21 (
// Equation(s):
// \mux1|Y[32]~21_combout  = (!\i2|Alusrc~q  & ((\m2|Mux31~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux31~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[32]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[32]~21 .extended_lut = "off";
defparam \mux1|Y[32]~21 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[32]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[31]~31_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[31] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[31] .is_wysiwyg = "true";
defparam \i2|readdata1[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[31]~17 (
// Equation(s):
// \mux1|Y[31]~17_combout  = (!\i2|Alusrc~q  & ((\m2|Mux32~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux32~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[31]~17 .extended_lut = "off";
defparam \mux1|Y[31]~17 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[31]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[30]~30_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 33;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[30] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[30] .is_wysiwyg = "true";
defparam \i2|readdata1[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[30]~50 (
// Equation(s):
// \mux1|Y[30]~50_combout  = (!\i2|Alusrc~q  & ((\m2|Mux33~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux33~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[30]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[30]~50 .extended_lut = "off";
defparam \mux1|Y[30]~50 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[30]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[29]~29_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 34;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[29] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[29] .is_wysiwyg = "true";
defparam \i2|readdata1[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[29]~16 (
// Equation(s):
// \mux1|Y[29]~16_combout  = (!\i2|Alusrc~q  & ((\m2|Mux34~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux34~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[29]~16 .extended_lut = "off";
defparam \mux1|Y[29]~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[29]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[28]~28_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 35;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[28] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[28] .is_wysiwyg = "true";
defparam \i2|readdata1[28] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a35 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[28]~28_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_first_bit_number = 35;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_first_bit_number = 35;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[28] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a35~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[28] .is_wysiwyg = "true";
defparam \i2|readdata2[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[28]~72 (
// Equation(s):
// \mux1|Y[28]~72_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [28]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [28]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[28]~28_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [28]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [28]),
	.datac(!\mux3|Y[28]~28_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [28]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[28]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[28]~72 .extended_lut = "on";
defparam \mux1|Y[28]~72 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[28]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[27]~27_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 36;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[27] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[27] .is_wysiwyg = "true";
defparam \i2|readdata1[27] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a36 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[27]~27_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_first_bit_number = 36;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_first_bit_number = 36;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[27] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a36~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[27] .is_wysiwyg = "true";
defparam \i2|readdata2[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[27]~68 (
// Equation(s):
// \mux1|Y[27]~68_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [27]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [27]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[27]~27_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [27]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [27]),
	.datac(!\mux3|Y[27]~27_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [27]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[27]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[27]~68 .extended_lut = "on";
defparam \mux1|Y[27]~68 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[27]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[26]~26_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 37;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 37;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[26] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[26] .is_wysiwyg = "true";
defparam \i2|readdata1[26] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a37 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[26]~26_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_first_bit_number = 37;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_first_bit_number = 37;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[26] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a37~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[26] .is_wysiwyg = "true";
defparam \i2|readdata2[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[26]~64 (
// Equation(s):
// \mux1|Y[26]~64_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [26]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [26]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[26]~26_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [26]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [26]),
	.datac(!\mux3|Y[26]~26_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [26]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[26]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[26]~64 .extended_lut = "on";
defparam \mux1|Y[26]~64 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[26]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[25]~25_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 38;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 38;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[25] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[25] .is_wysiwyg = "true";
defparam \i2|readdata1[25] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a38 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[25]~25_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_first_bit_number = 38;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_first_bit_number = 38;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[25] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a38~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[25] .is_wysiwyg = "true";
defparam \i2|readdata2[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[25]~76 (
// Equation(s):
// \mux1|Y[25]~76_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [25]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [25]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[25]~25_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [25]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [25]),
	.datac(!\mux3|Y[25]~25_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [25]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[25]~76 .extended_lut = "on";
defparam \mux1|Y[25]~76 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[25]~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[24]~24_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 39;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 39;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[24] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[24] .is_wysiwyg = "true";
defparam \i2|readdata1[24] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a39 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[24]~24_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_first_bit_number = 39;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_first_bit_number = 39;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[24] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a39~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[24] .is_wysiwyg = "true";
defparam \i2|readdata2[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[24]~60 (
// Equation(s):
// \mux1|Y[24]~60_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [24]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [24]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[24]~24_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [24]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [24]),
	.datac(!\mux3|Y[24]~24_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [24]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[24]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[24]~60 .extended_lut = "on";
defparam \mux1|Y[24]~60 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[24]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[23]~23_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 40;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[23] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[23] .is_wysiwyg = "true";
defparam \i2|readdata1[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[23]~49 (
// Equation(s):
// \mux1|Y[23]~49_combout  = (!\i2|Alusrc~q  & ((\m2|Mux40~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux40~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[23]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[23]~49 .extended_lut = "off";
defparam \mux1|Y[23]~49 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[23]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[22]~22_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 41;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 41;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[22] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[22] .is_wysiwyg = "true";
defparam \i2|readdata1[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[22]~18 (
// Equation(s):
// \mux1|Y[22]~18_combout  = (!\i2|Alusrc~q  & ((\m2|Mux41~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux41~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[22]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[22]~18 .extended_lut = "off";
defparam \mux1|Y[22]~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[22]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[21]~21_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 42;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[21] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[21] .is_wysiwyg = "true";
defparam \i2|readdata1[21] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a42 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[21]~21_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_first_bit_number = 42;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[21] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a42~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[21] .is_wysiwyg = "true";
defparam \i2|readdata2[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[21]~92 (
// Equation(s):
// \mux1|Y[21]~92_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [21]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [21]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[21]~21_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [21]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [21]),
	.datac(!\mux3|Y[21]~21_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [21]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[21]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[21]~92 .extended_lut = "on";
defparam \mux1|Y[21]~92 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[21]~92 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[20]~20_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 43;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 43;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[20] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[20] .is_wysiwyg = "true";
defparam \i2|readdata1[20] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a43 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[20]~20_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_first_bit_number = 43;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_first_bit_number = 43;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[20] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a43~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[20] .is_wysiwyg = "true";
defparam \i2|readdata2[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[20]~88 (
// Equation(s):
// \mux1|Y[20]~88_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [20]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [20]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[20]~20_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [20]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [20]),
	.datac(!\mux3|Y[20]~20_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [20]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[20]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[20]~88 .extended_lut = "on";
defparam \mux1|Y[20]~88 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[20]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[19]~19_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 44;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[19] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[19] .is_wysiwyg = "true";
defparam \i2|readdata1[19] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a44 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[19]~19_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_first_bit_number = 44;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[19] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a44~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[19] .is_wysiwyg = "true";
defparam \i2|readdata2[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[19]~84 (
// Equation(s):
// \mux1|Y[19]~84_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [19]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [19]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[19]~19_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [19]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [19]),
	.datac(!\mux3|Y[19]~19_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [19]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[19]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[19]~84 .extended_lut = "on";
defparam \mux1|Y[19]~84 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[19]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[18]~18_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 45;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 45;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[18] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[18] .is_wysiwyg = "true";
defparam \i2|readdata1[18] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a45 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[18]~18_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_first_bit_number = 45;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_first_bit_number = 45;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[18] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a45~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[18] .is_wysiwyg = "true";
defparam \i2|readdata2[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[18]~96 (
// Equation(s):
// \mux1|Y[18]~96_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [18]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [18]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[18]~18_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [18]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [18]),
	.datac(!\mux3|Y[18]~18_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [18]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[18]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[18]~96 .extended_lut = "on";
defparam \mux1|Y[18]~96 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[18]~96 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[17]~17_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 46;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[17] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[17] .is_wysiwyg = "true";
defparam \i2|readdata1[17] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a46 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[17]~17_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_first_bit_number = 46;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[17] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a46~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[17] .is_wysiwyg = "true";
defparam \i2|readdata2[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[17]~80 (
// Equation(s):
// \mux1|Y[17]~80_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [17]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [17]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[17]~17_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [17]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [17]),
	.datac(!\mux3|Y[17]~17_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [17]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[17]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[17]~80 .extended_lut = "on";
defparam \mux1|Y[17]~80 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[17]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[16]~16_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 47;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 47;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[16] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[16] .is_wysiwyg = "true";
defparam \i2|readdata1[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[16]~48 (
// Equation(s):
// \mux1|Y[16]~48_combout  = (!\i2|Alusrc~q  & ((\m2|Mux47~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux47~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[16]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[16]~48 .extended_lut = "off";
defparam \mux1|Y[16]~48 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[16]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[15]~15_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 48;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 48;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[15] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[15] .is_wysiwyg = "true";
defparam \i2|readdata1[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[15]~15 (
// Equation(s):
// \mux1|Y[15]~15_combout  = (!\i2|Alusrc~q  & ((\m2|Mux48~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux48~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[15]~15 .extended_lut = "off";
defparam \mux1|Y[15]~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[15]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[14]~14_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 49;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 49;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[14] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[14] .is_wysiwyg = "true";
defparam \i2|readdata1[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[14]~13 (
// Equation(s):
// \mux1|Y[14]~13_combout  = (!\i2|Alusrc~q  & ((\m2|Mux49~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux49~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[14]~13 .extended_lut = "off";
defparam \mux1|Y[14]~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[14]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[13]~13_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 50;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 50;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[13] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[13] .is_wysiwyg = "true";
defparam \i2|readdata1[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[13]~14 (
// Equation(s):
// \mux1|Y[13]~14_combout  = (!\i2|Alusrc~q  & ((\m2|Mux50~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux50~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[13]~14 .extended_lut = "off";
defparam \mux1|Y[13]~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[13]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[12]~12_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 51;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 51;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[12] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[12] .is_wysiwyg = "true";
defparam \i2|readdata1[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a51 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[12]~12_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_first_bit_number = 51;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_first_bit_number = 51;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[12] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a51~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[12] .is_wysiwyg = "true";
defparam \i2|readdata2[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[12]~100 (
// Equation(s):
// \mux1|Y[12]~100_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [12]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [12]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[12]~12_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [12]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [12]),
	.datac(!\mux3|Y[12]~12_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [12]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[12]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[12]~100 .extended_lut = "on";
defparam \mux1|Y[12]~100 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[12]~100 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[11]~11_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 52;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 52;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[11] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[11] .is_wysiwyg = "true";
defparam \i2|readdata1[11] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a52 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[11]~11_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_first_bit_number = 52;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_first_bit_number = 52;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[11] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a52~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[11] .is_wysiwyg = "true";
defparam \i2|readdata2[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[11]~52 (
// Equation(s):
// \mux1|Y[11]~52_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [11]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [11]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[11]~11_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [11]))))) # (\i2|Alusrc~q  & (\i2|imm_data [11])) ) )

	.dataa(!\i2|imm_data [11]),
	.datab(!\i2|readdata2 [11]),
	.datac(!\mux3|Y[11]~11_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [11]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[11]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[11]~52 .extended_lut = "on";
defparam \mux1|Y[11]~52 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[11]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[10]~10_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 53;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 53;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[10] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[10] .is_wysiwyg = "true";
defparam \i2|readdata1[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux10~0 (
// Equation(s):
// \immextr|Mux10~0_combout  = (!\i1|inst [6] & ((\i1|inst [30]))) # (\i1|inst [6] & (\i1|inst [7]))

	.dataa(!\i1|inst [6]),
	.datab(!\i1|inst [7]),
	.datac(!\i1|inst [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux10~0 .extended_lut = "off";
defparam \immextr|Mux10~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \immextr|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[10] (
// Equation(s):
// \immextr|imm_data [10] = ( \immextr|imm_data [10] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux10~0_combout  ) ) ) # ( !\immextr|imm_data [10] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux10~0_combout  ) ) ) # ( \immextr|imm_data [10] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux10~0_combout ),
	.datae(!\immextr|imm_data [10]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[10] .extended_lut = "off";
defparam \immextr|imm_data[10] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[10] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[10] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[10] .is_wysiwyg = "true";
defparam \i2|imm_data[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[10]~46 (
// Equation(s):
// \mux1|Y[10]~46_combout  = (!\i2|Alusrc~q  & ((\m2|Mux53~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [10]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [10]),
	.datac(!\m2|Mux53~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[10]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[10]~46 .extended_lut = "off";
defparam \mux1|Y[10]~46 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[10]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[9]~9_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 54;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 54;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[9] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[9] .is_wysiwyg = "true";
defparam \i2|readdata1[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux26~0 (
// Equation(s):
// \im|Mux26~0_combout  = ( !\pc|PC_out [5] & ( \pc|PC_out [6] & ( (!\pc|PC_out [4] & (!\pc|PC_out [2] & (!\pc|PC_out [3] $ (!\pc|PC_out [1])))) # (\pc|PC_out [4] & (!\pc|PC_out [3] & (\pc|PC_out [2] & !\pc|PC_out [1]))) ) ) ) # ( \pc|PC_out [5] & ( 
// !\pc|PC_out [6] & ( (\pc|PC_out [3] & (!\pc|PC_out [1] $ (((!\pc|PC_out [4]) # (\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux26~0 .extended_lut = "off";
defparam \im|Mux26~0 .lut_mask = 64'h0000104542800000;
defparam \im|Mux26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux26~1 (
// Equation(s):
// \im|Mux26~1_combout  = ( !\pc|PC_out [5] & ( \pc|PC_out [6] & ( (!\pc|PC_out [3] & (!\pc|PC_out [1] & ((!\pc|PC_out [4]) # (!\pc|PC_out [2])))) ) ) ) # ( \pc|PC_out [5] & ( !\pc|PC_out [6] & ( (\pc|PC_out [4] & (((!\pc|PC_out [2]) # (!\pc|PC_out [1])) # 
// (\pc|PC_out [3]))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [6] & ( ((!\pc|PC_out [1]) # ((!\pc|PC_out [3] & \pc|PC_out [2]))) # (\pc|PC_out [4]) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux26~1 .extended_lut = "off";
defparam \im|Mux26~1 .lut_mask = 64'hFF3B3331A8000000;
defparam \im|Mux26~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux26~2 (
// Equation(s):
// \im|Mux26~2_combout  = (!\pc|PC_out [0] & (\im|Mux26~0_combout )) # (\pc|PC_out [0] & ((\im|Mux26~1_combout )))

	.dataa(!\im|Mux26~0_combout ),
	.datab(!\im|Mux26~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux26~2 .extended_lut = "off";
defparam \im|Mux26~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux26~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[29] (
	.clk(\clk~input_o ),
	.d(\im|Mux26~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[29] .is_wysiwyg = "true";
defparam \i1|inst[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux9~0 (
// Equation(s):
// \immextr|Mux9~0_combout  = (!\i1|inst [6] & ((\i1|inst [29]))) # (\i1|inst [6] & (\i1|inst [30]))

	.dataa(!\i1|inst [6]),
	.datab(!\i1|inst [30]),
	.datac(!\i1|inst [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux9~0 .extended_lut = "off";
defparam \immextr|Mux9~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \immextr|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[9] (
// Equation(s):
// \immextr|imm_data [9] = ( \immextr|imm_data [9] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux9~0_combout  ) ) ) # ( !\immextr|imm_data [9] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux9~0_combout  ) ) ) # ( \immextr|imm_data [9] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux9~0_combout ),
	.datae(!\immextr|imm_data [9]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[9] .extended_lut = "off";
defparam \immextr|imm_data[9] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[9] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[9] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[9] .is_wysiwyg = "true";
defparam \i2|imm_data[9] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a54 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[9]~9_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_first_bit_number = 54;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_first_bit_number = 54;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[9] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a54~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[9] .is_wysiwyg = "true";
defparam \i2|readdata2[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[9]~104 (
// Equation(s):
// \mux1|Y[9]~104_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [9]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [9]))))) # (\i2|Alusrc~q  & (\i2|imm_data [9])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[9]~9_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [9]))))) # (\i2|Alusrc~q  & (\i2|imm_data [9])) ) )

	.dataa(!\i2|imm_data [9]),
	.datab(!\i2|readdata2 [9]),
	.datac(!\mux3|Y[9]~9_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [9]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[9]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[9]~104 .extended_lut = "on";
defparam \mux1|Y[9]~104 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[9]~104 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[8]~8_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 55;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 55;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[8] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[8] .is_wysiwyg = "true";
defparam \i2|readdata1[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux27~0 (
// Equation(s):
// \im|Mux27~0_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [0] & ( (!\pc|PC_out [3] & ((!\pc|PC_out [1] & (!\pc|PC_out [4])) # (\pc|PC_out [1] & ((!\pc|PC_out [2]))))) # (\pc|PC_out [3] & (\pc|PC_out [4] & (!\pc|PC_out [2] $ (\pc|PC_out [1])))) ) ) ) # ( 
// !\pc|PC_out [5] & ( \pc|PC_out [0] & ( (!\pc|PC_out [4] & (!\pc|PC_out [1] $ (((!\pc|PC_out [3] & \pc|PC_out [2]))))) # (\pc|PC_out [4] & ((!\pc|PC_out [3]) # ((!\pc|PC_out [2]) # (\pc|PC_out [1])))) ) ) ) # ( \pc|PC_out [5] & ( !\pc|PC_out [0] & ( 
// (\pc|PC_out [3] & (!\pc|PC_out [1] $ (((!\pc|PC_out [4]) # (\pc|PC_out [2]))))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux27~0 .extended_lut = "off";
defparam \im|Mux27~0 .lut_mask = 64'h00001045F63B98A1;
defparam \im|Mux27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux27~1 (
// Equation(s):
// \im|Mux27~1_combout  = ( \pc|PC_out [5] & ( \pc|PC_out [0] & ( (\pc|PC_out [3] & (\pc|PC_out [4] & (\pc|PC_out [2] & !\pc|PC_out [1]))) ) ) ) # ( !\pc|PC_out [5] & ( \pc|PC_out [0] & ( (!\pc|PC_out [4] & ((!\pc|PC_out [1] & (\pc|PC_out [3])) # (\pc|PC_out 
// [1] & ((!\pc|PC_out [2]))))) ) ) ) # ( !\pc|PC_out [5] & ( !\pc|PC_out [0] & ( (!\pc|PC_out [4] & (!\pc|PC_out [2] & (!\pc|PC_out [3] $ (!\pc|PC_out [1])))) # (\pc|PC_out [4] & (!\pc|PC_out [3] & (\pc|PC_out [2] & !\pc|PC_out [1]))) ) ) )

	.dataa(!\pc|PC_out [3]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [2]),
	.datad(!\pc|PC_out [1]),
	.datae(!\pc|PC_out [5]),
	.dataf(!\pc|PC_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux27~1 .extended_lut = "off";
defparam \im|Mux27~1 .lut_mask = 64'h4280000044C00100;
defparam \im|Mux27~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux27~2 (
// Equation(s):
// \im|Mux27~2_combout  = (!\pc|PC_out [6] & (\im|Mux27~0_combout )) # (\pc|PC_out [6] & ((\im|Mux27~1_combout )))

	.dataa(!\im|Mux27~0_combout ),
	.datab(!\im|Mux27~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux27~2 .extended_lut = "off";
defparam \im|Mux27~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux27~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[28] (
	.clk(\clk~input_o ),
	.d(\im|Mux27~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[28] .is_wysiwyg = "true";
defparam \i1|inst[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux8~0 (
// Equation(s):
// \immextr|Mux8~0_combout  = (!\i1|inst [6] & ((\i1|inst [28]))) # (\i1|inst [6] & (\i1|inst [29]))

	.dataa(!\i1|inst [6]),
	.datab(!\i1|inst [29]),
	.datac(!\i1|inst [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux8~0 .extended_lut = "off";
defparam \immextr|Mux8~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \immextr|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[8] (
// Equation(s):
// \immextr|imm_data [8] = ( \immextr|imm_data [8] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux8~0_combout  ) ) ) # ( !\immextr|imm_data [8] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux8~0_combout  ) ) ) # ( \immextr|imm_data [8] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux8~0_combout ),
	.datae(!\immextr|imm_data [8]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[8] .extended_lut = "off";
defparam \immextr|imm_data[8] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[8] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[8] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[8] .is_wysiwyg = "true";
defparam \i2|imm_data[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[8]~47 (
// Equation(s):
// \mux1|Y[8]~47_combout  = (!\i2|Alusrc~q  & ((\m2|Mux55~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [8]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [8]),
	.datac(!\m2|Mux55~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[8]~47 .extended_lut = "off";
defparam \mux1|Y[8]~47 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[8]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[7]~7_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 56;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 56;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[7] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[7] .is_wysiwyg = "true";
defparam \i2|readdata1[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux28~0 (
// Equation(s):
// \im|Mux28~0_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [1] & ( (!\pc|PC_out [5] & (\pc|PC_out [4])) # (\pc|PC_out [5] & ((!\pc|PC_out [4]) # (!\pc|PC_out [3] $ (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [1] & ( (!\pc|PC_out [5] & 
// ((!\pc|PC_out [4] & ((\pc|PC_out [2]) # (\pc|PC_out [3]))) # (\pc|PC_out [4] & ((!\pc|PC_out [3]) # (!\pc|PC_out [2]))))) # (\pc|PC_out [5] & (!\pc|PC_out [4])) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [1] & ( (\pc|PC_out [5] & (\pc|PC_out [4] & 
// (\pc|PC_out [3] & !\pc|PC_out [2]))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux28~0 .extended_lut = "off";
defparam \im|Mux28~0 .lut_mask = 64'h010000006EEC7667;
defparam \im|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux28~1 (
// Equation(s):
// \im|Mux28~1_combout  = ( \pc|PC_out [0] & ( \pc|PC_out [1] & ( (!\pc|PC_out [5] & (!\pc|PC_out [4] & (!\pc|PC_out [3] $ (\pc|PC_out [2])))) ) ) ) # ( !\pc|PC_out [0] & ( \pc|PC_out [1] & ( (!\pc|PC_out [3] & (!\pc|PC_out [5] & (!\pc|PC_out [4] $ 
// (!\pc|PC_out [2])))) # (\pc|PC_out [3] & (\pc|PC_out [2] & (!\pc|PC_out [5] $ (\pc|PC_out [4])))) ) ) ) # ( !\pc|PC_out [0] & ( !\pc|PC_out [1] & ( (!\pc|PC_out [5] & ((!\pc|PC_out [4] & (\pc|PC_out [3] & !\pc|PC_out [2])) # (\pc|PC_out [4] & (!\pc|PC_out 
// [3] & \pc|PC_out [2])))) ) ) )

	.dataa(!\pc|PC_out [5]),
	.datab(!\pc|PC_out [4]),
	.datac(!\pc|PC_out [3]),
	.datad(!\pc|PC_out [2]),
	.datae(!\pc|PC_out [0]),
	.dataf(!\pc|PC_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux28~1 .extended_lut = "off";
defparam \im|Mux28~1 .lut_mask = 64'h0820000020898008;
defparam \im|Mux28~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \im|Mux28~2 (
// Equation(s):
// \im|Mux28~2_combout  = (!\pc|PC_out [6] & (\im|Mux28~0_combout )) # (\pc|PC_out [6] & ((\im|Mux28~1_combout )))

	.dataa(!\im|Mux28~0_combout ),
	.datab(!\im|Mux28~1_combout ),
	.datac(gnd),
	.datad(!\pc|PC_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\im|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \im|Mux28~2 .extended_lut = "off";
defparam \im|Mux28~2 .lut_mask = 64'h5533553355335533;
defparam \im|Mux28~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|inst[27] (
	.clk(\clk~input_o ),
	.d(\im|Mux28~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|inst [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|inst[27] .is_wysiwyg = "true";
defparam \i1|inst[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux7~0 (
// Equation(s):
// \immextr|Mux7~0_combout  = (!\i1|inst [6] & ((\i1|inst [27]))) # (\i1|inst [6] & (\i1|inst [28]))

	.dataa(!\i1|inst [6]),
	.datab(!\i1|inst [28]),
	.datac(!\i1|inst [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux7~0 .extended_lut = "off";
defparam \immextr|Mux7~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \immextr|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[7] (
// Equation(s):
// \immextr|imm_data [7] = ( \immextr|imm_data [7] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux7~0_combout  ) ) ) # ( !\immextr|imm_data [7] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux7~0_combout  ) ) ) # ( \immextr|imm_data [7] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux7~0_combout ),
	.datae(!\immextr|imm_data [7]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[7] .extended_lut = "off";
defparam \immextr|imm_data[7] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[7] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[7] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[7] .is_wysiwyg = "true";
defparam \i2|imm_data[7] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a56 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[7]~7_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_first_bit_number = 56;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_first_bit_number = 56;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[7] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a56~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[7] .is_wysiwyg = "true";
defparam \i2|readdata2[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[7]~112 (
// Equation(s):
// \mux1|Y[7]~112_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [7]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [7]))))) # (\i2|Alusrc~q  & (\i2|imm_data [7])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[7]~7_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [7]))))) # (\i2|Alusrc~q  & (\i2|imm_data [7])) ) )

	.dataa(!\i2|imm_data [7]),
	.datab(!\i2|readdata2 [7]),
	.datac(!\mux3|Y[7]~7_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[7]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[7]~112 .extended_lut = "on";
defparam \mux1|Y[7]~112 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[7]~112 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[6]~6_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 57;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 57;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[6] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[6] .is_wysiwyg = "true";
defparam \i2|readdata1[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \immextr|Mux6~0 (
// Equation(s):
// \immextr|Mux6~0_combout  = (!\i1|inst [6] & ((\i1|inst [26]))) # (\i1|inst [6] & (\i1|inst [27]))

	.dataa(!\i1|inst [6]),
	.datab(!\i1|inst [27]),
	.datac(!\i1|inst [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|Mux6~0 .extended_lut = "off";
defparam \immextr|Mux6~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \immextr|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \immextr|imm_data[6] (
// Equation(s):
// \immextr|imm_data [6] = ( \immextr|imm_data [6] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux6~0_combout  ) ) ) # ( !\immextr|imm_data [6] & ( \immextr|Mux11~0_combout  & ( \immextr|Mux6~0_combout  ) ) ) # ( \immextr|imm_data [6] & ( 
// !\immextr|Mux11~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immextr|Mux6~0_combout ),
	.datae(!\immextr|imm_data [6]),
	.dataf(!\immextr|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immextr|imm_data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immextr|imm_data[6] .extended_lut = "off";
defparam \immextr|imm_data[6] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \immextr|imm_data[6] .shared_arith = "off";
// synopsys translate_on

dffeas \i2|imm_data[6] (
	.clk(\clk~input_o ),
	.d(\immextr|imm_data [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|imm_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|imm_data[6] .is_wysiwyg = "true";
defparam \i2|imm_data[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a57 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[6]~6_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_first_bit_number = 57;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_first_bit_number = 57;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[6] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a57~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[6] .is_wysiwyg = "true";
defparam \i2|readdata2[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[6]~128 (
// Equation(s):
// \mux1|Y[6]~128_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [6]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [6]))))) # (\i2|Alusrc~q  & (\i2|imm_data [6])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[6]~6_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [6]))))) # (\i2|Alusrc~q  & (\i2|imm_data [6])) ) )

	.dataa(!\i2|imm_data [6]),
	.datab(!\i2|readdata2 [6]),
	.datac(!\mux3|Y[6]~6_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[6]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[6]~128 .extended_lut = "on";
defparam \mux1|Y[6]~128 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[6]~128 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[5]~5_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 58;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 58;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[5] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[5] .is_wysiwyg = "true";
defparam \i2|readdata1[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux58~0 (
// Equation(s):
// \m1|Mux58~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [5]))) # (\m1|Mux40~5_combout  & (\mux3|Y[5]~5_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [5])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [5]))) ) )

	.dataa(!\mux3|Y[5]~5_combout ),
	.datab(!\i2|readdata1 [5]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux58~0 .extended_lut = "off";
defparam \m1|Mux58~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux58~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[4]~4_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 59;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 59;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[4] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[4] .is_wysiwyg = "true";
defparam \i2|readdata1[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux59~0 (
// Equation(s):
// \m1|Mux59~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [4]))) # (\m1|Mux40~5_combout  & (\mux3|Y[4]~4_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [4])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [4]))) ) )

	.dataa(!\mux3|Y[4]~4_combout ),
	.datab(!\i2|readdata1 [4]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux59~0 .extended_lut = "off";
defparam \m1|Mux59~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux59~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~6 (
// Equation(s):
// \regfile|Decoder0~6_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (!\i4|rd [1] & (\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~6 .extended_lut = "off";
defparam \regfile|Decoder0~6 .lut_mask = 64'h0000000004000000;
defparam \regfile|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[5][3]~0 (
// Equation(s):
// \regfile|registers[5][3]~0_combout  = (!\regfile|Decoder0~6_combout  & ((\regfile|registers[5][3]~q ))) # (\regfile|Decoder0~6_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[5][3]~q ),
	.datac(!\regfile|Decoder0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[5][3]~0 .extended_lut = "off";
defparam \regfile|registers[5][3]~0 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[5][3]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[5][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[5][3] .is_wysiwyg = "true";
defparam \regfile|registers[5][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~7 (
// Equation(s):
// \regfile|Decoder0~7_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (\i4|rd [1] & (\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~7 .extended_lut = "off";
defparam \regfile|Decoder0~7 .lut_mask = 64'h0000000001000000;
defparam \regfile|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[7][3]~1 (
// Equation(s):
// \regfile|registers[7][3]~1_combout  = (!\regfile|Decoder0~7_combout  & ((\regfile|registers[7][3]~q ))) # (\regfile|Decoder0~7_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[7][3]~q ),
	.datac(!\regfile|Decoder0~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[7][3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[7][3]~1 .extended_lut = "off";
defparam \regfile|registers[7][3]~1 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[7][3]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[7][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[7][3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[7][3] .is_wysiwyg = "true";
defparam \regfile|registers[7][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~9 (
// Equation(s):
// \regfile|Decoder0~9_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (\i4|rd [1] & (\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~9 .extended_lut = "off";
defparam \regfile|Decoder0~9 .lut_mask = 64'h0000000002000000;
defparam \regfile|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[6][3]~3 (
// Equation(s):
// \regfile|registers[6][3]~3_combout  = (!\regfile|Decoder0~9_combout  & ((\regfile|registers[6][3]~q ))) # (\regfile|Decoder0~9_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[6][3]~q ),
	.datac(!\regfile|Decoder0~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[6][3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[6][3]~3 .extended_lut = "off";
defparam \regfile|registers[6][3]~3 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[6][3]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[6][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[6][3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[6][3] .is_wysiwyg = "true";
defparam \regfile|registers[6][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~21 (
// Equation(s):
// \regfile|Decoder0~21_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~21 .extended_lut = "off";
defparam \regfile|Decoder0~21 .lut_mask = 64'h0000000040000000;
defparam \regfile|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[1][3]~15 (
// Equation(s):
// \regfile|registers[1][3]~15_combout  = (!\regfile|Decoder0~21_combout  & ((\regfile|registers[1][3]~q ))) # (\regfile|Decoder0~21_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[1][3]~q ),
	.datac(!\regfile|Decoder0~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[1][3]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[1][3]~15 .extended_lut = "off";
defparam \regfile|registers[1][3]~15 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[1][3]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[1][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[1][3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[1][3] .is_wysiwyg = "true";
defparam \regfile|registers[1][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~22 (
// Equation(s):
// \regfile|Decoder0~22_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~22 .extended_lut = "off";
defparam \regfile|Decoder0~22 .lut_mask = 64'h0000000010000000;
defparam \regfile|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[3][3]~16 (
// Equation(s):
// \regfile|registers[3][3]~16_combout  = (!\regfile|Decoder0~22_combout  & ((\regfile|registers[3][3]~q ))) # (\regfile|Decoder0~22_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[3][3]~q ),
	.datac(!\regfile|Decoder0~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[3][3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[3][3]~16 .extended_lut = "off";
defparam \regfile|registers[3][3]~16 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[3][3]~16 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[3][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[3][3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[3][3] .is_wysiwyg = "true";
defparam \regfile|registers[3][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~24 (
// Equation(s):
// \regfile|Decoder0~24_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~24 .extended_lut = "off";
defparam \regfile|Decoder0~24 .lut_mask = 64'h0000000020000000;
defparam \regfile|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[2][3]~18 (
// Equation(s):
// \regfile|registers[2][3]~18_combout  = (!\regfile|Decoder0~24_combout  & ((\regfile|registers[2][3]~q ))) # (\regfile|Decoder0~24_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[2][3]~q ),
	.datac(!\regfile|Decoder0~24_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[2][3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[2][3]~18 .extended_lut = "off";
defparam \regfile|registers[2][3]~18 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[2][3]~18 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[2][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[2][3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[2][3] .is_wysiwyg = "true";
defparam \regfile|registers[2][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~23 (
// Equation(s):
// \regfile|Decoder0~23_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~23 .extended_lut = "off";
defparam \regfile|Decoder0~23 .lut_mask = 64'h0000000080000000;
defparam \regfile|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[0][3]~17 (
// Equation(s):
// \regfile|registers[0][3]~17_combout  = (!\regfile|Decoder0~23_combout  & ((\regfile|registers[0][3]~q ))) # (\regfile|Decoder0~23_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[0][3]~q ),
	.datac(!\regfile|Decoder0~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[0][3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[0][3]~17 .extended_lut = "off";
defparam \regfile|registers[0][3]~17 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[0][3]~17 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[0][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[0][3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[0][3] .is_wysiwyg = "true";
defparam \regfile|registers[0][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux60~17 (
// Equation(s):
// \regfile|Mux60~17_combout  = ( !\i1|inst [16] & ( ((!\i1|inst [15] & (((\regfile|registers[0][3]~q  & !\i1|inst [17])))) # (\i1|inst [15] & (((\i1|inst [17])) # (\regfile|registers[1][3]~q )))) ) ) # ( \i1|inst [16] & ( ((!\i1|inst [15] & 
// (((\regfile|registers[2][3]~q  & !\i1|inst [17])))) # (\i1|inst [15] & (((\i1|inst [17])) # (\regfile|registers[3][3]~q )))) ) )

	.dataa(!\regfile|registers[1][3]~q ),
	.datab(!\regfile|registers[3][3]~q ),
	.datac(!\regfile|registers[2][3]~q ),
	.datad(!\i1|inst [15]),
	.datae(!\i1|inst [16]),
	.dataf(!\i1|inst [17]),
	.datag(!\regfile|registers[0][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux60~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux60~17 .extended_lut = "on";
defparam \regfile|Mux60~17 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regfile|Mux60~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~8 (
// Equation(s):
// \regfile|Decoder0~8_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (!\i4|rd [1] & (\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~8 .extended_lut = "off";
defparam \regfile|Decoder0~8 .lut_mask = 64'h0000000008000000;
defparam \regfile|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[4][3]~2 (
// Equation(s):
// \regfile|registers[4][3]~2_combout  = (!\regfile|Decoder0~8_combout  & ((\regfile|registers[4][3]~q ))) # (\regfile|Decoder0~8_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[4][3]~q ),
	.datac(!\regfile|Decoder0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[4][3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[4][3]~2 .extended_lut = "off";
defparam \regfile|registers[4][3]~2 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[4][3]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[4][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[4][3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[4][3] .is_wysiwyg = "true";
defparam \regfile|registers[4][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux60~0 (
// Equation(s):
// \regfile|Mux60~0_combout  = ( !\i1|inst [16] & ( ((!\i1|inst [17] & (((\regfile|Mux60~17_combout )))) # (\i1|inst [17] & ((!\regfile|Mux60~17_combout  & ((\regfile|registers[4][3]~q ))) # (\regfile|Mux60~17_combout  & (\regfile|registers[5][3]~q ))))) ) ) 
// # ( \i1|inst [16] & ( ((!\i1|inst [17] & (((\regfile|Mux60~17_combout )))) # (\i1|inst [17] & ((!\regfile|Mux60~17_combout  & ((\regfile|registers[6][3]~q ))) # (\regfile|Mux60~17_combout  & (\regfile|registers[7][3]~q ))))) ) )

	.dataa(!\regfile|registers[5][3]~q ),
	.datab(!\regfile|registers[7][3]~q ),
	.datac(!\regfile|registers[6][3]~q ),
	.datad(!\i1|inst [17]),
	.datae(!\i1|inst [16]),
	.dataf(!\regfile|Mux60~17_combout ),
	.datag(!\regfile|registers[4][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux60~0 .extended_lut = "on";
defparam \regfile|Mux60~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \regfile|Mux60~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~10 (
// Equation(s):
// \regfile|Decoder0~10_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (!\i4|rd [1] & (\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~10 .extended_lut = "off";
defparam \regfile|Decoder0~10 .lut_mask = 64'h0000000000040000;
defparam \regfile|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[13][3]~4 (
// Equation(s):
// \regfile|registers[13][3]~4_combout  = (!\regfile|Decoder0~10_combout  & ((\regfile|registers[13][3]~q ))) # (\regfile|Decoder0~10_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[13][3]~q ),
	.datac(!\regfile|Decoder0~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[13][3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[13][3]~4 .extended_lut = "off";
defparam \regfile|registers[13][3]~4 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[13][3]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[13][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[13][3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[13][3] .is_wysiwyg = "true";
defparam \regfile|registers[13][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~11 (
// Equation(s):
// \regfile|Decoder0~11_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (\i4|rd [1] & (\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~11 .extended_lut = "off";
defparam \regfile|Decoder0~11 .lut_mask = 64'h0000000000010000;
defparam \regfile|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[15][3]~5 (
// Equation(s):
// \regfile|registers[15][3]~5_combout  = (!\regfile|Decoder0~11_combout  & ((\regfile|registers[15][3]~q ))) # (\regfile|Decoder0~11_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[15][3]~q ),
	.datac(!\regfile|Decoder0~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[15][3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[15][3]~5 .extended_lut = "off";
defparam \regfile|registers[15][3]~5 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[15][3]~5 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[15][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[15][3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[15][3] .is_wysiwyg = "true";
defparam \regfile|registers[15][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~13 (
// Equation(s):
// \regfile|Decoder0~13_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (\i4|rd [1] & (\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~13 .extended_lut = "off";
defparam \regfile|Decoder0~13 .lut_mask = 64'h0000000000020000;
defparam \regfile|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[14][3]~7 (
// Equation(s):
// \regfile|registers[14][3]~7_combout  = (!\regfile|Decoder0~13_combout  & ((\regfile|registers[14][3]~q ))) # (\regfile|Decoder0~13_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[14][3]~q ),
	.datac(!\regfile|Decoder0~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[14][3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[14][3]~7 .extended_lut = "off";
defparam \regfile|registers[14][3]~7 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[14][3]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[14][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[14][3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[14][3] .is_wysiwyg = "true";
defparam \regfile|registers[14][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~25 (
// Equation(s):
// \regfile|Decoder0~25_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~25 .extended_lut = "off";
defparam \regfile|Decoder0~25 .lut_mask = 64'h0000000000400000;
defparam \regfile|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[9][3]~19 (
// Equation(s):
// \regfile|registers[9][3]~19_combout  = (!\regfile|Decoder0~25_combout  & ((\regfile|registers[9][3]~q ))) # (\regfile|Decoder0~25_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[9][3]~q ),
	.datac(!\regfile|Decoder0~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[9][3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[9][3]~19 .extended_lut = "off";
defparam \regfile|registers[9][3]~19 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[9][3]~19 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[9][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[9][3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[9][3] .is_wysiwyg = "true";
defparam \regfile|registers[9][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~26 (
// Equation(s):
// \regfile|Decoder0~26_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~26 .extended_lut = "off";
defparam \regfile|Decoder0~26 .lut_mask = 64'h0000000000100000;
defparam \regfile|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[11][3]~20 (
// Equation(s):
// \regfile|registers[11][3]~20_combout  = (!\regfile|Decoder0~26_combout  & ((\regfile|registers[11][3]~q ))) # (\regfile|Decoder0~26_combout  & (!\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[11][3]~q ),
	.datac(!\regfile|Decoder0~26_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[11][3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[11][3]~20 .extended_lut = "off";
defparam \regfile|registers[11][3]~20 .lut_mask = 64'h3A3A3A3A3A3A3A3A;
defparam \regfile|registers[11][3]~20 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[11][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[11][3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[11][3] .is_wysiwyg = "true";
defparam \regfile|registers[11][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~27 (
// Equation(s):
// \regfile|Decoder0~27_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~27 .extended_lut = "off";
defparam \regfile|Decoder0~27 .lut_mask = 64'h0000000000200000;
defparam \regfile|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[10][3]~21 (
// Equation(s):
// \regfile|registers[10][3]~21_combout  = (!\regfile|Decoder0~27_combout  & ((\regfile|registers[10][3]~q ))) # (\regfile|Decoder0~27_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[10][3]~q ),
	.datac(!\regfile|Decoder0~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[10][3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[10][3]~21 .extended_lut = "off";
defparam \regfile|registers[10][3]~21 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[10][3]~21 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[10][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[10][3]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[10][3] .is_wysiwyg = "true";
defparam \regfile|registers[10][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~0 (
// Equation(s):
// \regfile|Decoder0~0_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~0 .extended_lut = "off";
defparam \regfile|Decoder0~0 .lut_mask = 64'h0000000000800000;
defparam \regfile|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[8][3] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][3] .is_wysiwyg = "true";
defparam \regfile|registers[8][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux60~21 (
// Equation(s):
// \regfile|Mux60~21_combout  = ( !\i1|inst [16] & ( ((!\i1|inst [15] & (((\regfile|registers[8][3]~q  & !\i1|inst [17])))) # (\i1|inst [15] & (((\i1|inst [17])) # (\regfile|registers[9][3]~q )))) ) ) # ( \i1|inst [16] & ( ((!\i1|inst [15] & 
// (((\regfile|registers[10][3]~q  & !\i1|inst [17])))) # (\i1|inst [15] & ((!\regfile|registers[11][3]~q ) # ((\i1|inst [17]))))) ) )

	.dataa(!\regfile|registers[9][3]~q ),
	.datab(!\regfile|registers[11][3]~q ),
	.datac(!\regfile|registers[10][3]~q ),
	.datad(!\i1|inst [15]),
	.datae(!\i1|inst [16]),
	.dataf(!\i1|inst [17]),
	.datag(!\regfile|registers[8][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux60~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux60~21 .extended_lut = "on";
defparam \regfile|Mux60~21 .lut_mask = 64'h0F550FCC00FF00FF;
defparam \regfile|Mux60~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~12 (
// Equation(s):
// \regfile|Decoder0~12_combout  = ( !\i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (!\i4|rd [1] & (\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~12 .extended_lut = "off";
defparam \regfile|Decoder0~12 .lut_mask = 64'h0000000000080000;
defparam \regfile|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[12][3]~6 (
// Equation(s):
// \regfile|registers[12][3]~6_combout  = (!\regfile|Decoder0~12_combout  & ((\regfile|registers[12][3]~q ))) # (\regfile|Decoder0~12_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[12][3]~q ),
	.datac(!\regfile|Decoder0~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[12][3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[12][3]~6 .extended_lut = "off";
defparam \regfile|registers[12][3]~6 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[12][3]~6 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[12][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[12][3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[12][3] .is_wysiwyg = "true";
defparam \regfile|registers[12][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux60~4 (
// Equation(s):
// \regfile|Mux60~4_combout  = ( !\i1|inst [16] & ( ((!\i1|inst [17] & (((\regfile|Mux60~21_combout )))) # (\i1|inst [17] & ((!\regfile|Mux60~21_combout  & ((\regfile|registers[12][3]~q ))) # (\regfile|Mux60~21_combout  & (\regfile|registers[13][3]~q ))))) ) 
// ) # ( \i1|inst [16] & ( ((!\i1|inst [17] & (((\regfile|Mux60~21_combout )))) # (\i1|inst [17] & ((!\regfile|Mux60~21_combout  & ((\regfile|registers[14][3]~q ))) # (\regfile|Mux60~21_combout  & (\regfile|registers[15][3]~q ))))) ) )

	.dataa(!\regfile|registers[13][3]~q ),
	.datab(!\regfile|registers[15][3]~q ),
	.datac(!\regfile|registers[14][3]~q ),
	.datad(!\i1|inst [17]),
	.datae(!\i1|inst [16]),
	.dataf(!\regfile|Mux60~21_combout ),
	.datag(!\regfile|registers[12][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux60~4 .extended_lut = "on";
defparam \regfile|Mux60~4 .lut_mask = 64'h000F000FFF55FF33;
defparam \regfile|Mux60~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~14 (
// Equation(s):
// \regfile|Decoder0~14_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (!\i4|rd [1] & (\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~14 .extended_lut = "off";
defparam \regfile|Decoder0~14 .lut_mask = 64'h0000000000000400;
defparam \regfile|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[21][3]~8 (
// Equation(s):
// \regfile|registers[21][3]~8_combout  = (!\regfile|Decoder0~14_combout  & ((\regfile|registers[21][3]~q ))) # (\regfile|Decoder0~14_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[21][3]~q ),
	.datac(!\regfile|Decoder0~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[21][3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[21][3]~8 .extended_lut = "off";
defparam \regfile|registers[21][3]~8 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[21][3]~8 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[21][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[21][3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[21][3] .is_wysiwyg = "true";
defparam \regfile|registers[21][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~15 (
// Equation(s):
// \regfile|Decoder0~15_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (\i4|rd [1] & (\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~15 .extended_lut = "off";
defparam \regfile|Decoder0~15 .lut_mask = 64'h0000000000000100;
defparam \regfile|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[23][3]~9 (
// Equation(s):
// \regfile|registers[23][3]~9_combout  = (!\regfile|Decoder0~15_combout  & ((\regfile|registers[23][3]~q ))) # (\regfile|Decoder0~15_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[23][3]~q ),
	.datac(!\regfile|Decoder0~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[23][3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[23][3]~9 .extended_lut = "off";
defparam \regfile|registers[23][3]~9 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[23][3]~9 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[23][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[23][3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[23][3] .is_wysiwyg = "true";
defparam \regfile|registers[23][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~16 (
// Equation(s):
// \regfile|Decoder0~16_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (\i4|rd [1] & (\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~16 .extended_lut = "off";
defparam \regfile|Decoder0~16 .lut_mask = 64'h0000000000000200;
defparam \regfile|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[22][3]~10 (
// Equation(s):
// \regfile|registers[22][3]~10_combout  = (!\regfile|Decoder0~16_combout  & ((\regfile|registers[22][3]~q ))) # (\regfile|Decoder0~16_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[22][3]~q ),
	.datac(!\regfile|Decoder0~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[22][3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[22][3]~10 .extended_lut = "off";
defparam \regfile|registers[22][3]~10 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[22][3]~10 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[22][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[22][3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[22][3] .is_wysiwyg = "true";
defparam \regfile|registers[22][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~28 (
// Equation(s):
// \regfile|Decoder0~28_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~28 .extended_lut = "off";
defparam \regfile|Decoder0~28 .lut_mask = 64'h0000000000004000;
defparam \regfile|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[17][3]~22 (
// Equation(s):
// \regfile|registers[17][3]~22_combout  = (!\regfile|Decoder0~28_combout  & ((\regfile|registers[17][3]~q ))) # (\regfile|Decoder0~28_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[17][3]~q ),
	.datac(!\regfile|Decoder0~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[17][3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[17][3]~22 .extended_lut = "off";
defparam \regfile|registers[17][3]~22 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[17][3]~22 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[17][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[17][3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[17][3] .is_wysiwyg = "true";
defparam \regfile|registers[17][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~2 (
// Equation(s):
// \regfile|Decoder0~2_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~2 .extended_lut = "off";
defparam \regfile|Decoder0~2 .lut_mask = 64'h0000000000001000;
defparam \regfile|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[19][3] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][3] .is_wysiwyg = "true";
defparam \regfile|registers[19][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~1 (
// Equation(s):
// \regfile|Decoder0~1_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~1 .extended_lut = "off";
defparam \regfile|Decoder0~1 .lut_mask = 64'h0000000000002000;
defparam \regfile|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[18][3] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[18][3] .is_wysiwyg = "true";
defparam \regfile|registers[18][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~29 (
// Equation(s):
// \regfile|Decoder0~29_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~29 .extended_lut = "off";
defparam \regfile|Decoder0~29 .lut_mask = 64'h0000000000008000;
defparam \regfile|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[16][3]~23 (
// Equation(s):
// \regfile|registers[16][3]~23_combout  = (!\regfile|Decoder0~29_combout  & ((\regfile|registers[16][3]~q ))) # (\regfile|Decoder0~29_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[16][3]~q ),
	.datac(!\regfile|Decoder0~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[16][3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[16][3]~23 .extended_lut = "off";
defparam \regfile|registers[16][3]~23 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[16][3]~23 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[16][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[16][3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[16][3] .is_wysiwyg = "true";
defparam \regfile|registers[16][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux60~25 (
// Equation(s):
// \regfile|Mux60~25_combout  = ( !\i1|inst [16] & ( ((!\i1|inst [15] & (((\regfile|registers[16][3]~q  & !\i1|inst [17])))) # (\i1|inst [15] & (((\i1|inst [17])) # (\regfile|registers[17][3]~q )))) ) ) # ( \i1|inst [16] & ( ((!\i1|inst [15] & 
// (((\regfile|registers[18][3]~q  & !\i1|inst [17])))) # (\i1|inst [15] & (((\i1|inst [17])) # (\regfile|registers[19][3]~q )))) ) )

	.dataa(!\regfile|registers[17][3]~q ),
	.datab(!\regfile|registers[19][3]~q ),
	.datac(!\regfile|registers[18][3]~q ),
	.datad(!\i1|inst [15]),
	.datae(!\i1|inst [16]),
	.dataf(!\i1|inst [17]),
	.datag(!\regfile|registers[16][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux60~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux60~25 .extended_lut = "on";
defparam \regfile|Mux60~25 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regfile|Mux60~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~3 (
// Equation(s):
// \regfile|Decoder0~3_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (!\i4|rd [1] & (\i4|rd [2] & !\i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~3 .extended_lut = "off";
defparam \regfile|Decoder0~3 .lut_mask = 64'h0000000000000800;
defparam \regfile|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[20][3] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][3] .is_wysiwyg = "true";
defparam \regfile|registers[20][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux60~8 (
// Equation(s):
// \regfile|Mux60~8_combout  = ( !\i1|inst [16] & ( ((!\i1|inst [17] & (((\regfile|Mux60~25_combout )))) # (\i1|inst [17] & ((!\regfile|Mux60~25_combout  & ((\regfile|registers[20][3]~q ))) # (\regfile|Mux60~25_combout  & (\regfile|registers[21][3]~q ))))) ) 
// ) # ( \i1|inst [16] & ( ((!\i1|inst [17] & (((\regfile|Mux60~25_combout )))) # (\i1|inst [17] & ((!\regfile|Mux60~25_combout  & ((\regfile|registers[22][3]~q ))) # (\regfile|Mux60~25_combout  & (\regfile|registers[23][3]~q ))))) ) )

	.dataa(!\regfile|registers[21][3]~q ),
	.datab(!\regfile|registers[23][3]~q ),
	.datac(!\regfile|registers[22][3]~q ),
	.datad(!\i1|inst [17]),
	.datae(!\i1|inst [16]),
	.dataf(!\regfile|Mux60~25_combout ),
	.datag(!\regfile|registers[20][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux60~8 .extended_lut = "on";
defparam \regfile|Mux60~8 .lut_mask = 64'h000F000FFF55FF33;
defparam \regfile|Mux60~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~17 (
// Equation(s):
// \regfile|Decoder0~17_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (!\i4|rd [1] & (\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~17 .extended_lut = "off";
defparam \regfile|Decoder0~17 .lut_mask = 64'h0000000000000004;
defparam \regfile|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[29][3]~11 (
// Equation(s):
// \regfile|registers[29][3]~11_combout  = (!\regfile|Decoder0~17_combout  & ((\regfile|registers[29][3]~q ))) # (\regfile|Decoder0~17_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[29][3]~q ),
	.datac(!\regfile|Decoder0~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[29][3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[29][3]~11 .extended_lut = "off";
defparam \regfile|registers[29][3]~11 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[29][3]~11 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[29][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[29][3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[29][3] .is_wysiwyg = "true";
defparam \regfile|registers[29][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~18 (
// Equation(s):
// \regfile|Decoder0~18_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (\i4|rd [1] & (\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~18 .extended_lut = "off";
defparam \regfile|Decoder0~18 .lut_mask = 64'h0000000000000001;
defparam \regfile|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[31][3]~12 (
// Equation(s):
// \regfile|registers[31][3]~12_combout  = (!\regfile|Decoder0~18_combout  & ((\regfile|registers[31][3]~q ))) # (\regfile|Decoder0~18_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[31][3]~q ),
	.datac(!\regfile|Decoder0~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[31][3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[31][3]~12 .extended_lut = "off";
defparam \regfile|registers[31][3]~12 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[31][3]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[31][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[31][3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[31][3] .is_wysiwyg = "true";
defparam \regfile|registers[31][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~20 (
// Equation(s):
// \regfile|Decoder0~20_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (\i4|rd [1] & (\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~20 .extended_lut = "off";
defparam \regfile|Decoder0~20 .lut_mask = 64'h0000000000000002;
defparam \regfile|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[30][3]~14 (
// Equation(s):
// \regfile|registers[30][3]~14_combout  = (!\regfile|Decoder0~20_combout  & ((\regfile|registers[30][3]~q ))) # (\regfile|Decoder0~20_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[30][3]~q ),
	.datac(!\regfile|Decoder0~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[30][3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[30][3]~14 .extended_lut = "off";
defparam \regfile|registers[30][3]~14 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[30][3]~14 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[30][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[30][3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[30][3] .is_wysiwyg = "true";
defparam \regfile|registers[30][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~30 (
// Equation(s):
// \regfile|Decoder0~30_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~30 .extended_lut = "off";
defparam \regfile|Decoder0~30 .lut_mask = 64'h0000000000000040;
defparam \regfile|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[25][3]~24 (
// Equation(s):
// \regfile|registers[25][3]~24_combout  = (!\regfile|Decoder0~30_combout  & ((\regfile|registers[25][3]~q ))) # (\regfile|Decoder0~30_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[25][3]~q ),
	.datac(!\regfile|Decoder0~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[25][3]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[25][3]~24 .extended_lut = "off";
defparam \regfile|registers[25][3]~24 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[25][3]~24 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[25][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[25][3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[25][3] .is_wysiwyg = "true";
defparam \regfile|registers[25][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~5 (
// Equation(s):
// \regfile|Decoder0~5_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~5 .extended_lut = "off";
defparam \regfile|Decoder0~5 .lut_mask = 64'h0000000000000010;
defparam \regfile|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[27][3] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][3] .is_wysiwyg = "true";
defparam \regfile|registers[27][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~4 (
// Equation(s):
// \regfile|Decoder0~4_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (\i4|rd [1] & (!\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~4 .extended_lut = "off";
defparam \regfile|Decoder0~4 .lut_mask = 64'h0000000000000020;
defparam \regfile|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[26][3] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][3] .is_wysiwyg = "true";
defparam \regfile|registers[26][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~31 (
// Equation(s):
// \regfile|Decoder0~31_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (!\i4|rd [1] & (!\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~31 .extended_lut = "off";
defparam \regfile|Decoder0~31 .lut_mask = 64'h0000000000000080;
defparam \regfile|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[24][3]~25 (
// Equation(s):
// \regfile|registers[24][3]~25_combout  = (!\regfile|Decoder0~31_combout  & ((\regfile|registers[24][3]~q ))) # (\regfile|Decoder0~31_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[24][3]~q ),
	.datac(!\regfile|Decoder0~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[24][3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[24][3]~25 .extended_lut = "off";
defparam \regfile|registers[24][3]~25 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[24][3]~25 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[24][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[24][3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[24][3] .is_wysiwyg = "true";
defparam \regfile|registers[24][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux60~29 (
// Equation(s):
// \regfile|Mux60~29_combout  = ( !\i1|inst [16] & ( ((!\i1|inst [15] & (((\regfile|registers[24][3]~q  & !\i1|inst [17])))) # (\i1|inst [15] & (((\i1|inst [17])) # (\regfile|registers[25][3]~q )))) ) ) # ( \i1|inst [16] & ( ((!\i1|inst [15] & 
// (((\regfile|registers[26][3]~q  & !\i1|inst [17])))) # (\i1|inst [15] & (((\i1|inst [17])) # (\regfile|registers[27][3]~q )))) ) )

	.dataa(!\regfile|registers[25][3]~q ),
	.datab(!\regfile|registers[27][3]~q ),
	.datac(!\regfile|registers[26][3]~q ),
	.datad(!\i1|inst [15]),
	.datae(!\i1|inst [16]),
	.dataf(!\i1|inst [17]),
	.datag(!\regfile|registers[24][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux60~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux60~29 .extended_lut = "on";
defparam \regfile|Mux60~29 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regfile|Mux60~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Decoder0~19 (
// Equation(s):
// \regfile|Decoder0~19_combout  = ( \i4|rd [4] & ( \i4|Regwrite~q  & ( (!\i4|rd [0] & (!\i4|rd [1] & (\i4|rd [2] & \i4|rd [3]))) ) ) )

	.dataa(!\i4|rd [0]),
	.datab(!\i4|rd [1]),
	.datac(!\i4|rd [2]),
	.datad(!\i4|rd [3]),
	.datae(!\i4|rd [4]),
	.dataf(!\i4|Regwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Decoder0~19 .extended_lut = "off";
defparam \regfile|Decoder0~19 .lut_mask = 64'h0000000000000008;
defparam \regfile|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|registers[28][3]~13 (
// Equation(s):
// \regfile|registers[28][3]~13_combout  = (!\regfile|Decoder0~19_combout  & ((\regfile|registers[28][3]~q ))) # (\regfile|Decoder0~19_combout  & (\mux3|Y[3]~3_combout ))

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\regfile|registers[28][3]~q ),
	.datac(!\regfile|Decoder0~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|registers[28][3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|registers[28][3]~13 .extended_lut = "off";
defparam \regfile|registers[28][3]~13 .lut_mask = 64'h3535353535353535;
defparam \regfile|registers[28][3]~13 .shared_arith = "off";
// synopsys translate_on

dffeas \regfile|registers[28][3] (
	.clk(!\clk~input_o ),
	.d(\regfile|registers[28][3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[28][3] .is_wysiwyg = "true";
defparam \regfile|registers[28][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux60~12 (
// Equation(s):
// \regfile|Mux60~12_combout  = ( !\i1|inst [16] & ( ((!\i1|inst [17] & (((\regfile|Mux60~29_combout )))) # (\i1|inst [17] & ((!\regfile|Mux60~29_combout  & ((\regfile|registers[28][3]~q ))) # (\regfile|Mux60~29_combout  & (\regfile|registers[29][3]~q ))))) 
// ) ) # ( \i1|inst [16] & ( ((!\i1|inst [17] & (((\regfile|Mux60~29_combout )))) # (\i1|inst [17] & ((!\regfile|Mux60~29_combout  & ((\regfile|registers[30][3]~q ))) # (\regfile|Mux60~29_combout  & (\regfile|registers[31][3]~q ))))) ) )

	.dataa(!\regfile|registers[29][3]~q ),
	.datab(!\regfile|registers[31][3]~q ),
	.datac(!\regfile|registers[30][3]~q ),
	.datad(!\i1|inst [17]),
	.datae(!\i1|inst [16]),
	.dataf(!\regfile|Mux60~29_combout ),
	.datag(!\regfile|registers[28][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux60~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux60~12 .extended_lut = "on";
defparam \regfile|Mux60~12 .lut_mask = 64'h000F000FFF55FF33;
defparam \regfile|Mux60~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux60~16 (
// Equation(s):
// \regfile|Mux60~16_combout  = ( \i1|inst [18] & ( \i1|inst [19] & ( \regfile|Mux60~12_combout  ) ) ) # ( !\i1|inst [18] & ( \i1|inst [19] & ( \regfile|Mux60~8_combout  ) ) ) # ( \i1|inst [18] & ( !\i1|inst [19] & ( \regfile|Mux60~4_combout  ) ) ) # ( 
// !\i1|inst [18] & ( !\i1|inst [19] & ( \regfile|Mux60~0_combout  ) ) )

	.dataa(!\regfile|Mux60~0_combout ),
	.datab(!\regfile|Mux60~4_combout ),
	.datac(!\regfile|Mux60~8_combout ),
	.datad(!\regfile|Mux60~12_combout ),
	.datae(!\i1|inst [18]),
	.dataf(!\i1|inst [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux60~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux60~16 .extended_lut = "off";
defparam \regfile|Mux60~16 .lut_mask = 64'h555533330F0F00FF;
defparam \regfile|Mux60~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

dffeas \i2|readdata1[3] (
	.clk(\clk~input_o ),
	.d(\regfile|Mux60~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[3] .is_wysiwyg = "true";
defparam \i2|readdata1[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux60~0 (
// Equation(s):
// \m1|Mux60~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [3]))) # (\m1|Mux40~5_combout  & (\mux3|Y[3]~3_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [3])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [3]))) ) )

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\i2|readdata1 [3]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux60~0 .extended_lut = "off";
defparam \m1|Mux60~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux60~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_sumout  = SUM(( \m1|Mux60~0_combout  ) + ( !\mux1|Y[3]~45_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~70  ))
// \alu|Add0~66  = CARRY(( \m1|Mux60~0_combout  ) + ( !\mux1|Y[3]~45_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~70  ))

	.dataa(!\ac|Decoder0~1_combout ),
	.datab(!\i2|aluop [1]),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux60~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[3]~45_combout ),
	.datag(gnd),
	.cin(\alu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~65_sumout ),
	.cout(\alu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~65 .extended_lut = "off";
defparam \alu|Add0~65 .lut_mask = 64'h0000E31C000000FF;
defparam \alu|Add0~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( \m1|Mux59~0_combout  ) + ( !\mux1|Y[4]~124_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~66  ))
// \alu|Add0~50  = CARRY(( \m1|Mux59~0_combout  ) + ( !\mux1|Y[4]~124_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~66  ))

	.dataa(!\ac|Decoder0~1_combout ),
	.datab(!\i2|aluop [1]),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux59~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[4]~124_combout ),
	.datag(gnd),
	.cin(\alu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h0000E31C000000FF;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( \m1|Mux58~0_combout  ) + ( !\mux1|Y[5]~108_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~50  ))
// \alu|Add0~54  = CARRY(( \m1|Mux58~0_combout  ) + ( !\mux1|Y[5]~108_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~50  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux58~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[5]~108_combout ),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( \m1|Mux57~0_combout  ) + ( !\mux1|Y[6]~128_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~54  ))
// \alu|Add0~46  = CARRY(( \m1|Mux57~0_combout  ) + ( !\mux1|Y[6]~128_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~54  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux57~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[6]~128_combout ),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~11 (
// Equation(s):
// \i3|result_out_alu~11_combout  = ( \alu|Add0~45_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[6]~128_combout  & \m1|Mux57~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux57~0_combout )) # (\mux1|Y[6]~128_combout 
// ))) ) ) # ( !\alu|Add0~45_sumout  & ( (!\mux1|Y[6]~128_combout  & (\m1|Mux57~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[6]~128_combout  & (((\m1|Mux57~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[6]~128_combout ),
	.datab(!\m1|Mux57~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~11 .extended_lut = "off";
defparam \i3|result_out_alu~11 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~11 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[6] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[6] .is_wysiwyg = "true";
defparam \i3|result_out_alu[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux57~0 (
// Equation(s):
// \m1|Mux57~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [6]))) # (\m1|Mux40~5_combout  & (\mux3|Y[6]~6_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [6])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [6]))) ) )

	.dataa(!\mux3|Y[6]~6_combout ),
	.datab(!\i2|readdata1 [6]),
	.datac(!\i3|result_out_alu [6]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux57~0 .extended_lut = "off";
defparam \m1|Mux57~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux57~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( \m1|Mux56~0_combout  ) + ( !\mux1|Y[7]~112_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~46  ))
// \alu|Add0~42  = CARRY(( \m1|Mux56~0_combout  ) + ( !\mux1|Y[7]~112_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~46  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux56~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[7]~112_combout ),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~10 (
// Equation(s):
// \i3|result_out_alu~10_combout  = ( \alu|Add0~41_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[7]~112_combout  & \m1|Mux56~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux56~0_combout )) # (\mux1|Y[7]~112_combout 
// ))) ) ) # ( !\alu|Add0~41_sumout  & ( (!\mux1|Y[7]~112_combout  & (\m1|Mux56~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[7]~112_combout  & (((\m1|Mux56~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[7]~112_combout ),
	.datab(!\m1|Mux56~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~41_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~10 .extended_lut = "off";
defparam \i3|result_out_alu~10 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~10 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[7] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[7] .is_wysiwyg = "true";
defparam \i3|result_out_alu[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux56~0 (
// Equation(s):
// \m1|Mux56~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [7]))) # (\m1|Mux40~5_combout  & (\mux3|Y[7]~7_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [7])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [7]))) ) )

	.dataa(!\mux3|Y[7]~7_combout ),
	.datab(!\i2|readdata1 [7]),
	.datac(!\i3|result_out_alu [7]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux56~0 .extended_lut = "off";
defparam \m1|Mux56~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux56~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~85 (
// Equation(s):
// \alu|Add0~85_sumout  = SUM(( \m1|Mux55~0_combout  ) + ( !\mux1|Y[8]~47_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~42  ))
// \alu|Add0~86  = CARRY(( \m1|Mux55~0_combout  ) + ( !\mux1|Y[8]~47_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~42  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux55~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[8]~47_combout ),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~85_sumout ),
	.cout(\alu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~85 .extended_lut = "off";
defparam \alu|Add0~85 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~21 (
// Equation(s):
// \i3|result_out_alu~21_combout  = ( \alu|Add0~85_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[8]~47_combout  & \m1|Mux55~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux55~0_combout )) # (\mux1|Y[8]~47_combout 
// ))) ) ) # ( !\alu|Add0~85_sumout  & ( (!\mux1|Y[8]~47_combout  & (\m1|Mux55~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[8]~47_combout  & (((\m1|Mux55~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[8]~47_combout ),
	.datab(!\m1|Mux55~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~85_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~21 .extended_lut = "off";
defparam \i3|result_out_alu~21 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~21 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[8] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[8] .is_wysiwyg = "true";
defparam \i3|result_out_alu[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux55~0 (
// Equation(s):
// \m1|Mux55~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [8]))) # (\m1|Mux40~5_combout  & (\mux3|Y[8]~8_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [8])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [8]))) ) )

	.dataa(!\mux3|Y[8]~8_combout ),
	.datab(!\i2|readdata1 [8]),
	.datac(!\i3|result_out_alu [8]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux55~0 .extended_lut = "off";
defparam \m1|Mux55~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux55~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~81 (
// Equation(s):
// \alu|Add0~81_sumout  = SUM(( \m1|Mux54~0_combout  ) + ( !\mux1|Y[9]~104_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~86  ))
// \alu|Add0~82  = CARRY(( \m1|Mux54~0_combout  ) + ( !\mux1|Y[9]~104_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~86  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux54~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[9]~104_combout ),
	.datag(gnd),
	.cin(\alu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~81_sumout ),
	.cout(\alu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~81 .extended_lut = "off";
defparam \alu|Add0~81 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~20 (
// Equation(s):
// \i3|result_out_alu~20_combout  = ( \alu|Add0~81_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[9]~104_combout  & \m1|Mux54~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux54~0_combout )) # (\mux1|Y[9]~104_combout 
// ))) ) ) # ( !\alu|Add0~81_sumout  & ( (!\mux1|Y[9]~104_combout  & (\m1|Mux54~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[9]~104_combout  & (((\m1|Mux54~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[9]~104_combout ),
	.datab(!\m1|Mux54~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~81_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~20 .extended_lut = "off";
defparam \i3|result_out_alu~20 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~20 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[9] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[9] .is_wysiwyg = "true";
defparam \i3|result_out_alu[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux54~0 (
// Equation(s):
// \m1|Mux54~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [9]))) # (\m1|Mux40~5_combout  & (\mux3|Y[9]~9_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [9])) # (\m1|Mux40~5_combout  & 
// ((\i3|result_out_alu [9]))) ) )

	.dataa(!\mux3|Y[9]~9_combout ),
	.datab(!\i2|readdata1 [9]),
	.datac(!\i3|result_out_alu [9]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux54~0 .extended_lut = "off";
defparam \m1|Mux54~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux54~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~77 (
// Equation(s):
// \alu|Add0~77_sumout  = SUM(( \m1|Mux53~0_combout  ) + ( !\mux1|Y[10]~46_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~82  ))
// \alu|Add0~78  = CARRY(( \m1|Mux53~0_combout  ) + ( !\mux1|Y[10]~46_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~82  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux53~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[10]~46_combout ),
	.datag(gnd),
	.cin(\alu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~77_sumout ),
	.cout(\alu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~77 .extended_lut = "off";
defparam \alu|Add0~77 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~19 (
// Equation(s):
// \i3|result_out_alu~19_combout  = ( \alu|Add0~77_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[10]~46_combout  & \m1|Mux53~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux53~0_combout )) # (\mux1|Y[10]~46_combout 
// ))) ) ) # ( !\alu|Add0~77_sumout  & ( (!\mux1|Y[10]~46_combout  & (\m1|Mux53~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[10]~46_combout  & (((\m1|Mux53~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[10]~46_combout ),
	.datab(!\m1|Mux53~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~77_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~19 .extended_lut = "off";
defparam \i3|result_out_alu~19 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~19 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[10] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[10] .is_wysiwyg = "true";
defparam \i3|result_out_alu[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux53~0 (
// Equation(s):
// \m1|Mux53~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [10]))) # (\m1|Mux40~5_combout  & (\mux3|Y[10]~10_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [10])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [10]))) ) )

	.dataa(!\mux3|Y[10]~10_combout ),
	.datab(!\i2|readdata1 [10]),
	.datac(!\i3|result_out_alu [10]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux53~0 .extended_lut = "off";
defparam \m1|Mux53~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux53~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~73 (
// Equation(s):
// \alu|Add0~73_sumout  = SUM(( \m1|Mux52~0_combout  ) + ( !\mux1|Y[11]~52_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~78  ))
// \alu|Add0~74  = CARRY(( \m1|Mux52~0_combout  ) + ( !\mux1|Y[11]~52_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~78  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux52~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[11]~52_combout ),
	.datag(gnd),
	.cin(\alu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~73_sumout ),
	.cout(\alu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~73 .extended_lut = "off";
defparam \alu|Add0~73 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~18 (
// Equation(s):
// \i3|result_out_alu~18_combout  = ( \alu|Add0~73_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[11]~52_combout  & \m1|Mux52~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux52~0_combout )) # (\mux1|Y[11]~52_combout 
// ))) ) ) # ( !\alu|Add0~73_sumout  & ( (!\mux1|Y[11]~52_combout  & (\m1|Mux52~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[11]~52_combout  & (((\m1|Mux52~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[11]~52_combout ),
	.datab(!\m1|Mux52~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~73_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~18 .extended_lut = "off";
defparam \i3|result_out_alu~18 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~18 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[11] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[11] .is_wysiwyg = "true";
defparam \i3|result_out_alu[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux52~0 (
// Equation(s):
// \m1|Mux52~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [11]))) # (\m1|Mux40~5_combout  & (\mux3|Y[11]~11_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [11])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [11]))) ) )

	.dataa(!\mux3|Y[11]~11_combout ),
	.datab(!\i2|readdata1 [11]),
	.datac(!\i3|result_out_alu [11]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux52~0 .extended_lut = "off";
defparam \m1|Mux52~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux52~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( \m1|Mux51~0_combout  ) + ( !\mux1|Y[12]~100_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~74  ))
// \alu|Add0~38  = CARRY(( \m1|Mux51~0_combout  ) + ( !\mux1|Y[12]~100_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~74  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux51~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[12]~100_combout ),
	.datag(gnd),
	.cin(\alu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~9 (
// Equation(s):
// \i3|result_out_alu~9_combout  = ( \alu|Add0~37_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[12]~100_combout  & \m1|Mux51~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux51~0_combout )) # 
// (\mux1|Y[12]~100_combout ))) ) ) # ( !\alu|Add0~37_sumout  & ( (!\mux1|Y[12]~100_combout  & (\m1|Mux51~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[12]~100_combout  & (((\m1|Mux51~0_combout  & \ac|Mux1~0_combout )) # 
// (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[12]~100_combout ),
	.datab(!\m1|Mux51~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~9 .extended_lut = "off";
defparam \i3|result_out_alu~9 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~9 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[12] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[12] .is_wysiwyg = "true";
defparam \i3|result_out_alu[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux51~0 (
// Equation(s):
// \m1|Mux51~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [12]))) # (\m1|Mux40~5_combout  & (\mux3|Y[12]~12_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [12])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [12]))) ) )

	.dataa(!\mux3|Y[12]~12_combout ),
	.datab(!\i2|readdata1 [12]),
	.datac(!\i3|result_out_alu [12]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux51~0 .extended_lut = "off";
defparam \m1|Mux51~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux51~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( \m1|Mux50~0_combout  ) + ( !\mux1|Y[13]~14_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~38  ))
// \alu|Add0~34  = CARRY(( \m1|Mux50~0_combout  ) + ( !\mux1|Y[13]~14_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~38  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux50~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[13]~14_combout ),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~8 (
// Equation(s):
// \i3|result_out_alu~8_combout  = ( \alu|Add0~33_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[13]~14_combout  & \m1|Mux50~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux50~0_combout )) # (\mux1|Y[13]~14_combout 
// ))) ) ) # ( !\alu|Add0~33_sumout  & ( (!\mux1|Y[13]~14_combout  & (\m1|Mux50~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[13]~14_combout  & (((\m1|Mux50~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[13]~14_combout ),
	.datab(!\m1|Mux50~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~8 .extended_lut = "off";
defparam \i3|result_out_alu~8 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~8 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[13] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[13] .is_wysiwyg = "true";
defparam \i3|result_out_alu[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux50~0 (
// Equation(s):
// \m1|Mux50~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [13]))) # (\m1|Mux40~5_combout  & (\mux3|Y[13]~13_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [13])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [13]))) ) )

	.dataa(!\mux3|Y[13]~13_combout ),
	.datab(!\i2|readdata1 [13]),
	.datac(!\i3|result_out_alu [13]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux50~0 .extended_lut = "off";
defparam \m1|Mux50~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( \m1|Mux49~0_combout  ) + ( !\mux1|Y[14]~13_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~34  ))
// \alu|Add0~30  = CARRY(( \m1|Mux49~0_combout  ) + ( !\mux1|Y[14]~13_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~34  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux49~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[14]~13_combout ),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~7 (
// Equation(s):
// \i3|result_out_alu~7_combout  = ( \alu|Add0~29_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[14]~13_combout  & \m1|Mux49~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux49~0_combout )) # (\mux1|Y[14]~13_combout 
// ))) ) ) # ( !\alu|Add0~29_sumout  & ( (!\mux1|Y[14]~13_combout  & (\m1|Mux49~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[14]~13_combout  & (((\m1|Mux49~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[14]~13_combout ),
	.datab(!\m1|Mux49~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~7 .extended_lut = "off";
defparam \i3|result_out_alu~7 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~7 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[14] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[14] .is_wysiwyg = "true";
defparam \i3|result_out_alu[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux49~0 (
// Equation(s):
// \m1|Mux49~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [14]))) # (\m1|Mux40~5_combout  & (\mux3|Y[14]~14_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [14])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [14]))) ) )

	.dataa(!\mux3|Y[14]~14_combout ),
	.datab(!\i2|readdata1 [14]),
	.datac(!\i3|result_out_alu [14]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux49~0 .extended_lut = "off";
defparam \m1|Mux49~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux49~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~113 (
// Equation(s):
// \alu|Add0~113_sumout  = SUM(( \m1|Mux48~0_combout  ) + ( !\mux1|Y[15]~15_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~30  ))
// \alu|Add0~114  = CARRY(( \m1|Mux48~0_combout  ) + ( !\mux1|Y[15]~15_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~30  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux48~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[15]~15_combout ),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~113_sumout ),
	.cout(\alu|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~113 .extended_lut = "off";
defparam \alu|Add0~113 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~28 (
// Equation(s):
// \i3|result_out_alu~28_combout  = ( \alu|Add0~113_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[15]~15_combout  & \m1|Mux48~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux48~0_combout )) # 
// (\mux1|Y[15]~15_combout ))) ) ) # ( !\alu|Add0~113_sumout  & ( (!\mux1|Y[15]~15_combout  & (\m1|Mux48~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[15]~15_combout  & (((\m1|Mux48~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[15]~15_combout ),
	.datab(!\m1|Mux48~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~113_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~28 .extended_lut = "off";
defparam \i3|result_out_alu~28 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~28 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[15] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[15] .is_wysiwyg = "true";
defparam \i3|result_out_alu[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux48~0 (
// Equation(s):
// \m1|Mux48~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [15]))) # (\m1|Mux40~5_combout  & (\mux3|Y[15]~15_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [15])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [15]))) ) )

	.dataa(!\mux3|Y[15]~15_combout ),
	.datab(!\i2|readdata1 [15]),
	.datac(!\i3|result_out_alu [15]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux48~0 .extended_lut = "off";
defparam \m1|Mux48~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux48~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~109 (
// Equation(s):
// \alu|Add0~109_sumout  = SUM(( \m1|Mux47~0_combout  ) + ( !\mux1|Y[16]~48_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~114  ))
// \alu|Add0~110  = CARRY(( \m1|Mux47~0_combout  ) + ( !\mux1|Y[16]~48_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~114  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux47~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[16]~48_combout ),
	.datag(gnd),
	.cin(\alu|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~109_sumout ),
	.cout(\alu|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~109 .extended_lut = "off";
defparam \alu|Add0~109 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~27 (
// Equation(s):
// \i3|result_out_alu~27_combout  = ( \alu|Add0~109_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[16]~48_combout  & \m1|Mux47~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux47~0_combout )) # 
// (\mux1|Y[16]~48_combout ))) ) ) # ( !\alu|Add0~109_sumout  & ( (!\mux1|Y[16]~48_combout  & (\m1|Mux47~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[16]~48_combout  & (((\m1|Mux47~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[16]~48_combout ),
	.datab(!\m1|Mux47~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~109_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~27 .extended_lut = "off";
defparam \i3|result_out_alu~27 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~27 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[16] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[16] .is_wysiwyg = "true";
defparam \i3|result_out_alu[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux47~0 (
// Equation(s):
// \m1|Mux47~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [16]))) # (\m1|Mux40~5_combout  & (\mux3|Y[16]~16_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [16])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [16]))) ) )

	.dataa(!\mux3|Y[16]~16_combout ),
	.datab(!\i2|readdata1 [16]),
	.datac(!\i3|result_out_alu [16]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux47~0 .extended_lut = "off";
defparam \m1|Mux47~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux47~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~105 (
// Equation(s):
// \alu|Add0~105_sumout  = SUM(( \m1|Mux46~0_combout  ) + ( !\mux1|Y[17]~80_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~110  ))
// \alu|Add0~106  = CARRY(( \m1|Mux46~0_combout  ) + ( !\mux1|Y[17]~80_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~110  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux46~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[17]~80_combout ),
	.datag(gnd),
	.cin(\alu|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~105_sumout ),
	.cout(\alu|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~105 .extended_lut = "off";
defparam \alu|Add0~105 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~105 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~26 (
// Equation(s):
// \i3|result_out_alu~26_combout  = ( \alu|Add0~105_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[17]~80_combout  & \m1|Mux46~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux46~0_combout )) # 
// (\mux1|Y[17]~80_combout ))) ) ) # ( !\alu|Add0~105_sumout  & ( (!\mux1|Y[17]~80_combout  & (\m1|Mux46~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[17]~80_combout  & (((\m1|Mux46~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[17]~80_combout ),
	.datab(!\m1|Mux46~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~105_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~26 .extended_lut = "off";
defparam \i3|result_out_alu~26 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~26 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[17] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[17] .is_wysiwyg = "true";
defparam \i3|result_out_alu[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux46~0 (
// Equation(s):
// \m1|Mux46~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [17]))) # (\m1|Mux40~5_combout  & (\mux3|Y[17]~17_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [17])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [17]))) ) )

	.dataa(!\mux3|Y[17]~17_combout ),
	.datab(!\i2|readdata1 [17]),
	.datac(!\i3|result_out_alu [17]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux46~0 .extended_lut = "off";
defparam \m1|Mux46~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux46~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~101 (
// Equation(s):
// \alu|Add0~101_sumout  = SUM(( \m1|Mux45~0_combout  ) + ( !\mux1|Y[18]~96_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~106  ))
// \alu|Add0~102  = CARRY(( \m1|Mux45~0_combout  ) + ( !\mux1|Y[18]~96_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~106  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux45~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[18]~96_combout ),
	.datag(gnd),
	.cin(\alu|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~101_sumout ),
	.cout(\alu|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~101 .extended_lut = "off";
defparam \alu|Add0~101 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~25 (
// Equation(s):
// \i3|result_out_alu~25_combout  = ( \alu|Add0~101_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[18]~96_combout  & \m1|Mux45~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux45~0_combout )) # 
// (\mux1|Y[18]~96_combout ))) ) ) # ( !\alu|Add0~101_sumout  & ( (!\mux1|Y[18]~96_combout  & (\m1|Mux45~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[18]~96_combout  & (((\m1|Mux45~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[18]~96_combout ),
	.datab(!\m1|Mux45~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~101_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~25 .extended_lut = "off";
defparam \i3|result_out_alu~25 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~25 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[18] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[18] .is_wysiwyg = "true";
defparam \i3|result_out_alu[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux45~0 (
// Equation(s):
// \m1|Mux45~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [18]))) # (\m1|Mux40~5_combout  & (\mux3|Y[18]~18_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [18])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [18]))) ) )

	.dataa(!\mux3|Y[18]~18_combout ),
	.datab(!\i2|readdata1 [18]),
	.datac(!\i3|result_out_alu [18]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux45~0 .extended_lut = "off";
defparam \m1|Mux45~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux45~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~97 (
// Equation(s):
// \alu|Add0~97_sumout  = SUM(( \m1|Mux44~0_combout  ) + ( !\mux1|Y[19]~84_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~102  ))
// \alu|Add0~98  = CARRY(( \m1|Mux44~0_combout  ) + ( !\mux1|Y[19]~84_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~102  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux44~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[19]~84_combout ),
	.datag(gnd),
	.cin(\alu|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~97_sumout ),
	.cout(\alu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~97 .extended_lut = "off";
defparam \alu|Add0~97 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~24 (
// Equation(s):
// \i3|result_out_alu~24_combout  = ( \alu|Add0~97_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[19]~84_combout  & \m1|Mux44~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux44~0_combout )) # (\mux1|Y[19]~84_combout 
// ))) ) ) # ( !\alu|Add0~97_sumout  & ( (!\mux1|Y[19]~84_combout  & (\m1|Mux44~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[19]~84_combout  & (((\m1|Mux44~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[19]~84_combout ),
	.datab(!\m1|Mux44~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~97_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~24 .extended_lut = "off";
defparam \i3|result_out_alu~24 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~24 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[19] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[19] .is_wysiwyg = "true";
defparam \i3|result_out_alu[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux44~0 (
// Equation(s):
// \m1|Mux44~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [19]))) # (\m1|Mux40~5_combout  & (\mux3|Y[19]~19_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [19])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [19]))) ) )

	.dataa(!\mux3|Y[19]~19_combout ),
	.datab(!\i2|readdata1 [19]),
	.datac(!\i3|result_out_alu [19]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux44~0 .extended_lut = "off";
defparam \m1|Mux44~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux44~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~93 (
// Equation(s):
// \alu|Add0~93_sumout  = SUM(( \m1|Mux43~0_combout  ) + ( !\mux1|Y[20]~88_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~98  ))
// \alu|Add0~94  = CARRY(( \m1|Mux43~0_combout  ) + ( !\mux1|Y[20]~88_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~98  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux43~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[20]~88_combout ),
	.datag(gnd),
	.cin(\alu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~93_sumout ),
	.cout(\alu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~93 .extended_lut = "off";
defparam \alu|Add0~93 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~23 (
// Equation(s):
// \i3|result_out_alu~23_combout  = ( \alu|Add0~93_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[20]~88_combout  & \m1|Mux43~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux43~0_combout )) # (\mux1|Y[20]~88_combout 
// ))) ) ) # ( !\alu|Add0~93_sumout  & ( (!\mux1|Y[20]~88_combout  & (\m1|Mux43~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[20]~88_combout  & (((\m1|Mux43~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[20]~88_combout ),
	.datab(!\m1|Mux43~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~93_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~23 .extended_lut = "off";
defparam \i3|result_out_alu~23 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~23 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[20] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[20] .is_wysiwyg = "true";
defparam \i3|result_out_alu[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux43~0 (
// Equation(s):
// \m1|Mux43~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [20]))) # (\m1|Mux40~5_combout  & (\mux3|Y[20]~20_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [20])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [20]))) ) )

	.dataa(!\mux3|Y[20]~20_combout ),
	.datab(!\i2|readdata1 [20]),
	.datac(!\i3|result_out_alu [20]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux43~0 .extended_lut = "off";
defparam \m1|Mux43~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux43~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~89 (
// Equation(s):
// \alu|Add0~89_sumout  = SUM(( \m1|Mux42~0_combout  ) + ( !\mux1|Y[21]~92_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~94  ))
// \alu|Add0~90  = CARRY(( \m1|Mux42~0_combout  ) + ( !\mux1|Y[21]~92_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~94  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux42~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[21]~92_combout ),
	.datag(gnd),
	.cin(\alu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~89_sumout ),
	.cout(\alu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~89 .extended_lut = "off";
defparam \alu|Add0~89 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~22 (
// Equation(s):
// \i3|result_out_alu~22_combout  = ( \alu|Add0~89_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[21]~92_combout  & \m1|Mux42~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux42~0_combout )) # (\mux1|Y[21]~92_combout 
// ))) ) ) # ( !\alu|Add0~89_sumout  & ( (!\mux1|Y[21]~92_combout  & (\m1|Mux42~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[21]~92_combout  & (((\m1|Mux42~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[21]~92_combout ),
	.datab(!\m1|Mux42~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~89_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~22 .extended_lut = "off";
defparam \i3|result_out_alu~22 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~22 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[21] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[21] .is_wysiwyg = "true";
defparam \i3|result_out_alu[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux42~0 (
// Equation(s):
// \m1|Mux42~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [21]))) # (\m1|Mux40~5_combout  & (\mux3|Y[21]~21_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [21])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [21]))) ) )

	.dataa(!\mux3|Y[21]~21_combout ),
	.datab(!\i2|readdata1 [21]),
	.datac(!\i3|result_out_alu [21]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux42~0 .extended_lut = "off";
defparam \m1|Mux42~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux42~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~141 (
// Equation(s):
// \alu|Add0~141_sumout  = SUM(( \m1|Mux41~0_combout  ) + ( !\mux1|Y[22]~18_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~90  ))
// \alu|Add0~142  = CARRY(( \m1|Mux41~0_combout  ) + ( !\mux1|Y[22]~18_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~90  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux41~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[22]~18_combout ),
	.datag(gnd),
	.cin(\alu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~141_sumout ),
	.cout(\alu|Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~141 .extended_lut = "off";
defparam \alu|Add0~141 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~141 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~35 (
// Equation(s):
// \i3|result_out_alu~35_combout  = ( \alu|Add0~141_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[22]~18_combout  & \m1|Mux41~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux41~0_combout )) # 
// (\mux1|Y[22]~18_combout ))) ) ) # ( !\alu|Add0~141_sumout  & ( (!\mux1|Y[22]~18_combout  & (\m1|Mux41~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[22]~18_combout  & (((\m1|Mux41~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[22]~18_combout ),
	.datab(!\m1|Mux41~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~141_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~35 .extended_lut = "off";
defparam \i3|result_out_alu~35 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~35 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[22] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[22] .is_wysiwyg = "true";
defparam \i3|result_out_alu[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux41~0 (
// Equation(s):
// \m1|Mux41~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [22]))) # (\m1|Mux40~5_combout  & (\mux3|Y[22]~22_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [22])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [22]))) ) )

	.dataa(!\mux3|Y[22]~22_combout ),
	.datab(!\i2|readdata1 [22]),
	.datac(!\i3|result_out_alu [22]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux41~0 .extended_lut = "off";
defparam \m1|Mux41~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux41~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~137 (
// Equation(s):
// \alu|Add0~137_sumout  = SUM(( \m1|Mux40~7_combout  ) + ( !\mux1|Y[23]~49_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~142  ))
// \alu|Add0~138  = CARRY(( \m1|Mux40~7_combout  ) + ( !\mux1|Y[23]~49_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~142  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux40~7_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[23]~49_combout ),
	.datag(gnd),
	.cin(\alu|Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~137_sumout ),
	.cout(\alu|Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~137 .extended_lut = "off";
defparam \alu|Add0~137 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~137 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~34 (
// Equation(s):
// \i3|result_out_alu~34_combout  = ( \alu|Add0~137_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[23]~49_combout  & \m1|Mux40~7_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux40~7_combout )) # 
// (\mux1|Y[23]~49_combout ))) ) ) # ( !\alu|Add0~137_sumout  & ( (!\mux1|Y[23]~49_combout  & (\m1|Mux40~7_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[23]~49_combout  & (((\m1|Mux40~7_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[23]~49_combout ),
	.datab(!\m1|Mux40~7_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~137_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~34 .extended_lut = "off";
defparam \i3|result_out_alu~34 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~34 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[23] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[23] .is_wysiwyg = "true";
defparam \i3|result_out_alu[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux40~7 (
// Equation(s):
// \m1|Mux40~7_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [23]))) # (\m1|Mux40~5_combout  & (\mux3|Y[23]~23_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [23])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [23]))) ) )

	.dataa(!\mux3|Y[23]~23_combout ),
	.datab(!\i2|readdata1 [23]),
	.datac(!\i3|result_out_alu [23]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux40~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux40~7 .extended_lut = "off";
defparam \m1|Mux40~7 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux40~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~133 (
// Equation(s):
// \alu|Add0~133_sumout  = SUM(( \m1|Mux39~0_combout  ) + ( !\mux1|Y[24]~60_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~138  ))
// \alu|Add0~134  = CARRY(( \m1|Mux39~0_combout  ) + ( !\mux1|Y[24]~60_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~138  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux39~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[24]~60_combout ),
	.datag(gnd),
	.cin(\alu|Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~133_sumout ),
	.cout(\alu|Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~133 .extended_lut = "off";
defparam \alu|Add0~133 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~133 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~33 (
// Equation(s):
// \i3|result_out_alu~33_combout  = ( \alu|Add0~133_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[24]~60_combout  & \m1|Mux39~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux39~0_combout )) # 
// (\mux1|Y[24]~60_combout ))) ) ) # ( !\alu|Add0~133_sumout  & ( (!\mux1|Y[24]~60_combout  & (\m1|Mux39~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[24]~60_combout  & (((\m1|Mux39~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[24]~60_combout ),
	.datab(!\m1|Mux39~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~133_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~33 .extended_lut = "off";
defparam \i3|result_out_alu~33 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~33 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[24] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[24] .is_wysiwyg = "true";
defparam \i3|result_out_alu[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux39~0 (
// Equation(s):
// \m1|Mux39~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [24]))) # (\m1|Mux40~5_combout  & (\mux3|Y[24]~24_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [24])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [24]))) ) )

	.dataa(!\mux3|Y[24]~24_combout ),
	.datab(!\i2|readdata1 [24]),
	.datac(!\i3|result_out_alu [24]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux39~0 .extended_lut = "off";
defparam \m1|Mux39~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux39~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~129 (
// Equation(s):
// \alu|Add0~129_sumout  = SUM(( \m1|Mux38~0_combout  ) + ( !\mux1|Y[25]~76_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~134  ))
// \alu|Add0~130  = CARRY(( \m1|Mux38~0_combout  ) + ( !\mux1|Y[25]~76_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~134  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux38~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[25]~76_combout ),
	.datag(gnd),
	.cin(\alu|Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~129_sumout ),
	.cout(\alu|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~129 .extended_lut = "off";
defparam \alu|Add0~129 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~129 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~32 (
// Equation(s):
// \i3|result_out_alu~32_combout  = ( \alu|Add0~129_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[25]~76_combout  & \m1|Mux38~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux38~0_combout )) # 
// (\mux1|Y[25]~76_combout ))) ) ) # ( !\alu|Add0~129_sumout  & ( (!\mux1|Y[25]~76_combout  & (\m1|Mux38~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[25]~76_combout  & (((\m1|Mux38~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[25]~76_combout ),
	.datab(!\m1|Mux38~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~129_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~32 .extended_lut = "off";
defparam \i3|result_out_alu~32 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~32 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[25] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[25] .is_wysiwyg = "true";
defparam \i3|result_out_alu[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux38~0 (
// Equation(s):
// \m1|Mux38~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [25]))) # (\m1|Mux40~5_combout  & (\mux3|Y[25]~25_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [25])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [25]))) ) )

	.dataa(!\mux3|Y[25]~25_combout ),
	.datab(!\i2|readdata1 [25]),
	.datac(!\i3|result_out_alu [25]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux38~0 .extended_lut = "off";
defparam \m1|Mux38~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux38~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~125 (
// Equation(s):
// \alu|Add0~125_sumout  = SUM(( \m1|Mux37~0_combout  ) + ( !\mux1|Y[26]~64_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~130  ))
// \alu|Add0~126  = CARRY(( \m1|Mux37~0_combout  ) + ( !\mux1|Y[26]~64_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~130  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux37~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[26]~64_combout ),
	.datag(gnd),
	.cin(\alu|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~125_sumout ),
	.cout(\alu|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~125 .extended_lut = "off";
defparam \alu|Add0~125 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~31 (
// Equation(s):
// \i3|result_out_alu~31_combout  = ( \alu|Add0~125_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[26]~64_combout  & \m1|Mux37~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux37~0_combout )) # 
// (\mux1|Y[26]~64_combout ))) ) ) # ( !\alu|Add0~125_sumout  & ( (!\mux1|Y[26]~64_combout  & (\m1|Mux37~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[26]~64_combout  & (((\m1|Mux37~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[26]~64_combout ),
	.datab(!\m1|Mux37~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~125_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~31 .extended_lut = "off";
defparam \i3|result_out_alu~31 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~31 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[26] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[26] .is_wysiwyg = "true";
defparam \i3|result_out_alu[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux37~0 (
// Equation(s):
// \m1|Mux37~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [26]))) # (\m1|Mux40~5_combout  & (\mux3|Y[26]~26_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [26])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [26]))) ) )

	.dataa(!\mux3|Y[26]~26_combout ),
	.datab(!\i2|readdata1 [26]),
	.datac(!\i3|result_out_alu [26]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux37~0 .extended_lut = "off";
defparam \m1|Mux37~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux37~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~121 (
// Equation(s):
// \alu|Add0~121_sumout  = SUM(( \m1|Mux36~0_combout  ) + ( !\mux1|Y[27]~68_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~126  ))
// \alu|Add0~122  = CARRY(( \m1|Mux36~0_combout  ) + ( !\mux1|Y[27]~68_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~126  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux36~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[27]~68_combout ),
	.datag(gnd),
	.cin(\alu|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~121_sumout ),
	.cout(\alu|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~121 .extended_lut = "off";
defparam \alu|Add0~121 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~30 (
// Equation(s):
// \i3|result_out_alu~30_combout  = ( \alu|Add0~121_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[27]~68_combout  & \m1|Mux36~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux36~0_combout )) # 
// (\mux1|Y[27]~68_combout ))) ) ) # ( !\alu|Add0~121_sumout  & ( (!\mux1|Y[27]~68_combout  & (\m1|Mux36~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[27]~68_combout  & (((\m1|Mux36~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[27]~68_combout ),
	.datab(!\m1|Mux36~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~121_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~30 .extended_lut = "off";
defparam \i3|result_out_alu~30 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~30 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[27] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[27] .is_wysiwyg = "true";
defparam \i3|result_out_alu[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux36~0 (
// Equation(s):
// \m1|Mux36~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [27]))) # (\m1|Mux40~5_combout  & (\mux3|Y[27]~27_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [27])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [27]))) ) )

	.dataa(!\mux3|Y[27]~27_combout ),
	.datab(!\i2|readdata1 [27]),
	.datac(!\i3|result_out_alu [27]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux36~0 .extended_lut = "off";
defparam \m1|Mux36~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux36~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~117 (
// Equation(s):
// \alu|Add0~117_sumout  = SUM(( \m1|Mux35~0_combout  ) + ( !\mux1|Y[28]~72_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~122  ))
// \alu|Add0~118  = CARRY(( \m1|Mux35~0_combout  ) + ( !\mux1|Y[28]~72_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~122  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux35~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[28]~72_combout ),
	.datag(gnd),
	.cin(\alu|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~117_sumout ),
	.cout(\alu|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~117 .extended_lut = "off";
defparam \alu|Add0~117 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~117 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~29 (
// Equation(s):
// \i3|result_out_alu~29_combout  = ( \alu|Add0~117_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[28]~72_combout  & \m1|Mux35~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux35~0_combout )) # 
// (\mux1|Y[28]~72_combout ))) ) ) # ( !\alu|Add0~117_sumout  & ( (!\mux1|Y[28]~72_combout  & (\m1|Mux35~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[28]~72_combout  & (((\m1|Mux35~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[28]~72_combout ),
	.datab(!\m1|Mux35~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~117_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~29 .extended_lut = "off";
defparam \i3|result_out_alu~29 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~29 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[28] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[28] .is_wysiwyg = "true";
defparam \i3|result_out_alu[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux35~0 (
// Equation(s):
// \m1|Mux35~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [28]))) # (\m1|Mux40~5_combout  & (\mux3|Y[28]~28_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [28])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [28]))) ) )

	.dataa(!\mux3|Y[28]~28_combout ),
	.datab(!\i2|readdata1 [28]),
	.datac(!\i3|result_out_alu [28]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux35~0 .extended_lut = "off";
defparam \m1|Mux35~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux35~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~145 (
// Equation(s):
// \alu|Add0~145_sumout  = SUM(( \m1|Mux34~0_combout  ) + ( !\mux1|Y[29]~16_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~118  ))
// \alu|Add0~146  = CARRY(( \m1|Mux34~0_combout  ) + ( !\mux1|Y[29]~16_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~118  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux34~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[29]~16_combout ),
	.datag(gnd),
	.cin(\alu|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~145_sumout ),
	.cout(\alu|Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~145 .extended_lut = "off";
defparam \alu|Add0~145 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~145 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~36 (
// Equation(s):
// \i3|result_out_alu~36_combout  = ( \alu|Add0~145_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[29]~16_combout  & \m1|Mux34~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux34~0_combout )) # 
// (\mux1|Y[29]~16_combout ))) ) ) # ( !\alu|Add0~145_sumout  & ( (!\mux1|Y[29]~16_combout  & (\m1|Mux34~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[29]~16_combout  & (((\m1|Mux34~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[29]~16_combout ),
	.datab(!\m1|Mux34~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~145_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~36 .extended_lut = "off";
defparam \i3|result_out_alu~36 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~36 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[29] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[29] .is_wysiwyg = "true";
defparam \i3|result_out_alu[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux34~0 (
// Equation(s):
// \m1|Mux34~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [29]))) # (\m1|Mux40~5_combout  & (\mux3|Y[29]~29_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [29])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [29]))) ) )

	.dataa(!\mux3|Y[29]~29_combout ),
	.datab(!\i2|readdata1 [29]),
	.datac(!\i3|result_out_alu [29]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux34~0 .extended_lut = "off";
defparam \m1|Mux34~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux34~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~169 (
// Equation(s):
// \alu|Add0~169_sumout  = SUM(( \m1|Mux33~0_combout  ) + ( !\mux1|Y[30]~50_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~146  ))
// \alu|Add0~170  = CARRY(( \m1|Mux33~0_combout  ) + ( !\mux1|Y[30]~50_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~146  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux33~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[30]~50_combout ),
	.datag(gnd),
	.cin(\alu|Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~169_sumout ),
	.cout(\alu|Add0~170 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~169 .extended_lut = "off";
defparam \alu|Add0~169 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~169 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~42 (
// Equation(s):
// \i3|result_out_alu~42_combout  = ( \alu|Add0~169_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[30]~50_combout  & \m1|Mux33~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux33~0_combout )) # 
// (\mux1|Y[30]~50_combout ))) ) ) # ( !\alu|Add0~169_sumout  & ( (!\mux1|Y[30]~50_combout  & (\m1|Mux33~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[30]~50_combout  & (((\m1|Mux33~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[30]~50_combout ),
	.datab(!\m1|Mux33~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~169_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~42 .extended_lut = "off";
defparam \i3|result_out_alu~42 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~42 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[30] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[30] .is_wysiwyg = "true";
defparam \i3|result_out_alu[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux33~0 (
// Equation(s):
// \m1|Mux33~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [30]))) # (\m1|Mux40~5_combout  & (\mux3|Y[30]~30_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [30])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [30]))) ) )

	.dataa(!\mux3|Y[30]~30_combout ),
	.datab(!\i2|readdata1 [30]),
	.datac(!\i3|result_out_alu [30]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux33~0 .extended_lut = "off";
defparam \m1|Mux33~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux33~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~161 (
// Equation(s):
// \alu|Add0~161_sumout  = SUM(( \m1|Mux32~0_combout  ) + ( !\mux1|Y[31]~17_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~170  ))
// \alu|Add0~162  = CARRY(( \m1|Mux32~0_combout  ) + ( !\mux1|Y[31]~17_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~170  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux32~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[31]~17_combout ),
	.datag(gnd),
	.cin(\alu|Add0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~161_sumout ),
	.cout(\alu|Add0~162 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~161 .extended_lut = "off";
defparam \alu|Add0~161 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~161 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~40 (
// Equation(s):
// \i3|result_out_alu~40_combout  = ( \alu|Add0~161_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[31]~17_combout  & \m1|Mux32~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux32~0_combout )) # 
// (\mux1|Y[31]~17_combout ))) ) ) # ( !\alu|Add0~161_sumout  & ( (!\mux1|Y[31]~17_combout  & (\m1|Mux32~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[31]~17_combout  & (((\m1|Mux32~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[31]~17_combout ),
	.datab(!\m1|Mux32~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~161_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~40 .extended_lut = "off";
defparam \i3|result_out_alu~40 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~40 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[31] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[31] .is_wysiwyg = "true";
defparam \i3|result_out_alu[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux32~0 (
// Equation(s):
// \m1|Mux32~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [31]))) # (\m1|Mux40~5_combout  & (\mux3|Y[31]~31_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [31])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [31]))) ) )

	.dataa(!\mux3|Y[31]~31_combout ),
	.datab(!\i2|readdata1 [31]),
	.datac(!\i3|result_out_alu [31]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux32~0 .extended_lut = "off";
defparam \m1|Mux32~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux32~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~165 (
// Equation(s):
// \alu|Add0~165_sumout  = SUM(( \m1|Mux31~0_combout  ) + ( !\mux1|Y[32]~21_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~162  ))
// \alu|Add0~166  = CARRY(( \m1|Mux31~0_combout  ) + ( !\mux1|Y[32]~21_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~162  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux31~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[32]~21_combout ),
	.datag(gnd),
	.cin(\alu|Add0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~165_sumout ),
	.cout(\alu|Add0~166 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~165 .extended_lut = "off";
defparam \alu|Add0~165 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~165 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~41 (
// Equation(s):
// \i3|result_out_alu~41_combout  = ( \alu|Add0~165_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[32]~21_combout  & \m1|Mux31~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux31~0_combout )) # 
// (\mux1|Y[32]~21_combout ))) ) ) # ( !\alu|Add0~165_sumout  & ( (!\mux1|Y[32]~21_combout  & (\m1|Mux31~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[32]~21_combout  & (((\m1|Mux31~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[32]~21_combout ),
	.datab(!\m1|Mux31~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~165_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~41 .extended_lut = "off";
defparam \i3|result_out_alu~41 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~41 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[32] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[32] .is_wysiwyg = "true";
defparam \i3|result_out_alu[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux31~0 (
// Equation(s):
// \m1|Mux31~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [32]))) # (\m1|Mux40~5_combout  & (\mux3|Y[32]~32_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [32])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [32]))) ) )

	.dataa(!\mux3|Y[32]~32_combout ),
	.datab(!\i2|readdata1 [32]),
	.datac(!\i3|result_out_alu [32]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux31~0 .extended_lut = "off";
defparam \m1|Mux31~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~157 (
// Equation(s):
// \alu|Add0~157_sumout  = SUM(( \m1|Mux30~0_combout  ) + ( !\mux1|Y[33]~24_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~166  ))
// \alu|Add0~158  = CARRY(( \m1|Mux30~0_combout  ) + ( !\mux1|Y[33]~24_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~166  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux30~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[33]~24_combout ),
	.datag(gnd),
	.cin(\alu|Add0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~157_sumout ),
	.cout(\alu|Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~157 .extended_lut = "off";
defparam \alu|Add0~157 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~157 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~39 (
// Equation(s):
// \i3|result_out_alu~39_combout  = ( \alu|Add0~157_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[33]~24_combout  & \m1|Mux30~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux30~0_combout )) # 
// (\mux1|Y[33]~24_combout ))) ) ) # ( !\alu|Add0~157_sumout  & ( (!\mux1|Y[33]~24_combout  & (\m1|Mux30~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[33]~24_combout  & (((\m1|Mux30~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[33]~24_combout ),
	.datab(!\m1|Mux30~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~157_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~39 .extended_lut = "off";
defparam \i3|result_out_alu~39 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~39 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[33] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[33] .is_wysiwyg = "true";
defparam \i3|result_out_alu[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux30~0 (
// Equation(s):
// \m1|Mux30~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [33]))) # (\m1|Mux40~5_combout  & (\mux3|Y[33]~33_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [33])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [33]))) ) )

	.dataa(!\mux3|Y[33]~33_combout ),
	.datab(!\i2|readdata1 [33]),
	.datac(!\i3|result_out_alu [33]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux30~0 .extended_lut = "off";
defparam \m1|Mux30~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~153 (
// Equation(s):
// \alu|Add0~153_sumout  = SUM(( \m1|Mux29~0_combout  ) + ( !\mux1|Y[34]~23_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~158  ))
// \alu|Add0~154  = CARRY(( \m1|Mux29~0_combout  ) + ( !\mux1|Y[34]~23_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~158  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[34]~23_combout ),
	.datag(gnd),
	.cin(\alu|Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~153_sumout ),
	.cout(\alu|Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~153 .extended_lut = "off";
defparam \alu|Add0~153 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~153 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~38 (
// Equation(s):
// \i3|result_out_alu~38_combout  = ( \alu|Add0~153_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[34]~23_combout  & \m1|Mux29~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux29~0_combout )) # 
// (\mux1|Y[34]~23_combout ))) ) ) # ( !\alu|Add0~153_sumout  & ( (!\mux1|Y[34]~23_combout  & (\m1|Mux29~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[34]~23_combout  & (((\m1|Mux29~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[34]~23_combout ),
	.datab(!\m1|Mux29~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~153_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~38 .extended_lut = "off";
defparam \i3|result_out_alu~38 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~38 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[34] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[34] .is_wysiwyg = "true";
defparam \i3|result_out_alu[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux29~0 (
// Equation(s):
// \m2|Mux29~0_combout  = ( \i3|result_out_alu [34] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[34]~34_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [34])))) ) ) # ( !\i3|result_out_alu [34] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[34]~34_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [34])))) ) )

	.dataa(!\mux3|Y[34]~34_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [34]),
	.datae(!\i3|result_out_alu [34]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux29~0 .extended_lut = "off";
defparam \m2|Mux29~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux29~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[34] (
	.clk(\clk~input_o ),
	.d(\m2|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[34] .is_wysiwyg = "true";
defparam \i3|writedata_out[34] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a13 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[50]~50_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[50] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a13~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[50] .is_wysiwyg = "true";
defparam \i2|readdata2[50] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[50]~29 (
// Equation(s):
// \mux1|Y[50]~29_combout  = (!\i2|Alusrc~q  & ((\m2|Mux13~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[50]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[50]~29 .extended_lut = "off";
defparam \mux1|Y[50]~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[50]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux13~0 (
// Equation(s):
// \m1|Mux13~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [50]))) # (\m1|Mux40~5_combout  & (\mux3|Y[50]~50_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [50])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [50]))) ) )

	.dataa(!\mux3|Y[50]~50_combout ),
	.datab(!\i2|readdata1 [50]),
	.datac(!\i3|result_out_alu [50]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux13~0 .extended_lut = "off";
defparam \m1|Mux13~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[49]~49_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[49] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[49] .is_wysiwyg = "true";
defparam \i2|readdata1[49] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[49]~34 (
// Equation(s):
// \mux1|Y[49]~34_combout  = (!\i2|Alusrc~q  & ((\m2|Mux14~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[49]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[49]~34 .extended_lut = "off";
defparam \mux1|Y[49]~34 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[49]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[48]~48_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[48] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[48] .is_wysiwyg = "true";
defparam \i2|readdata1[48] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[48]~35 (
// Equation(s):
// \mux1|Y[48]~35_combout  = (!\i2|Alusrc~q  & ((\m2|Mux15~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[48]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[48]~35 .extended_lut = "off";
defparam \mux1|Y[48]~35 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[48]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a16 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[47]~47_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[47] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a16~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[47] .is_wysiwyg = "true";
defparam \i2|readdata2[47] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[47]~1 (
// Equation(s):
// \mux1|Y[47]~1_combout  = (!\i2|Alusrc~q  & ((\m2|Mux16~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[47]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[47]~1 .extended_lut = "off";
defparam \mux1|Y[47]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[47]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a17 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[46]~46_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[46] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a17~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[46] .is_wysiwyg = "true";
defparam \i2|readdata2[46] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[46]~2 (
// Equation(s):
// \mux1|Y[46]~2_combout  = (!\i2|Alusrc~q  & ((\m2|Mux17~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux17~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[46]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[46]~2 .extended_lut = "off";
defparam \mux1|Y[46]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[46]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a18 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[45]~45_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[45] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a18~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[45] .is_wysiwyg = "true";
defparam \i2|readdata2[45] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[45]~0 (
// Equation(s):
// \mux1|Y[45]~0_combout  = (!\i2|Alusrc~q  & ((\m2|Mux18~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux18~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[45]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[45]~0 .extended_lut = "off";
defparam \mux1|Y[45]~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[45]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a19 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[44]~44_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[44] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a19~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[44] .is_wysiwyg = "true";
defparam \i2|readdata2[44] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[44]~3 (
// Equation(s):
// \mux1|Y[44]~3_combout  = (!\i2|Alusrc~q  & ((\m2|Mux19~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux19~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[44]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[44]~3 .extended_lut = "off";
defparam \mux1|Y[44]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[44]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a20 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[43]~43_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[43] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a20~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[43] .is_wysiwyg = "true";
defparam \i2|readdata2[43] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[43]~4 (
// Equation(s):
// \mux1|Y[43]~4_combout  = (!\i2|Alusrc~q  & ((\m2|Mux20~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux20~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[43]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[43]~4 .extended_lut = "off";
defparam \mux1|Y[43]~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[43]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a21 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[42]~42_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[42] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a21~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[42] .is_wysiwyg = "true";
defparam \i2|readdata2[42] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[42]~26 (
// Equation(s):
// \mux1|Y[42]~26_combout  = (!\i2|Alusrc~q  & ((\m2|Mux21~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[42]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[42]~26 .extended_lut = "off";
defparam \mux1|Y[42]~26 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[42]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~181 (
// Equation(s):
// \alu|Add0~181_sumout  = SUM(( \m1|Mux22~0_combout  ) + ( !\mux1|Y[41]~27_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~186  ))
// \alu|Add0~182  = CARRY(( \m1|Mux22~0_combout  ) + ( !\mux1|Y[41]~27_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~186  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux22~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[41]~27_combout ),
	.datag(gnd),
	.cin(\alu|Add0~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~181_sumout ),
	.cout(\alu|Add0~182 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~181 .extended_lut = "off";
defparam \alu|Add0~181 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~181 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~177 (
// Equation(s):
// \alu|Add0~177_sumout  = SUM(( \m1|Mux21~0_combout  ) + ( !\mux1|Y[42]~26_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~182  ))
// \alu|Add0~178  = CARRY(( \m1|Mux21~0_combout  ) + ( !\mux1|Y[42]~26_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~182  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[42]~26_combout ),
	.datag(gnd),
	.cin(\alu|Add0~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~177_sumout ),
	.cout(\alu|Add0~178 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~177 .extended_lut = "off";
defparam \alu|Add0~177 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~177 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~44 (
// Equation(s):
// \i3|result_out_alu~44_combout  = ( \alu|Add0~177_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[42]~26_combout  & \m1|Mux21~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux21~0_combout )) # 
// (\mux1|Y[42]~26_combout ))) ) ) # ( !\alu|Add0~177_sumout  & ( (!\mux1|Y[42]~26_combout  & (\m1|Mux21~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[42]~26_combout  & (((\m1|Mux21~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[42]~26_combout ),
	.datab(!\m1|Mux21~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~177_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~44 .extended_lut = "off";
defparam \i3|result_out_alu~44 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~44 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[42] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[42] .is_wysiwyg = "true";
defparam \i3|result_out_alu[42] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux21~0 (
// Equation(s):
// \m2|Mux21~0_combout  = ( \i3|result_out_alu [42] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[42]~42_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [42])))) ) ) # ( !\i3|result_out_alu [42] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[42]~42_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [42])))) ) )

	.dataa(!\mux3|Y[42]~42_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [42]),
	.datae(!\i3|result_out_alu [42]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux21~0 .extended_lut = "off";
defparam \m2|Mux21~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux21~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[42] (
	.clk(\clk~input_o ),
	.d(\m2|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[42] .is_wysiwyg = "true";
defparam \i3|writedata_out[42] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~503 (
// Equation(s):
// \datamem|mem~503_combout  = ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[9][4]~188_combout ),
	.dataf(!\datamem|mem[5][6]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~503_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~503 .extended_lut = "off";
defparam \datamem|mem~503 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~503 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~504 (
// Equation(s):
// \datamem|mem~504_combout  = ( \datamem|mem~503_combout  & ( (!\datamem|Decoder1~30_combout  & ((!\datamem|Decoder4~9_combout ) # ((\i3|writedata_out [34])))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [42])))) ) ) # ( 
// !\datamem|mem~503_combout  & ( (!\datamem|Decoder1~30_combout  & (\datamem|Decoder4~9_combout  & (\i3|writedata_out [34]))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [42])))) ) )

	.dataa(!\datamem|Decoder1~30_combout ),
	.datab(!\datamem|Decoder4~9_combout ),
	.datac(!\i3|writedata_out [34]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem~503_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~504 .extended_lut = "off";
defparam \datamem|mem~504 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~504 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[5][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~504_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[5][7]~1237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[5][2] .is_wysiwyg = "true";
defparam \datamem|mem[5][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~505 (
// Equation(s):
// \datamem|mem~505_combout  = ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[41][4]~193_combout ),
	.dataf(!\datamem|mem[37][5]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~505_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~505 .extended_lut = "off";
defparam \datamem|mem~505 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~505 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~506 (
// Equation(s):
// \datamem|mem~506_combout  = ( \datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem~505_combout  ) ) ) # ( 
// \datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~505_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[37][5]~1236_combout ),
	.dataf(!\datamem|mem[33][3]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~506_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~506 .extended_lut = "off";
defparam \datamem|mem~506 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~506 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~54 (
// Equation(s):
// \datamem|Decoder2~54_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~54 .extended_lut = "off";
defparam \datamem|Decoder2~54 .lut_mask = 64'h0000400000000000;
defparam \datamem|Decoder2~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[7][3]~254 (
// Equation(s):
// \datamem|mem[7][3]~254_combout  = (!\datamem|Decoder1~44_combout  & !\datamem|Decoder2~54_combout )

	.dataa(!\datamem|Decoder1~44_combout ),
	.datab(!\datamem|Decoder2~54_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[7][3]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[7][3]~254 .extended_lut = "off";
defparam \datamem|mem[7][3]~254 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[7][3]~254 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[7][3]~256 (
// Equation(s):
// \datamem|mem[7][3]~256_combout  = (!\datamem|Decoder1~45_combout  & !\datamem|Decoder2~54_combout )

	.dataa(!\datamem|Decoder1~45_combout ),
	.datab(!\datamem|Decoder2~54_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[7][3]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[7][3]~256 .extended_lut = "off";
defparam \datamem|mem[7][3]~256 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[7][3]~256 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~534 (
// Equation(s):
// \datamem|mem~534_combout  = ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[7][3]~254_combout ),
	.dataf(!\datamem|mem[7][3]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~534 .extended_lut = "off";
defparam \datamem|mem~534 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~534 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[7][3]~1207 (
// Equation(s):
// \datamem|mem[7][3]~1207_combout  = ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[7][3]~1207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[7][3]~1207 .extended_lut = "off";
defparam \datamem|mem[7][3]~1207 .lut_mask = 64'h4000000040000000;
defparam \datamem|mem[7][3]~1207 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~46 (
// Equation(s):
// \datamem|Decoder2~46_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~46 .extended_lut = "off";
defparam \datamem|Decoder2~46 .lut_mask = 64'h4000000000000000;
defparam \datamem|Decoder2~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[7][3]~230 (
// Equation(s):
// \datamem|mem[7][3]~230_combout  = (!\datamem|Decoder1~46_combout  & !\datamem|Decoder2~46_combout )

	.dataa(!\datamem|Decoder1~46_combout ),
	.datab(!\datamem|Decoder2~46_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[7][3]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[7][3]~230 .extended_lut = "off";
defparam \datamem|mem[7][3]~230 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[7][3]~230 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~535 (
// Equation(s):
// \datamem|mem~535_combout  = ( \datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem~534_combout  ) ) ) # ( 
// \datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~534_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[7][3]~1207_combout ),
	.dataf(!\datamem|mem[7][3]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~535_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~535 .extended_lut = "off";
defparam \datamem|mem~535 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~535 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[7][7]~1206 (
// Equation(s):
// \datamem|mem[7][7]~1206_combout  = (!\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [5] & \i3|Memwrite~q )))

	.dataa(!\i3|result_out_alu [3]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|Memwrite~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[7][7]~1206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[7][7]~1206 .extended_lut = "off";
defparam \datamem|mem[7][7]~1206 .lut_mask = 64'h0080008000800080;
defparam \datamem|mem[7][7]~1206 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[7][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~535_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[7][7]~1206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[7][2] .is_wysiwyg = "true";
defparam \datamem|mem[7][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~56 (
// Equation(s):
// \datamem|Decoder2~56_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~56 .extended_lut = "off";
defparam \datamem|Decoder2~56 .lut_mask = 64'h0000100000000000;
defparam \datamem|Decoder2~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[39][5]~260 (
// Equation(s):
// \datamem|mem[39][5]~260_combout  = (!\datamem|Decoder1~48_combout  & !\datamem|Decoder2~56_combout )

	.dataa(!\datamem|Decoder1~48_combout ),
	.datab(!\datamem|Decoder2~56_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[39][5]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[39][5]~260 .extended_lut = "off";
defparam \datamem|mem[39][5]~260 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[39][5]~260 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[39][5]~262 (
// Equation(s):
// \datamem|mem[39][5]~262_combout  = (!\datamem|Decoder1~49_combout  & !\datamem|Decoder2~56_combout )

	.dataa(!\datamem|Decoder1~49_combout ),
	.datab(!\datamem|Decoder2~56_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[39][5]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[39][5]~262 .extended_lut = "off";
defparam \datamem|mem[39][5]~262 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[39][5]~262 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~536 (
// Equation(s):
// \datamem|mem~536_combout  = ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[39][5]~260_combout ),
	.dataf(!\datamem|mem[39][5]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~536 .extended_lut = "off";
defparam \datamem|mem~536 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~536 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[39][5]~1205 (
// Equation(s):
// \datamem|mem[39][5]~1205_combout  = ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[39][5]~1205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[39][5]~1205 .extended_lut = "off";
defparam \datamem|mem[39][5]~1205 .lut_mask = 64'h0000400000004000;
defparam \datamem|mem[39][5]~1205 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~47 (
// Equation(s):
// \datamem|Decoder2~47_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~47 .extended_lut = "off";
defparam \datamem|Decoder2~47 .lut_mask = 64'h1000000000000000;
defparam \datamem|Decoder2~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[39][5]~233 (
// Equation(s):
// \datamem|mem[39][5]~233_combout  = (!\datamem|Decoder1~50_combout  & !\datamem|Decoder2~47_combout )

	.dataa(!\datamem|Decoder1~50_combout ),
	.datab(!\datamem|Decoder2~47_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[39][5]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[39][5]~233 .extended_lut = "off";
defparam \datamem|mem[39][5]~233 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[39][5]~233 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~537 (
// Equation(s):
// \datamem|mem~537_combout  = ( \datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem~536_combout  ) ) ) # ( 
// \datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~536_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[39][5]~1205_combout ),
	.dataf(!\datamem|mem[39][5]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~537_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~537 .extended_lut = "off";
defparam \datamem|mem~537 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~537 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[39][7]~1204 (
// Equation(s):
// \datamem|mem[39][7]~1204_combout  = (!\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [5] & \i3|Memwrite~q )))

	.dataa(!\i3|result_out_alu [3]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|Memwrite~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[39][7]~1204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[39][7]~1204 .extended_lut = "off";
defparam \datamem|mem[39][7]~1204 .lut_mask = 64'h0008000800080008;
defparam \datamem|mem[39][7]~1204 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[39][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~537_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~31_combout ),
	.ena(\datamem|mem[39][7]~1204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[39][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[39][2] .is_wysiwyg = "true";
defparam \datamem|mem[39][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~58 (
// Equation(s):
// \datamem|Decoder2~58_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~58 .extended_lut = "off";
defparam \datamem|Decoder2~58 .lut_mask = 64'h0000040000000000;
defparam \datamem|Decoder2~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[23][5]~266 (
// Equation(s):
// \datamem|mem[23][5]~266_combout  = (!\datamem|Decoder1~52_combout  & !\datamem|Decoder2~58_combout )

	.dataa(!\datamem|Decoder1~52_combout ),
	.datab(!\datamem|Decoder2~58_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[23][5]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[23][5]~266 .extended_lut = "off";
defparam \datamem|mem[23][5]~266 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[23][5]~266 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[23][5]~268 (
// Equation(s):
// \datamem|mem[23][5]~268_combout  = (!\datamem|Decoder1~53_combout  & !\datamem|Decoder2~58_combout )

	.dataa(!\datamem|Decoder1~53_combout ),
	.datab(!\datamem|Decoder2~58_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[23][5]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[23][5]~268 .extended_lut = "off";
defparam \datamem|mem[23][5]~268 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[23][5]~268 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~538 (
// Equation(s):
// \datamem|mem~538_combout  = ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[23][5]~266_combout ),
	.dataf(!\datamem|mem[23][5]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~538 .extended_lut = "off";
defparam \datamem|mem~538 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~538 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[23][5]~1203 (
// Equation(s):
// \datamem|mem[23][5]~1203_combout  = ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[23][5]~1203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[23][5]~1203 .extended_lut = "off";
defparam \datamem|mem[23][5]~1203 .lut_mask = 64'h0040000000400000;
defparam \datamem|mem[23][5]~1203 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~49 (
// Equation(s):
// \datamem|Decoder2~49_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~49 .extended_lut = "off";
defparam \datamem|Decoder2~49 .lut_mask = 64'h0400000000000000;
defparam \datamem|Decoder2~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[23][5]~239 (
// Equation(s):
// \datamem|mem[23][5]~239_combout  = (!\datamem|Decoder1~54_combout  & !\datamem|Decoder2~49_combout )

	.dataa(!\datamem|Decoder1~54_combout ),
	.datab(!\datamem|Decoder2~49_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[23][5]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[23][5]~239 .extended_lut = "off";
defparam \datamem|mem[23][5]~239 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[23][5]~239 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~539 (
// Equation(s):
// \datamem|mem~539_combout  = ( \datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem~538_combout  ) ) ) # ( 
// \datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~538_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[23][5]~1203_combout ),
	.dataf(!\datamem|mem[23][5]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~539_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~539 .extended_lut = "off";
defparam \datamem|mem~539 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~539 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[23][7]~1202 (
// Equation(s):
// \datamem|mem[23][7]~1202_combout  = (!\i3|result_out_alu [3] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [5] & \i3|Memwrite~q )))

	.dataa(!\i3|result_out_alu [3]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|Memwrite~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[23][7]~1202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[23][7]~1202 .extended_lut = "off";
defparam \datamem|mem[23][7]~1202 .lut_mask = 64'h0020002000200020;
defparam \datamem|mem[23][7]~1202 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[23][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~539_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~35_combout ),
	.ena(\datamem|mem[23][7]~1202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[23][2] .is_wysiwyg = "true";
defparam \datamem|mem[23][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~60 (
// Equation(s):
// \datamem|Decoder2~60_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~60 .extended_lut = "off";
defparam \datamem|Decoder2~60 .lut_mask = 64'h0000010000000000;
defparam \datamem|Decoder2~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[55][0]~272 (
// Equation(s):
// \datamem|mem[55][0]~272_combout  = (!\datamem|Decoder1~56_combout  & !\datamem|Decoder2~60_combout )

	.dataa(!\datamem|Decoder1~56_combout ),
	.datab(!\datamem|Decoder2~60_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[55][0]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[55][0]~272 .extended_lut = "off";
defparam \datamem|mem[55][0]~272 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[55][0]~272 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[55][0]~274 (
// Equation(s):
// \datamem|mem[55][0]~274_combout  = (!\datamem|Decoder1~57_combout  & !\datamem|Decoder2~60_combout )

	.dataa(!\datamem|Decoder1~57_combout ),
	.datab(!\datamem|Decoder2~60_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[55][0]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[55][0]~274 .extended_lut = "off";
defparam \datamem|mem[55][0]~274 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[55][0]~274 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~540 (
// Equation(s):
// \datamem|mem~540_combout  = ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[55][0]~272_combout ),
	.dataf(!\datamem|mem[55][0]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~540 .extended_lut = "off";
defparam \datamem|mem~540 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~540 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[55][0]~1201 (
// Equation(s):
// \datamem|mem[55][0]~1201_combout  = ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[55][0]~1201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[55][0]~1201 .extended_lut = "off";
defparam \datamem|mem[55][0]~1201 .lut_mask = 64'h0000004000000040;
defparam \datamem|mem[55][0]~1201 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~51 (
// Equation(s):
// \datamem|Decoder2~51_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~51 .extended_lut = "off";
defparam \datamem|Decoder2~51 .lut_mask = 64'h0100000000000000;
defparam \datamem|Decoder2~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[55][0]~245 (
// Equation(s):
// \datamem|mem[55][0]~245_combout  = (!\datamem|Decoder1~58_combout  & !\datamem|Decoder2~51_combout )

	.dataa(!\datamem|Decoder1~58_combout ),
	.datab(!\datamem|Decoder2~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[55][0]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[55][0]~245 .extended_lut = "off";
defparam \datamem|mem[55][0]~245 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[55][0]~245 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~541 (
// Equation(s):
// \datamem|mem~541_combout  = ( \datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem~540_combout  ) ) ) # ( 
// \datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~540_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[55][0]~1201_combout ),
	.dataf(!\datamem|mem[55][0]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~541_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~541 .extended_lut = "off";
defparam \datamem|mem~541 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~541 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[55][7]~1200 (
// Equation(s):
// \datamem|mem[55][7]~1200_combout  = (!\i3|result_out_alu [3] & (\i3|result_out_alu [4] & (\i3|result_out_alu [5] & \i3|Memwrite~q )))

	.dataa(!\i3|result_out_alu [3]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|Memwrite~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[55][7]~1200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[55][7]~1200 .extended_lut = "off";
defparam \datamem|mem[55][7]~1200 .lut_mask = 64'h0002000200020002;
defparam \datamem|mem[55][7]~1200 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[55][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~541_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~39_combout ),
	.ena(\datamem|mem[55][7]~1200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[55][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[55][2] .is_wysiwyg = "true";
defparam \datamem|mem[55][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~15 (
// Equation(s):
// \datamem|Mux61~15_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[55][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[23][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[39][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[7][2]~q  ) ) )

	.dataa(!\datamem|mem[7][2]~q ),
	.datab(!\datamem|mem[39][2]~q ),
	.datac(!\datamem|mem[23][2]~q ),
	.datad(!\datamem|mem[55][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~15 .extended_lut = "off";
defparam \datamem|Mux61~15 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~50 (
// Equation(s):
// \datamem|Decoder2~50_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~50 .extended_lut = "off";
defparam \datamem|Decoder2~50 .lut_mask = 64'h0000004000000000;
defparam \datamem|Decoder2~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[15][3]~242 (
// Equation(s):
// \datamem|mem[15][3]~242_combout  = (!\datamem|Decoder1~36_combout  & !\datamem|Decoder2~50_combout )

	.dataa(!\datamem|Decoder1~36_combout ),
	.datab(!\datamem|Decoder2~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[15][3]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[15][3]~242 .extended_lut = "off";
defparam \datamem|mem[15][3]~242 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[15][3]~242 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[15][3]~244 (
// Equation(s):
// \datamem|mem[15][3]~244_combout  = (!\datamem|Decoder1~37_combout  & !\datamem|Decoder2~50_combout )

	.dataa(!\datamem|Decoder1~37_combout ),
	.datab(!\datamem|Decoder2~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[15][3]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[15][3]~244 .extended_lut = "off";
defparam \datamem|mem[15][3]~244 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[15][3]~244 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~542 (
// Equation(s):
// \datamem|mem~542_combout  = ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[15][3]~242_combout ),
	.dataf(!\datamem|mem[15][3]~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~542 .extended_lut = "off";
defparam \datamem|mem~542 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~542 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[15][3]~1199 (
// Equation(s):
// \datamem|mem[15][3]~1199_combout  = ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[15][3]~1199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[15][3]~1199 .extended_lut = "off";
defparam \datamem|mem[15][3]~1199 .lut_mask = 64'h0400000004000000;
defparam \datamem|mem[15][3]~1199 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~53 (
// Equation(s):
// \datamem|Decoder2~53_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~53 .extended_lut = "off";
defparam \datamem|Decoder2~53 .lut_mask = 64'h0040000000000000;
defparam \datamem|Decoder2~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[15][3]~251 (
// Equation(s):
// \datamem|mem[15][3]~251_combout  = (!\datamem|Decoder1~38_combout  & !\datamem|Decoder2~53_combout )

	.dataa(!\datamem|Decoder1~38_combout ),
	.datab(!\datamem|Decoder2~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[15][3]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[15][3]~251 .extended_lut = "off";
defparam \datamem|mem[15][3]~251 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[15][3]~251 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~543 (
// Equation(s):
// \datamem|mem~543_combout  = ( \datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem~542_combout  ) ) ) # ( 
// \datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~542_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[15][3]~1199_combout ),
	.dataf(!\datamem|mem[15][3]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~543 .extended_lut = "off";
defparam \datamem|mem~543 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~543 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[15][7]~1198 (
// Equation(s):
// \datamem|mem[15][7]~1198_combout  = (\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [5] & \i3|Memwrite~q )))

	.dataa(!\i3|result_out_alu [3]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|Memwrite~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[15][7]~1198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[15][7]~1198 .extended_lut = "off";
defparam \datamem|mem[15][7]~1198 .lut_mask = 64'h0040004000400040;
defparam \datamem|mem[15][7]~1198 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[15][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~543_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~43_combout ),
	.ena(\datamem|mem[15][7]~1198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[15][2] .is_wysiwyg = "true";
defparam \datamem|mem[15][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~52 (
// Equation(s):
// \datamem|Decoder2~52_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~52 .extended_lut = "off";
defparam \datamem|Decoder2~52 .lut_mask = 64'h0000001000000000;
defparam \datamem|Decoder2~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[47][1]~248 (
// Equation(s):
// \datamem|mem[47][1]~248_combout  = (!\datamem|Decoder1~40_combout  & !\datamem|Decoder2~52_combout )

	.dataa(!\datamem|Decoder1~40_combout ),
	.datab(!\datamem|Decoder2~52_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[47][1]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[47][1]~248 .extended_lut = "off";
defparam \datamem|mem[47][1]~248 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[47][1]~248 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[47][1]~250 (
// Equation(s):
// \datamem|mem[47][1]~250_combout  = (!\datamem|Decoder1~41_combout  & !\datamem|Decoder2~52_combout )

	.dataa(!\datamem|Decoder1~41_combout ),
	.datab(!\datamem|Decoder2~52_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[47][1]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[47][1]~250 .extended_lut = "off";
defparam \datamem|mem[47][1]~250 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[47][1]~250 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~544 (
// Equation(s):
// \datamem|mem~544_combout  = ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[47][1]~248_combout ),
	.dataf(!\datamem|mem[47][1]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~544 .extended_lut = "off";
defparam \datamem|mem~544 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~544 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[47][1]~1197 (
// Equation(s):
// \datamem|mem[47][1]~1197_combout  = ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[47][1]~1197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[47][1]~1197 .extended_lut = "off";
defparam \datamem|mem[47][1]~1197 .lut_mask = 64'h0000040000000400;
defparam \datamem|mem[47][1]~1197 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~55 (
// Equation(s):
// \datamem|Decoder2~55_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~55 .extended_lut = "off";
defparam \datamem|Decoder2~55 .lut_mask = 64'h0010000000000000;
defparam \datamem|Decoder2~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[47][1]~257 (
// Equation(s):
// \datamem|mem[47][1]~257_combout  = (!\datamem|Decoder1~42_combout  & !\datamem|Decoder2~55_combout )

	.dataa(!\datamem|Decoder1~42_combout ),
	.datab(!\datamem|Decoder2~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[47][1]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[47][1]~257 .extended_lut = "off";
defparam \datamem|mem[47][1]~257 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[47][1]~257 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~545 (
// Equation(s):
// \datamem|mem~545_combout  = ( \datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem~544_combout  ) ) ) # ( 
// \datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~544_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[47][1]~1197_combout ),
	.dataf(!\datamem|mem[47][1]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~545_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~545 .extended_lut = "off";
defparam \datamem|mem~545 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~545 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[47][7]~1196 (
// Equation(s):
// \datamem|mem[47][7]~1196_combout  = (\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & (\i3|result_out_alu [5] & \i3|Memwrite~q )))

	.dataa(!\i3|result_out_alu [3]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|Memwrite~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[47][7]~1196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[47][7]~1196 .extended_lut = "off";
defparam \datamem|mem[47][7]~1196 .lut_mask = 64'h0004000400040004;
defparam \datamem|mem[47][7]~1196 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[47][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~545_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~47_combout ),
	.ena(\datamem|mem[47][7]~1196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[47][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[47][2] .is_wysiwyg = "true";
defparam \datamem|mem[47][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~48 (
// Equation(s):
// \datamem|Decoder2~48_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~48 .extended_lut = "off";
defparam \datamem|Decoder2~48 .lut_mask = 64'h0000000400000000;
defparam \datamem|Decoder2~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[31][0]~236 (
// Equation(s):
// \datamem|mem[31][0]~236_combout  = (!\datamem|Decoder1~32_combout  & !\datamem|Decoder2~48_combout )

	.dataa(!\datamem|Decoder1~32_combout ),
	.datab(!\datamem|Decoder2~48_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[31][0]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[31][0]~236 .extended_lut = "off";
defparam \datamem|mem[31][0]~236 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[31][0]~236 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[31][0]~238 (
// Equation(s):
// \datamem|mem[31][0]~238_combout  = (!\datamem|Decoder1~33_combout  & !\datamem|Decoder2~48_combout )

	.dataa(!\datamem|Decoder1~33_combout ),
	.datab(!\datamem|Decoder2~48_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[31][0]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[31][0]~238 .extended_lut = "off";
defparam \datamem|mem[31][0]~238 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[31][0]~238 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~546 (
// Equation(s):
// \datamem|mem~546_combout  = ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[31][0]~236_combout ),
	.dataf(!\datamem|mem[31][0]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~546_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~546 .extended_lut = "off";
defparam \datamem|mem~546 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~546 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[31][0]~1195 (
// Equation(s):
// \datamem|mem[31][0]~1195_combout  = ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[31][0]~1195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[31][0]~1195 .extended_lut = "off";
defparam \datamem|mem[31][0]~1195 .lut_mask = 64'h0004000000040000;
defparam \datamem|mem[31][0]~1195 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~57 (
// Equation(s):
// \datamem|Decoder2~57_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~57 .extended_lut = "off";
defparam \datamem|Decoder2~57 .lut_mask = 64'h0004000000000000;
defparam \datamem|Decoder2~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[31][0]~263 (
// Equation(s):
// \datamem|mem[31][0]~263_combout  = (!\datamem|Decoder1~34_combout  & !\datamem|Decoder2~57_combout )

	.dataa(!\datamem|Decoder1~34_combout ),
	.datab(!\datamem|Decoder2~57_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[31][0]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[31][0]~263 .extended_lut = "off";
defparam \datamem|mem[31][0]~263 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[31][0]~263 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~547 (
// Equation(s):
// \datamem|mem~547_combout  = ( \datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem~546_combout  ) ) ) # ( 
// \datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~546_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[31][0]~1195_combout ),
	.dataf(!\datamem|mem[31][0]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~547 .extended_lut = "off";
defparam \datamem|mem~547 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~547 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[31][7]~1194 (
// Equation(s):
// \datamem|mem[31][7]~1194_combout  = (\i3|result_out_alu [3] & (\i3|result_out_alu [4] & (!\i3|result_out_alu [5] & \i3|Memwrite~q )))

	.dataa(!\i3|result_out_alu [3]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|Memwrite~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[31][7]~1194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[31][7]~1194 .extended_lut = "off";
defparam \datamem|mem[31][7]~1194 .lut_mask = 64'h0010001000100010;
defparam \datamem|mem[31][7]~1194 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[31][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~547_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~51_combout ),
	.ena(\datamem|mem[31][7]~1194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[31][2] .is_wysiwyg = "true";
defparam \datamem|mem[31][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[63][5]~1193 (
// Equation(s):
// \datamem|mem[63][5]~1193_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[63][5]~1193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[63][5]~1193 .extended_lut = "off";
defparam \datamem|mem[63][5]~1193 .lut_mask = 64'h0000000000000006;
defparam \datamem|mem[63][5]~1193 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~61 (
// Equation(s):
// \datamem|Decoder2~61_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~61 .extended_lut = "off";
defparam \datamem|Decoder2~61 .lut_mask = 64'h0000000100000000;
defparam \datamem|Decoder2~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[63][5]~289 (
// Equation(s):
// \datamem|mem[63][5]~289_combout  = (!\datamem|Decoder1~59_combout  & !\datamem|Decoder2~61_combout )

	.dataa(!\datamem|Decoder1~59_combout ),
	.datab(!\datamem|Decoder2~61_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[63][5]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[63][5]~289 .extended_lut = "off";
defparam \datamem|mem[63][5]~289 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[63][5]~289 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~548 (
// Equation(s):
// \datamem|mem~548_combout  = ( \datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [10] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [2] ) ) ) # ( 
// \datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [18] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [26] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[63][5]~1193_combout ),
	.dataf(!\datamem|mem[63][5]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~548 .extended_lut = "off";
defparam \datamem|mem~548 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~548 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[63][5]~1192 (
// Equation(s):
// \datamem|mem[63][5]~1192_combout  = ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[63][5]~1192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[63][5]~1192 .extended_lut = "off";
defparam \datamem|mem[63][5]~1192 .lut_mask = 64'h0000000400000004;
defparam \datamem|mem[63][5]~1192 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~59 (
// Equation(s):
// \datamem|Decoder2~59_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~59 .extended_lut = "off";
defparam \datamem|Decoder2~59 .lut_mask = 64'h0001000000000000;
defparam \datamem|Decoder2~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[63][5]~269 (
// Equation(s):
// \datamem|mem[63][5]~269_combout  = (!\datamem|Decoder1~60_combout  & !\datamem|Decoder2~59_combout )

	.dataa(!\datamem|Decoder1~60_combout ),
	.datab(!\datamem|Decoder2~59_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[63][5]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[63][5]~269 .extended_lut = "off";
defparam \datamem|mem[63][5]~269 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[63][5]~269 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~549 (
// Equation(s):
// \datamem|mem~549_combout  = ( \datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem~548_combout  ) ) ) # ( 
// \datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~548_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[63][5]~1192_combout ),
	.dataf(!\datamem|mem[63][5]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~549_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~549 .extended_lut = "off";
defparam \datamem|mem~549 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~549 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[63][7]~1191 (
// Equation(s):
// \datamem|mem[63][7]~1191_combout  = (\i3|result_out_alu [3] & (\i3|result_out_alu [4] & (\i3|result_out_alu [5] & \i3|Memwrite~q )))

	.dataa(!\i3|result_out_alu [3]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|Memwrite~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[63][7]~1191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[63][7]~1191 .extended_lut = "off";
defparam \datamem|mem[63][7]~1191 .lut_mask = 64'h0001000100010001;
defparam \datamem|mem[63][7]~1191 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[63][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~549_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~55_combout ),
	.ena(\datamem|mem[63][7]~1191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[63][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[63][2] .is_wysiwyg = "true";
defparam \datamem|mem[63][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~16 (
// Equation(s):
// \datamem|Mux61~16_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[63][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[31][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[47][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[15][2]~q  ) ) )

	.dataa(!\datamem|mem[15][2]~q ),
	.datab(!\datamem|mem[47][2]~q ),
	.datac(!\datamem|mem[31][2]~q ),
	.datad(!\datamem|mem[63][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~16 .extended_lut = "off";
defparam \datamem|Mux61~16 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[11][3]~252 (
// Equation(s):
// \datamem|mem[11][3]~252_combout  = (!\datamem|Decoder1~43_combout  & !\datamem|Decoder2~53_combout )

	.dataa(!\datamem|Decoder1~43_combout ),
	.datab(!\datamem|Decoder2~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[11][3]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[11][3]~252 .extended_lut = "off";
defparam \datamem|mem[11][3]~252 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[11][3]~252 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~526 (
// Equation(s):
// \datamem|mem~526_combout  = ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[15][3]~251_combout ),
	.dataf(!\datamem|mem[11][3]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~526_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~526 .extended_lut = "off";
defparam \datamem|mem~526 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~526 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[11][3]~1215 (
// Equation(s):
// \datamem|mem[11][3]~1215_combout  = ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[11][3]~1215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[11][3]~1215 .extended_lut = "off";
defparam \datamem|mem[11][3]~1215 .lut_mask = 64'h1000000010000000;
defparam \datamem|mem[11][3]~1215 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~527 (
// Equation(s):
// \datamem|mem~527_combout  = ( \datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem~526_combout  ) ) ) # ( 
// \datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~526_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[11][3]~1215_combout ),
	.dataf(!\datamem|mem[7][3]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~527_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~527 .extended_lut = "off";
defparam \datamem|mem~527 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~527 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[11][7]~1214 (
// Equation(s):
// \datamem|mem[11][7]~1214_combout  = ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [4] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [2] $ (!\i3|result_out_alu [3])))) ) )

	.dataa(!\i3|result_out_alu [2]),
	.datab(!\i3|result_out_alu [3]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [5]),
	.datae(!\i3|Memwrite~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[11][7]~1214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[11][7]~1214 .extended_lut = "off";
defparam \datamem|mem[11][7]~1214 .lut_mask = 64'h0000600000006000;
defparam \datamem|mem[11][7]~1214 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[11][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~527_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~45_combout ),
	.ena(\datamem|mem[11][7]~1214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[11][2] .is_wysiwyg = "true";
defparam \datamem|mem[11][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[43][1]~258 (
// Equation(s):
// \datamem|mem[43][1]~258_combout  = (!\datamem|Decoder1~47_combout  & !\datamem|Decoder2~55_combout )

	.dataa(!\datamem|Decoder1~47_combout ),
	.datab(!\datamem|Decoder2~55_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[43][1]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[43][1]~258 .extended_lut = "off";
defparam \datamem|mem[43][1]~258 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[43][1]~258 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~528 (
// Equation(s):
// \datamem|mem~528_combout  = ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[47][1]~257_combout ),
	.dataf(!\datamem|mem[43][1]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~528 .extended_lut = "off";
defparam \datamem|mem~528 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~528 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[43][1]~1213 (
// Equation(s):
// \datamem|mem[43][1]~1213_combout  = ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[43][1]~1213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[43][1]~1213 .extended_lut = "off";
defparam \datamem|mem[43][1]~1213 .lut_mask = 64'h0000100000001000;
defparam \datamem|mem[43][1]~1213 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~529 (
// Equation(s):
// \datamem|mem~529_combout  = ( \datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem~528_combout  ) ) ) # ( 
// \datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~528_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[43][1]~1213_combout ),
	.dataf(!\datamem|mem[39][5]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~529 .extended_lut = "off";
defparam \datamem|mem~529 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~529 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[43][7]~1212 (
// Equation(s):
// \datamem|mem[43][7]~1212_combout  = ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [4] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [2] $ (!\i3|result_out_alu [3])))) ) )

	.dataa(!\i3|result_out_alu [2]),
	.datab(!\i3|result_out_alu [3]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [5]),
	.datae(!\i3|Memwrite~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[43][7]~1212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[43][7]~1212 .extended_lut = "off";
defparam \datamem|mem[43][7]~1212 .lut_mask = 64'h0000006000000060;
defparam \datamem|mem[43][7]~1212 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[43][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~529_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~49_combout ),
	.ena(\datamem|mem[43][7]~1212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[43][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[43][2] .is_wysiwyg = "true";
defparam \datamem|mem[43][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[27][3]~264 (
// Equation(s):
// \datamem|mem[27][3]~264_combout  = (!\datamem|Decoder1~51_combout  & !\datamem|Decoder2~57_combout )

	.dataa(!\datamem|Decoder1~51_combout ),
	.datab(!\datamem|Decoder2~57_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[27][3]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[27][3]~264 .extended_lut = "off";
defparam \datamem|mem[27][3]~264 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[27][3]~264 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~530 (
// Equation(s):
// \datamem|mem~530_combout  = ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[31][0]~263_combout ),
	.dataf(!\datamem|mem[27][3]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~530 .extended_lut = "off";
defparam \datamem|mem~530 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~530 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[27][3]~1211 (
// Equation(s):
// \datamem|mem[27][3]~1211_combout  = ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[27][3]~1211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[27][3]~1211 .extended_lut = "off";
defparam \datamem|mem[27][3]~1211 .lut_mask = 64'h0010000000100000;
defparam \datamem|mem[27][3]~1211 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~531 (
// Equation(s):
// \datamem|mem~531_combout  = ( \datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem~530_combout  ) ) ) # ( 
// \datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~530_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[27][3]~1211_combout ),
	.dataf(!\datamem|mem[23][5]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~531_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~531 .extended_lut = "off";
defparam \datamem|mem~531 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~531 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[27][7]~1210 (
// Equation(s):
// \datamem|mem[27][7]~1210_combout  = ( \i3|Memwrite~q  & ( (\i3|result_out_alu [4] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [2] $ (!\i3|result_out_alu [3])))) ) )

	.dataa(!\i3|result_out_alu [2]),
	.datab(!\i3|result_out_alu [3]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [5]),
	.datae(!\i3|Memwrite~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[27][7]~1210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[27][7]~1210 .extended_lut = "off";
defparam \datamem|mem[27][7]~1210 .lut_mask = 64'h0000060000000600;
defparam \datamem|mem[27][7]~1210 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[27][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~531_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~53_combout ),
	.ena(\datamem|mem[27][7]~1210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[27][2] .is_wysiwyg = "true";
defparam \datamem|mem[27][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[59][6]~270 (
// Equation(s):
// \datamem|mem[59][6]~270_combout  = (!\datamem|Decoder1~55_combout  & !\datamem|Decoder2~59_combout )

	.dataa(!\datamem|Decoder1~55_combout ),
	.datab(!\datamem|Decoder2~59_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[59][6]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[59][6]~270 .extended_lut = "off";
defparam \datamem|mem[59][6]~270 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[59][6]~270 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~532 (
// Equation(s):
// \datamem|mem~532_combout  = ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[63][5]~269_combout ),
	.dataf(!\datamem|mem[59][6]~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~532 .extended_lut = "off";
defparam \datamem|mem~532 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~532 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[59][6]~1209 (
// Equation(s):
// \datamem|mem[59][6]~1209_combout  = ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[59][6]~1209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[59][6]~1209 .extended_lut = "off";
defparam \datamem|mem[59][6]~1209 .lut_mask = 64'h0000001000000010;
defparam \datamem|mem[59][6]~1209 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~533 (
// Equation(s):
// \datamem|mem~533_combout  = ( \datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem~532_combout  ) ) ) # ( 
// \datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~532_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[59][6]~1209_combout ),
	.dataf(!\datamem|mem[55][0]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~533_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~533 .extended_lut = "off";
defparam \datamem|mem~533 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~533 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[59][7]~1208 (
// Equation(s):
// \datamem|mem[59][7]~1208_combout  = ( \i3|Memwrite~q  & ( (\i3|result_out_alu [4] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [2] $ (!\i3|result_out_alu [3])))) ) )

	.dataa(!\i3|result_out_alu [2]),
	.datab(!\i3|result_out_alu [3]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [5]),
	.datae(!\i3|Memwrite~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[59][7]~1208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[59][7]~1208 .extended_lut = "off";
defparam \datamem|mem[59][7]~1208 .lut_mask = 64'h0000000600000006;
defparam \datamem|mem[59][7]~1208 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[59][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~533_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~57_combout ),
	.ena(\datamem|mem[59][7]~1208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[59][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[59][2] .is_wysiwyg = "true";
defparam \datamem|mem[59][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~14 (
// Equation(s):
// \datamem|Mux61~14_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[59][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[27][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[43][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[11][2]~q  ) ) )

	.dataa(!\datamem|mem[11][2]~q ),
	.datab(!\datamem|mem[43][2]~q ),
	.datac(!\datamem|mem[27][2]~q ),
	.datad(!\datamem|mem[59][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~14 .extended_lut = "off";
defparam \datamem|Mux61~14 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[19][2]~240 (
// Equation(s):
// \datamem|mem[19][2]~240_combout  = (!\datamem|Decoder1~35_combout  & !\datamem|Decoder2~49_combout )

	.dataa(!\datamem|Decoder1~35_combout ),
	.datab(!\datamem|Decoder2~49_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[19][2]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[19][2]~240 .extended_lut = "off";
defparam \datamem|mem[19][2]~240 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[19][2]~240 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~522 (
// Equation(s):
// \datamem|mem~522_combout  = ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[23][5]~239_combout ),
	.dataf(!\datamem|mem[19][2]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~522_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~522 .extended_lut = "off";
defparam \datamem|mem~522 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~522 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[19][2]~1219 (
// Equation(s):
// \datamem|mem[19][2]~1219_combout  = ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[19][2]~1219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[19][2]~1219 .extended_lut = "off";
defparam \datamem|mem[19][2]~1219 .lut_mask = 64'h0100000001000000;
defparam \datamem|mem[19][2]~1219 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~523 (
// Equation(s):
// \datamem|mem~523_combout  = ( \datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem~522_combout  ) ) ) # ( 
// \datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~522_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[19][2]~1219_combout ),
	.dataf(!\datamem|mem[15][3]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~523_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~523 .extended_lut = "off";
defparam \datamem|mem~523 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~523 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[19][7]~1218 (
// Equation(s):
// \datamem|mem[19][7]~1218_combout  = ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [5] & ((!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4])) # (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4])))) ) )

	.dataa(!\i3|result_out_alu [2]),
	.datab(!\i3|result_out_alu [3]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [5]),
	.datae(!\i3|Memwrite~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[19][7]~1218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[19][7]~1218 .extended_lut = "off";
defparam \datamem|mem[19][7]~1218 .lut_mask = 64'h0000180000001800;
defparam \datamem|mem[19][7]~1218 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[19][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~523_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~37_combout ),
	.ena(\datamem|mem[19][7]~1218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[19][2] .is_wysiwyg = "true";
defparam \datamem|mem[19][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[51][1]~246 (
// Equation(s):
// \datamem|mem[51][1]~246_combout  = (!\datamem|Decoder1~39_combout  & !\datamem|Decoder2~51_combout )

	.dataa(!\datamem|Decoder1~39_combout ),
	.datab(!\datamem|Decoder2~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[51][1]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[51][1]~246 .extended_lut = "off";
defparam \datamem|mem[51][1]~246 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[51][1]~246 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~524 (
// Equation(s):
// \datamem|mem~524_combout  = ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[55][0]~245_combout ),
	.dataf(!\datamem|mem[51][1]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~524 .extended_lut = "off";
defparam \datamem|mem~524 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~524 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[51][1]~1217 (
// Equation(s):
// \datamem|mem[51][1]~1217_combout  = ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[51][1]~1217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[51][1]~1217 .extended_lut = "off";
defparam \datamem|mem[51][1]~1217 .lut_mask = 64'h0000010000000100;
defparam \datamem|mem[51][1]~1217 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~525 (
// Equation(s):
// \datamem|mem~525_combout  = ( \datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem~524_combout  ) ) ) # ( 
// \datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~524_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[51][1]~1217_combout ),
	.dataf(!\datamem|mem[47][1]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~525 .extended_lut = "off";
defparam \datamem|mem~525 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~525 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[51][7]~1216 (
// Equation(s):
// \datamem|mem[51][7]~1216_combout  = ( \i3|Memwrite~q  & ( (\i3|result_out_alu [5] & ((!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & \i3|result_out_alu [4])) # (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & !\i3|result_out_alu [4])))) ) )

	.dataa(!\i3|result_out_alu [2]),
	.datab(!\i3|result_out_alu [3]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [5]),
	.datae(!\i3|Memwrite~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[51][7]~1216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[51][7]~1216 .extended_lut = "off";
defparam \datamem|mem[51][7]~1216 .lut_mask = 64'h0000001800000018;
defparam \datamem|mem[51][7]~1216 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[51][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~525_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~41_combout ),
	.ena(\datamem|mem[51][7]~1216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[51][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[51][2] .is_wysiwyg = "true";
defparam \datamem|mem[51][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[35][7]~234 (
// Equation(s):
// \datamem|mem[35][7]~234_combout  = (!\datamem|Decoder1~31_combout  & !\datamem|Decoder2~47_combout )

	.dataa(!\datamem|Decoder1~31_combout ),
	.datab(!\datamem|Decoder2~47_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[35][7]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[35][7]~234 .extended_lut = "off";
defparam \datamem|mem[35][7]~234 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[35][7]~234 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~520 (
// Equation(s):
// \datamem|mem~520_combout  = ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[39][5]~233_combout ),
	.dataf(!\datamem|mem[35][7]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~520 .extended_lut = "off";
defparam \datamem|mem~520 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~520 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[35][7]~1221 (
// Equation(s):
// \datamem|mem[35][7]~1221_combout  = ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[35][7]~1221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[35][7]~1221 .extended_lut = "off";
defparam \datamem|mem[35][7]~1221 .lut_mask = 64'h0001000000010000;
defparam \datamem|mem[35][7]~1221 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~521 (
// Equation(s):
// \datamem|mem~521_combout  = ( \datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem~520_combout  ) ) ) # ( 
// \datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~520_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[35][7]~1221_combout ),
	.dataf(!\datamem|mem[31][0]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~521 .extended_lut = "off";
defparam \datamem|mem~521 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~521 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[35][7]~1220 (
// Equation(s):
// \datamem|mem[35][7]~1220_combout  = ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & \i3|result_out_alu [5]))) # (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & (\i3|result_out_alu [4] & 
// !\i3|result_out_alu [5]))) ) )

	.dataa(!\i3|result_out_alu [2]),
	.datab(!\i3|result_out_alu [3]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [5]),
	.datae(!\i3|Memwrite~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[35][7]~1220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[35][7]~1220 .extended_lut = "off";
defparam \datamem|mem[35][7]~1220 .lut_mask = 64'h0000018000000180;
defparam \datamem|mem[35][7]~1220 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[35][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~521_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~33_combout ),
	.ena(\datamem|mem[35][7]~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[35][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[35][2] .is_wysiwyg = "true";
defparam \datamem|mem[35][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~24 (
// Equation(s):
// \datamem|Mux61~24_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[3][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[35][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[51][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[19][2]~q  ) ) )

	.dataa(!\datamem|mem[19][2]~q ),
	.datab(!\datamem|mem[51][2]~q ),
	.datac(!\datamem|mem[35][2]~q ),
	.datad(!\datamem|mem[3][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~24 .extended_lut = "off";
defparam \datamem|Mux61~24 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~25 (
// Equation(s):
// \datamem|Mux61~25_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~24_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~14_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~15_combout  ) ) )

	.dataa(!\datamem|Mux61~15_combout ),
	.datab(!\datamem|Mux61~16_combout ),
	.datac(!\datamem|Mux61~14_combout ),
	.datad(!\datamem|Mux61~24_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~25 .extended_lut = "off";
defparam \datamem|Mux61~25 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~495 (
// Equation(s):
// \datamem|mem~495_combout  = ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[9][4]~185_combout ),
	.dataf(!\datamem|mem[9][4]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~495_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~495 .extended_lut = "off";
defparam \datamem|mem~495 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~495 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~496 (
// Equation(s):
// \datamem|mem~496_combout  = ( \datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem~495_combout  ) ) ) # ( 
// \datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~495_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[9][4]~1245_combout ),
	.dataf(!\datamem|mem[9][4]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~496 .extended_lut = "off";
defparam \datamem|mem~496 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~496 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[9][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~496_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~46_combout ),
	.ena(\datamem|mem[9][7]~1244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[9][2] .is_wysiwyg = "true";
defparam \datamem|mem[9][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~497 (
// Equation(s):
// \datamem|mem~497_combout  = ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[41][4]~190_combout ),
	.dataf(!\datamem|mem[41][4]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~497_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~497 .extended_lut = "off";
defparam \datamem|mem~497 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~497 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~498 (
// Equation(s):
// \datamem|mem~498_combout  = ( \datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem~497_combout  ) ) ) # ( 
// \datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~497_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[41][4]~1243_combout ),
	.dataf(!\datamem|mem[41][4]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~498_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~498 .extended_lut = "off";
defparam \datamem|mem~498 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~498 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[41][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~498_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~50_combout ),
	.ena(\datamem|mem[41][7]~1242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[41][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[41][2] .is_wysiwyg = "true";
defparam \datamem|mem[41][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~499 (
// Equation(s):
// \datamem|mem~499_combout  = ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[25][6]~195_combout ),
	.dataf(!\datamem|mem[25][6]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~499_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~499 .extended_lut = "off";
defparam \datamem|mem~499 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~499 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~500 (
// Equation(s):
// \datamem|mem~500_combout  = ( \datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem~499_combout  ) ) ) # ( 
// \datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~499_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[25][6]~1241_combout ),
	.dataf(!\datamem|mem[25][6]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~500 .extended_lut = "off";
defparam \datamem|mem~500 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~500 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[25][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~500_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~54_combout ),
	.ena(\datamem|mem[25][7]~1240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[25][2] .is_wysiwyg = "true";
defparam \datamem|mem[25][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~501 (
// Equation(s):
// \datamem|mem~501_combout  = ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[57][2]~200_combout ),
	.dataf(!\datamem|mem[57][2]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~501_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~501 .extended_lut = "off";
defparam \datamem|mem~501 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~501 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~502 (
// Equation(s):
// \datamem|mem~502_combout  = ( \datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem~501_combout  ) ) ) # ( 
// \datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~501_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[57][2]~1239_combout ),
	.dataf(!\datamem|mem[57][2]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~502_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~502 .extended_lut = "off";
defparam \datamem|mem~502 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~502 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[57][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~502_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~58_combout ),
	.ena(\datamem|mem[57][7]~1238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[57][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[57][2] .is_wysiwyg = "true";
defparam \datamem|mem[57][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~9 (
// Equation(s):
// \datamem|Mux61~9_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[57][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[25][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[41][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[9][2]~q  ) ) )

	.dataa(!\datamem|mem[9][2]~q ),
	.datab(!\datamem|mem[41][2]~q ),
	.datac(!\datamem|mem[25][2]~q ),
	.datad(!\datamem|mem[57][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~9 .extended_lut = "off";
defparam \datamem|Mux61~9 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~491 (
// Equation(s):
// \datamem|mem~491_combout  = ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[17][7]~175_combout ),
	.dataf(!\datamem|mem[17][7]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~491_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~491 .extended_lut = "off";
defparam \datamem|mem~491 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~491 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~492 (
// Equation(s):
// \datamem|mem~492_combout  = ( \datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem~491_combout  ) ) ) # ( 
// \datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~491_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[17][7]~1249_combout ),
	.dataf(!\datamem|mem[17][7]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~492 .extended_lut = "off";
defparam \datamem|mem~492 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~492 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[17][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~492_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~38_combout ),
	.ena(\datamem|mem[17][7]~1248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[17][2] .is_wysiwyg = "true";
defparam \datamem|mem[17][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~493 (
// Equation(s):
// \datamem|mem~493_combout  = ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[49][7]~180_combout ),
	.dataf(!\datamem|mem[49][7]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~493_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~493 .extended_lut = "off";
defparam \datamem|mem~493 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~493 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~494 (
// Equation(s):
// \datamem|mem~494_combout  = ( \datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem~493_combout  ) ) ) # ( 
// \datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~493_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[49][7]~1247_combout ),
	.dataf(!\datamem|mem[49][7]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~494_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~494 .extended_lut = "off";
defparam \datamem|mem~494 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~494 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[49][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~494_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~42_combout ),
	.ena(\datamem|mem[49][7]~1246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[49][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[49][2] .is_wysiwyg = "true";
defparam \datamem|mem[49][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~20 (
// Equation(s):
// \datamem|Mux61~20_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[1][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[33][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[49][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[17][2]~q  ) ) )

	.dataa(!\datamem|mem[17][2]~q ),
	.datab(!\datamem|mem[49][2]~q ),
	.datac(!\datamem|mem[33][2]~q ),
	.datad(!\datamem|mem[1][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~20 .extended_lut = "off";
defparam \datamem|Mux61~20 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~511 (
// Equation(s):
// \datamem|mem~511_combout  = ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[17][7]~178_combout ),
	.dataf(!\datamem|mem[13][4]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~511_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~511 .extended_lut = "off";
defparam \datamem|mem~511 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~511 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~512 (
// Equation(s):
// \datamem|mem~512_combout  = ( \datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem~511_combout  ) ) ) # ( 
// \datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~511_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[13][4]~1230_combout ),
	.dataf(!\datamem|mem[9][4]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~512 .extended_lut = "off";
defparam \datamem|mem~512 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~512 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[13][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~512_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~44_combout ),
	.ena(\datamem|mem[13][7]~1229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[13][2] .is_wysiwyg = "true";
defparam \datamem|mem[13][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~513 (
// Equation(s):
// \datamem|mem~513_combout  = ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[49][7]~183_combout ),
	.dataf(!\datamem|mem[45][2]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~513_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~513 .extended_lut = "off";
defparam \datamem|mem~513 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~513 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~514 (
// Equation(s):
// \datamem|mem~514_combout  = ( \datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem~513_combout  ) ) ) # ( 
// \datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~513_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[45][2]~1228_combout ),
	.dataf(!\datamem|mem[41][4]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~514_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~514 .extended_lut = "off";
defparam \datamem|mem~514 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~514 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[45][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~514_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~48_combout ),
	.ena(\datamem|mem[45][7]~1227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[45][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[45][2] .is_wysiwyg = "true";
defparam \datamem|mem[45][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~515 (
// Equation(s):
// \datamem|mem~515_combout  = ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[33][3]~173_combout ),
	.dataf(!\datamem|mem[29][6]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~515_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~515 .extended_lut = "off";
defparam \datamem|mem~515 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~515 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~516 (
// Equation(s):
// \datamem|mem~516_combout  = ( \datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem~515_combout  ) ) ) # ( 
// \datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~515_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[29][6]~1226_combout ),
	.dataf(!\datamem|mem[25][6]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~516 .extended_lut = "off";
defparam \datamem|mem~516 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~516 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[29][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~516_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~52_combout ),
	.ena(\datamem|mem[29][7]~1225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[29][2] .is_wysiwyg = "true";
defparam \datamem|mem[29][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~517 (
// Equation(s):
// \datamem|mem~517_combout  = ( \datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[61][7]~226_combout ),
	.dataf(!\datamem|mem[61][7]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~517 .extended_lut = "off";
defparam \datamem|mem~517 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~517 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~518 (
// Equation(s):
// \datamem|mem~518_combout  = ( \datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem~517_combout  ) ) ) # ( 
// \datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~517_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[61][7]~1224_combout ),
	.dataf(!\datamem|mem[57][2]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~518_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~518 .extended_lut = "off";
defparam \datamem|mem~518 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~518 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[61][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~518_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~56_combout ),
	.ena(\datamem|mem[61][7]~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[61][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[61][2] .is_wysiwyg = "true";
defparam \datamem|mem[61][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~11 (
// Equation(s):
// \datamem|Mux61~11_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[61][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[29][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[45][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[13][2]~q  ) ) )

	.dataa(!\datamem|mem[13][2]~q ),
	.datab(!\datamem|mem[45][2]~q ),
	.datac(!\datamem|mem[29][2]~q ),
	.datad(!\datamem|mem[61][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~11 .extended_lut = "off";
defparam \datamem|Mux61~11 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~507 (
// Equation(s):
// \datamem|mem~507_combout  = ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[25][6]~198_combout ),
	.dataf(!\datamem|mem[21][3]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~507_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~507 .extended_lut = "off";
defparam \datamem|mem~507 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~507 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~508 (
// Equation(s):
// \datamem|mem~508_combout  = ( \datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem~507_combout  ) ) ) # ( 
// \datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~507_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[21][3]~1234_combout ),
	.dataf(!\datamem|mem[17][7]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~508 .extended_lut = "off";
defparam \datamem|mem~508 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~508 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[21][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~508_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~36_combout ),
	.ena(\datamem|mem[21][7]~1233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[21][2] .is_wysiwyg = "true";
defparam \datamem|mem[21][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~509 (
// Equation(s):
// \datamem|mem~509_combout  = ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[57][2]~203_combout ),
	.dataf(!\datamem|mem[53][4]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~509_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~509 .extended_lut = "off";
defparam \datamem|mem~509 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~509 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~510 (
// Equation(s):
// \datamem|mem~510_combout  = ( \datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem~509_combout  ) ) ) # ( 
// \datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~509_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[53][4]~1232_combout ),
	.dataf(!\datamem|mem[49][7]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~510_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~510 .extended_lut = "off";
defparam \datamem|mem~510 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~510 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[53][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~510_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~40_combout ),
	.ena(\datamem|mem[53][7]~1231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[53][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[53][2] .is_wysiwyg = "true";
defparam \datamem|mem[53][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~28 (
// Equation(s):
// \datamem|Mux61~28_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[5][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[37][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[53][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[21][2]~q  ) ) )

	.dataa(!\datamem|mem[21][2]~q ),
	.datab(!\datamem|mem[53][2]~q ),
	.datac(!\datamem|mem[37][2]~q ),
	.datad(!\datamem|mem[5][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~28 .extended_lut = "off";
defparam \datamem|Mux61~28 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~29 (
// Equation(s):
// \datamem|Mux61~29_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~28_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~11_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~9_combout  ) ) )

	.dataa(!\datamem|Mux61~9_combout ),
	.datab(!\datamem|Mux61~20_combout ),
	.datac(!\datamem|Mux61~11_combout ),
	.datad(!\datamem|Mux61~28_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~29 .extended_lut = "off";
defparam \datamem|Mux61~29 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[8][6]~22 (
// Equation(s):
// \datamem|mem[8][6]~22_combout  = (!\datamem|Decoder1~13_combout  & (!\datamem|Decoder4~3_combout  & !\datamem|Decoder2~6_combout ))

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder4~3_combout ),
	.datac(!\datamem|Decoder2~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[8][6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[8][6]~22 .extended_lut = "off";
defparam \datamem|mem[8][6]~22 .lut_mask = 64'h8080808080808080;
defparam \datamem|mem[8][6]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[8][6]~24 (
// Equation(s):
// \datamem|mem[8][6]~24_combout  = (!\datamem|Decoder2~7_combout  & !\datamem|Decoder1~15_combout )

	.dataa(!\datamem|Decoder2~7_combout ),
	.datab(!\datamem|Decoder1~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[8][6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[8][6]~24 .extended_lut = "off";
defparam \datamem|mem[8][6]~24 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[8][6]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~430 (
// Equation(s):
// \datamem|mem~430_combout  = ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[8][6]~23_combout ),
	.dataf(!\datamem|mem[8][6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~430 .extended_lut = "off";
defparam \datamem|mem~430 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~430 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~431 (
// Equation(s):
// \datamem|mem~431_combout  = ( \i3|writedata_out [42] & ( \i3|writedata_out [50] & ( (((\datamem|Decoder4~3_combout  & \i3|writedata_out [34])) # (\datamem|Decoder2~6_combout )) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( 
// \i3|writedata_out [50] & ( (!\datamem|Decoder1~13_combout  & ((!\datamem|Decoder4~3_combout  & (\datamem|Decoder2~6_combout )) # (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [34])))) ) ) ) # ( \i3|writedata_out [42] & 
// ( !\i3|writedata_out [50] & ( ((\datamem|Decoder4~3_combout  & ((\i3|writedata_out [34]) # (\datamem|Decoder2~6_combout )))) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( !\i3|writedata_out [50] & ( (!\datamem|Decoder1~13_combout 
//  & (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [34]))) ) ) )

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder4~3_combout ),
	.datac(!\datamem|Decoder2~6_combout ),
	.datad(!\i3|writedata_out [34]),
	.datae(!\i3|writedata_out [42]),
	.dataf(!\i3|writedata_out [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~431_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~431 .extended_lut = "off";
defparam \datamem|mem~431 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~431 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~432 (
// Equation(s):
// \datamem|mem~432_combout  = ( \datamem|mem~431_combout  & ( (!\datamem|Decoder1~12_combout ) # (\i3|writedata_out [58]) ) ) # ( !\datamem|mem~431_combout  & ( (!\datamem|Decoder1~12_combout  & (\datamem|mem[8][6]~22_combout  & ((\datamem|mem~430_combout 
// )))) # (\datamem|Decoder1~12_combout  & (((\i3|writedata_out [58])))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|mem[8][6]~22_combout ),
	.datac(!\i3|writedata_out [58]),
	.datad(!\datamem|mem~430_combout ),
	.datae(!\datamem|mem~431_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~432 .extended_lut = "off";
defparam \datamem|mem~432 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~432 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[8][6]~28 (
// Equation(s):
// \datamem|mem[8][6]~28_combout  = ( !\datamem|Decoder0~1_combout  & ( (!\datamem|Decoder1~12_combout  & (!\datamem|Decoder1~13_combout  & (!\datamem|Decoder4~3_combout  & !\datamem|Decoder2~6_combout ))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder1~13_combout ),
	.datac(!\datamem|Decoder4~3_combout ),
	.datad(!\datamem|Decoder2~6_combout ),
	.datae(!\datamem|Decoder0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[8][6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[8][6]~28 .extended_lut = "off";
defparam \datamem|mem[8][6]~28 .lut_mask = 64'h8000000080000000;
defparam \datamem|mem[8][6]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[8][7]~29 (
// Equation(s):
// \datamem|mem[8][7]~29_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[8][6]~23_combout ) # ((!\datamem|mem[8][6]~28_combout ) # (\datamem|Decoder1~15_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[8][6]~23_combout ),
	.datac(!\datamem|Decoder1~15_combout ),
	.datad(!\datamem|mem[8][6]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[8][7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[8][7]~29 .extended_lut = "off";
defparam \datamem|mem[8][7]~29 .lut_mask = 64'h5545554555455545;
defparam \datamem|mem[8][7]~29 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[8][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~432_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[8][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[8][2] .is_wysiwyg = "true";
defparam \datamem|mem[8][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~433 (
// Equation(s):
// \datamem|mem~433_combout  = ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[40][4]~31_combout ),
	.dataf(!\datamem|mem[40][4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~433_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~433 .extended_lut = "off";
defparam \datamem|mem~433 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~433 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~434 (
// Equation(s):
// \datamem|mem~434_combout  = ( \i3|writedata_out [42] & ( \i3|writedata_out [50] & ( (((\datamem|Decoder4~4_combout  & \i3|writedata_out [34])) # (\datamem|Decoder2~8_combout )) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( 
// \i3|writedata_out [50] & ( (!\datamem|Decoder1~17_combout  & ((!\datamem|Decoder4~4_combout  & (\datamem|Decoder2~8_combout )) # (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [34])))) ) ) ) # ( \i3|writedata_out [42] & 
// ( !\i3|writedata_out [50] & ( ((\datamem|Decoder4~4_combout  & ((\i3|writedata_out [34]) # (\datamem|Decoder2~8_combout )))) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( !\i3|writedata_out [50] & ( (!\datamem|Decoder1~17_combout 
//  & (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [34]))) ) ) )

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder4~4_combout ),
	.datac(!\datamem|Decoder2~8_combout ),
	.datad(!\i3|writedata_out [34]),
	.datae(!\i3|writedata_out [42]),
	.dataf(!\i3|writedata_out [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~434 .extended_lut = "off";
defparam \datamem|mem~434 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~434 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~435 (
// Equation(s):
// \datamem|mem~435_combout  = ( \datamem|mem~434_combout  & ( (\datamem|Decoder1~16_combout  & !\i3|writedata_out [58]) ) ) # ( !\datamem|mem~434_combout  & ( (!\datamem|Decoder1~16_combout  & ((!\datamem|mem[40][4]~30_combout ) # 
// ((!\datamem|mem~433_combout )))) # (\datamem|Decoder1~16_combout  & (((!\i3|writedata_out [58])))) ) )

	.dataa(!\datamem|Decoder1~16_combout ),
	.datab(!\datamem|mem[40][4]~30_combout ),
	.datac(!\i3|writedata_out [58]),
	.datad(!\datamem|mem~433_combout ),
	.datae(!\datamem|mem~434_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~435_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~435 .extended_lut = "off";
defparam \datamem|mem~435 .lut_mask = 64'hFAD85050FAD85050;
defparam \datamem|mem~435 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[40][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~435_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[40][7]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[40][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[40][2] .is_wysiwyg = "true";
defparam \datamem|mem[40][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~436 (
// Equation(s):
// \datamem|mem~436_combout  = ( \i3|writedata_out [10] & ( ((!\datamem|Decoder0~2_combout  & (!\datamem|mem[24][2]~q )) # (\datamem|Decoder0~2_combout  & ((\i3|writedata_out [2])))) # (\datamem|Decoder1~22_combout ) ) ) # ( !\i3|writedata_out [10] & ( 
// (!\datamem|Decoder1~22_combout  & ((!\datamem|Decoder0~2_combout  & (!\datamem|mem[24][2]~q )) # (\datamem|Decoder0~2_combout  & ((\i3|writedata_out [2]))))) ) )

	.dataa(!\datamem|mem[24][2]~q ),
	.datab(!\datamem|Decoder1~22_combout ),
	.datac(!\datamem|Decoder0~2_combout ),
	.datad(!\i3|writedata_out [2]),
	.datae(!\i3|writedata_out [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~436 .extended_lut = "off";
defparam \datamem|mem~436 .lut_mask = 64'h808CB3BF808CB3BF;
defparam \datamem|mem~436 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~437 (
// Equation(s):
// \datamem|mem~437_combout  = ( \datamem|mem~436_combout  & ( (!\datamem|Decoder1~23_combout  & ((!\datamem|Decoder2~11_combout ) # ((\i3|writedata_out [18])))) # (\datamem|Decoder1~23_combout  & (((\i3|writedata_out [26])))) ) ) # ( 
// !\datamem|mem~436_combout  & ( (!\datamem|Decoder1~23_combout  & (\datamem|Decoder2~11_combout  & ((\i3|writedata_out [18])))) # (\datamem|Decoder1~23_combout  & (((\i3|writedata_out [26])))) ) )

	.dataa(!\datamem|Decoder2~11_combout ),
	.datab(!\datamem|Decoder1~23_combout ),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem~436_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~437_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~437 .extended_lut = "off";
defparam \datamem|mem~437 .lut_mask = 64'h03478BCF03478BCF;
defparam \datamem|mem~437 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~438 (
// Equation(s):
// \datamem|mem~438_combout  = ( \datamem|mem~437_combout  & ( (!\datamem|Decoder1~21_combout  & ((!\datamem|Decoder4~5_combout ) # ((\i3|writedata_out [34])))) # (\datamem|Decoder1~21_combout  & (((\i3|writedata_out [42])))) ) ) # ( 
// !\datamem|mem~437_combout  & ( (!\datamem|Decoder1~21_combout  & (\datamem|Decoder4~5_combout  & (\i3|writedata_out [34]))) # (\datamem|Decoder1~21_combout  & (((\i3|writedata_out [42])))) ) )

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder4~5_combout ),
	.datac(!\i3|writedata_out [34]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem~437_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~438 .extended_lut = "off";
defparam \datamem|mem~438 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~438 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~439 (
// Equation(s):
// \datamem|mem~439_combout  = ( \datamem|mem~438_combout  & ( (!\datamem|Decoder1~20_combout  & (\datamem|Decoder2~10_combout  & ((!\i3|writedata_out [50])))) # (\datamem|Decoder1~20_combout  & (((!\i3|writedata_out [58])))) ) ) # ( 
// !\datamem|mem~438_combout  & ( (!\datamem|Decoder1~20_combout  & ((!\datamem|Decoder2~10_combout ) # ((!\i3|writedata_out [50])))) # (\datamem|Decoder1~20_combout  & (((!\i3|writedata_out [58])))) ) )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|Decoder2~10_combout ),
	.datac(!\i3|writedata_out [58]),
	.datad(!\i3|writedata_out [50]),
	.datae(!\datamem|mem~438_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~439 .extended_lut = "off";
defparam \datamem|mem~439 .lut_mask = 64'hFAD87250FAD87250;
defparam \datamem|mem~439 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[24][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~439_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i3|Memwrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[24][2] .is_wysiwyg = "true";
defparam \datamem|mem[24][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~440 (
// Equation(s):
// \datamem|mem~440_combout  = ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[56][1]~46_combout ),
	.dataf(!\datamem|mem[56][1]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~440 .extended_lut = "off";
defparam \datamem|mem~440 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~440 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~441 (
// Equation(s):
// \datamem|mem~441_combout  = ( \i3|writedata_out [42] & ( \i3|writedata_out [50] & ( (((\datamem|Decoder4~6_combout  & \i3|writedata_out [34])) # (\datamem|Decoder2~12_combout )) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( 
// \i3|writedata_out [50] & ( (!\datamem|Decoder1~25_combout  & ((!\datamem|Decoder4~6_combout  & (\datamem|Decoder2~12_combout )) # (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [34])))) ) ) ) # ( \i3|writedata_out [42] 
// & ( !\i3|writedata_out [50] & ( ((\datamem|Decoder4~6_combout  & ((\i3|writedata_out [34]) # (\datamem|Decoder2~12_combout )))) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( !\i3|writedata_out [50] & ( 
// (!\datamem|Decoder1~25_combout  & (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [34]))) ) ) )

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder4~6_combout ),
	.datac(!\datamem|Decoder2~12_combout ),
	.datad(!\i3|writedata_out [34]),
	.datae(!\i3|writedata_out [42]),
	.dataf(!\i3|writedata_out [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~441_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~441 .extended_lut = "off";
defparam \datamem|mem~441 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~441 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~442 (
// Equation(s):
// \datamem|mem~442_combout  = ( \datamem|mem~441_combout  & ( (!\datamem|Decoder1~24_combout ) # (\i3|writedata_out [58]) ) ) # ( !\datamem|mem~441_combout  & ( (!\datamem|Decoder1~24_combout  & (\datamem|mem[56][1]~45_combout  & ((\datamem|mem~440_combout 
// )))) # (\datamem|Decoder1~24_combout  & (((\i3|writedata_out [58])))) ) )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|mem[56][1]~45_combout ),
	.datac(!\i3|writedata_out [58]),
	.datad(!\datamem|mem~440_combout ),
	.datae(!\datamem|mem~441_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~442_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~442 .extended_lut = "off";
defparam \datamem|mem~442 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~442 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[56][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~442_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[56][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[56][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[56][2] .is_wysiwyg = "true";
defparam \datamem|mem[56][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~0 (
// Equation(s):
// \datamem|Mux61~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[56][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[24][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( !\datamem|mem[40][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[8][2]~q  ) ) )

	.dataa(!\datamem|mem[8][2]~q ),
	.datab(!\datamem|mem[40][2]~q ),
	.datac(!\datamem|mem[24][2]~q ),
	.datad(!\datamem|mem[56][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~0 .extended_lut = "off";
defparam \datamem|Mux61~0 .lut_mask = 64'h5555CCCCF0F000FF;
defparam \datamem|Mux61~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~424 (
// Equation(s):
// \datamem|mem~424_combout  = ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[16][2]~9_combout ),
	.dataf(!\datamem|mem[16][2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~424 .extended_lut = "off";
defparam \datamem|mem~424 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~424 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~425 (
// Equation(s):
// \datamem|mem~425_combout  = ( \i3|writedata_out [42] & ( \i3|writedata_out [50] & ( (((\datamem|Decoder4~1_combout  & \i3|writedata_out [34])) # (\datamem|Decoder2~2_combout )) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( 
// \i3|writedata_out [50] & ( (!\datamem|Decoder1~5_combout  & ((!\datamem|Decoder4~1_combout  & (\datamem|Decoder2~2_combout )) # (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [34])))) ) ) ) # ( \i3|writedata_out [42] & 
// ( !\i3|writedata_out [50] & ( ((\datamem|Decoder4~1_combout  & ((\i3|writedata_out [34]) # (\datamem|Decoder2~2_combout )))) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( !\i3|writedata_out [50] & ( (!\datamem|Decoder1~5_combout  
// & (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [34]))) ) ) )

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder4~1_combout ),
	.datac(!\datamem|Decoder2~2_combout ),
	.datad(!\i3|writedata_out [34]),
	.datae(!\i3|writedata_out [42]),
	.dataf(!\i3|writedata_out [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~425 .extended_lut = "off";
defparam \datamem|mem~425 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~425 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~426 (
// Equation(s):
// \datamem|mem~426_combout  = ( \datamem|mem~425_combout  & ( (!\datamem|Decoder1~4_combout ) # (\i3|writedata_out [58]) ) ) # ( !\datamem|mem~425_combout  & ( (!\datamem|Decoder1~4_combout  & (\datamem|mem[16][2]~8_combout  & ((\datamem|mem~424_combout 
// )))) # (\datamem|Decoder1~4_combout  & (((\i3|writedata_out [58])))) ) )

	.dataa(!\datamem|Decoder1~4_combout ),
	.datab(!\datamem|mem[16][2]~8_combout ),
	.datac(!\i3|writedata_out [58]),
	.datad(!\datamem|mem~424_combout ),
	.datae(!\datamem|mem~425_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~426 .extended_lut = "off";
defparam \datamem|mem~426 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~426 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[16][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~426_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[16][7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[16][2] .is_wysiwyg = "true";
defparam \datamem|mem[16][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~427 (
// Equation(s):
// \datamem|mem~427_combout  = ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[48][7]~16_combout ),
	.dataf(!\datamem|mem[48][7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~427_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~427 .extended_lut = "off";
defparam \datamem|mem~427 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~427 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~428 (
// Equation(s):
// \datamem|mem~428_combout  = ( \i3|writedata_out [42] & ( \i3|writedata_out [50] & ( (((\datamem|Decoder4~2_combout  & \i3|writedata_out [34])) # (\datamem|Decoder2~4_combout )) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( 
// \i3|writedata_out [50] & ( (!\datamem|Decoder1~9_combout  & ((!\datamem|Decoder4~2_combout  & (\datamem|Decoder2~4_combout )) # (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [34])))) ) ) ) # ( \i3|writedata_out [42] & 
// ( !\i3|writedata_out [50] & ( ((\datamem|Decoder4~2_combout  & ((\i3|writedata_out [34]) # (\datamem|Decoder2~4_combout )))) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( !\i3|writedata_out [50] & ( (!\datamem|Decoder1~9_combout  
// & (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [34]))) ) ) )

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder4~2_combout ),
	.datac(!\datamem|Decoder2~4_combout ),
	.datad(!\i3|writedata_out [34]),
	.datae(!\i3|writedata_out [42]),
	.dataf(!\i3|writedata_out [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~428 .extended_lut = "off";
defparam \datamem|mem~428 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~428 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~429 (
// Equation(s):
// \datamem|mem~429_combout  = ( \datamem|mem~428_combout  & ( (\datamem|Decoder1~8_combout  & !\i3|writedata_out [58]) ) ) # ( !\datamem|mem~428_combout  & ( (!\datamem|Decoder1~8_combout  & ((!\datamem|mem[48][7]~15_combout ) # ((!\datamem|mem~427_combout 
// )))) # (\datamem|Decoder1~8_combout  & (((!\i3|writedata_out [58])))) ) )

	.dataa(!\datamem|Decoder1~8_combout ),
	.datab(!\datamem|mem[48][7]~15_combout ),
	.datac(!\i3|writedata_out [58]),
	.datad(!\datamem|mem~427_combout ),
	.datae(!\datamem|mem~428_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~429_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~429 .extended_lut = "off";
defparam \datamem|mem~429 .lut_mask = 64'hFAD85050FAD85050;
defparam \datamem|mem~429 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[48][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~429_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[48][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[48][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[48][2] .is_wysiwyg = "true";
defparam \datamem|mem[48][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~1 (
// Equation(s):
// \datamem|Decoder2~1_combout  = ( \i3|result_out_alu [2] & ( \i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~1 .extended_lut = "off";
defparam \datamem|Decoder2~1 .lut_mask = 64'h0000000000000008;
defparam \datamem|Decoder2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[32][5]~2 (
// Equation(s):
// \datamem|mem[32][5]~2_combout  = (!\datamem|Decoder1~2_combout  & !\datamem|Decoder2~1_combout )

	.dataa(!\datamem|Decoder1~2_combout ),
	.datab(!\datamem|Decoder2~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[32][5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[32][5]~2 .extended_lut = "off";
defparam \datamem|mem[32][5]~2 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[32][5]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~3 (
// Equation(s):
// \datamem|Decoder1~3_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & \i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~3 .extended_lut = "off";
defparam \datamem|Decoder1~3 .lut_mask = 64'h0000000000020000;
defparam \datamem|Decoder1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[32][5]~3 (
// Equation(s):
// \datamem|mem[32][5]~3_combout  = (!\datamem|Decoder2~1_combout  & !\datamem|Decoder1~3_combout )

	.dataa(!\datamem|Decoder2~1_combout ),
	.datab(!\datamem|Decoder1~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[32][5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[32][5]~3 .extended_lut = "off";
defparam \datamem|mem[32][5]~3 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[32][5]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~421 (
// Equation(s):
// \datamem|mem~421_combout  = ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[32][5]~2_combout ),
	.dataf(!\datamem|mem[32][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~421 .extended_lut = "off";
defparam \datamem|mem~421 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~421 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~0 (
// Equation(s):
// \datamem|Decoder4~0_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & \i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~0 .extended_lut = "off";
defparam \datamem|Decoder4~0 .lut_mask = 64'h0000000000000080;
defparam \datamem|Decoder4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~422 (
// Equation(s):
// \datamem|mem~422_combout  = ( \i3|writedata_out [42] & ( \i3|writedata_out [50] & ( (((\datamem|Decoder4~0_combout  & \i3|writedata_out [34])) # (\datamem|Decoder2~0_combout )) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( 
// \i3|writedata_out [50] & ( (!\datamem|Decoder1~1_combout  & ((!\datamem|Decoder4~0_combout  & (\datamem|Decoder2~0_combout )) # (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [34])))) ) ) ) # ( \i3|writedata_out [42] & 
// ( !\i3|writedata_out [50] & ( ((\datamem|Decoder4~0_combout  & ((\i3|writedata_out [34]) # (\datamem|Decoder2~0_combout )))) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [42] & ( !\i3|writedata_out [50] & ( (!\datamem|Decoder1~1_combout  
// & (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [34]))) ) ) )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder4~0_combout ),
	.datac(!\datamem|Decoder2~0_combout ),
	.datad(!\i3|writedata_out [34]),
	.datae(!\i3|writedata_out [42]),
	.dataf(!\i3|writedata_out [50]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~422_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~422 .extended_lut = "off";
defparam \datamem|mem~422 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~422 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~423 (
// Equation(s):
// \datamem|mem~423_combout  = ( \datamem|mem~422_combout  & ( (\datamem|Decoder1~0_combout  & !\i3|writedata_out [58]) ) ) # ( !\datamem|mem~422_combout  & ( (!\datamem|Decoder1~0_combout  & ((!\datamem|mem[32][5]~1_combout ) # ((!\datamem|mem~421_combout 
// )))) # (\datamem|Decoder1~0_combout  & (((!\i3|writedata_out [58])))) ) )

	.dataa(!\datamem|Decoder1~0_combout ),
	.datab(!\datamem|mem[32][5]~1_combout ),
	.datac(!\i3|writedata_out [58]),
	.datad(!\datamem|mem~421_combout ),
	.datae(!\datamem|mem~422_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~423_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~423 .extended_lut = "off";
defparam \datamem|mem~423 .lut_mask = 64'hFAD85050FAD85050;
defparam \datamem|mem~423 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[32][5]~1299 (
// Equation(s):
// \datamem|mem[32][5]~1299_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) ) # ( \i3|result_out_alu [4] & ( 
// !\i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & (!\i3|result_out_alu [2] $ (((!\i3|result_out_alu [0] & !\i3|result_out_alu [1]))))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[32][5]~1299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[32][5]~1299 .extended_lut = "off";
defparam \datamem|mem[32][5]~1299 .lut_mask = 64'h0000007880000000;
defparam \datamem|mem[32][5]~1299 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[32][7]~7 (
// Equation(s):
// \datamem|mem[32][7]~7_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[32][5]~2_combout ) # ((\datamem|mem[32][5]~1299_combout ) # (\datamem|Decoder1~3_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[32][5]~2_combout ),
	.datac(!\datamem|Decoder1~3_combout ),
	.datad(!\datamem|mem[32][5]~1299_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[32][7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[32][7]~7 .extended_lut = "off";
defparam \datamem|mem[32][7]~7 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[32][7]~7 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[32][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~423_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[32][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[32][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[32][2] .is_wysiwyg = "true";
defparam \datamem|mem[32][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~18 (
// Equation(s):
// \datamem|Mux61~18_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[0][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[32][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( !\datamem|mem[48][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[16][2]~q  ) ) )

	.dataa(!\datamem|mem[16][2]~q ),
	.datab(!\datamem|mem[48][2]~q ),
	.datac(!\datamem|mem[32][2]~q ),
	.datad(!\datamem|mem[0][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~18 .extended_lut = "off";
defparam \datamem|Mux61~18 .lut_mask = 64'h5555CCCCF0F000FF;
defparam \datamem|Mux61~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~450 (
// Equation(s):
// \datamem|mem~450_combout  = ( \datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[16][2]~72_combout ),
	.dataf(!\datamem|mem[12][4]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~450_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~450 .extended_lut = "off";
defparam \datamem|mem~450 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~450 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~451 (
// Equation(s):
// \datamem|mem~451_combout  = ( \datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem~450_combout  ) ) ) # ( 
// \datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~450_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[12][4]~1289_combout ),
	.dataf(!\datamem|mem[8][6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~451 .extended_lut = "off";
defparam \datamem|mem~451 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~451 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[12][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~451_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~15_combout ),
	.ena(\datamem|mem[12][7]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[12][2] .is_wysiwyg = "true";
defparam \datamem|mem[12][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~452 (
// Equation(s):
// \datamem|mem~452_combout  = ( \datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[48][7]~77_combout ),
	.dataf(!\datamem|mem[44][7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~452 .extended_lut = "off";
defparam \datamem|mem~452 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~452 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~453 (
// Equation(s):
// \datamem|mem~453_combout  = ( \datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem~452_combout  ) ) ) # ( 
// \datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~452_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[44][7]~1287_combout ),
	.dataf(!\datamem|mem[40][4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~453_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~453 .extended_lut = "off";
defparam \datamem|mem~453 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~453 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[44][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~453_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~19_combout ),
	.ena(\datamem|mem[44][7]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[44][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[44][2] .is_wysiwyg = "true";
defparam \datamem|mem[44][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~454 (
// Equation(s):
// \datamem|mem~454_combout  = ( \datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[32][5]~82_combout ),
	.dataf(!\datamem|mem[28][3]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~454_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~454 .extended_lut = "off";
defparam \datamem|mem~454 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~454 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~455 (
// Equation(s):
// \datamem|mem~455_combout  = ( \datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem~454_combout  ) ) ) # ( 
// \datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~454_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[28][3]~1285_combout ),
	.dataf(!\datamem|mem[24][1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~455_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~455 .extended_lut = "off";
defparam \datamem|mem~455 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~455 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[28][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~455_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~23_combout ),
	.ena(\datamem|mem[28][7]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[28][2] .is_wysiwyg = "true";
defparam \datamem|mem[28][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~456 (
// Equation(s):
// \datamem|mem~456_combout  = ( \datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[60][7]~87_combout ),
	.dataf(!\datamem|mem[60][7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~456 .extended_lut = "off";
defparam \datamem|mem~456 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~456 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~457 (
// Equation(s):
// \datamem|mem~457_combout  = ( \datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem~456_combout  ) ) ) # ( 
// \datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~456_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[60][7]~1283_combout ),
	.dataf(!\datamem|mem[56][1]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~457_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~457 .extended_lut = "off";
defparam \datamem|mem~457 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~457 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[60][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~457_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~27_combout ),
	.ena(\datamem|mem[60][7]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[60][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[60][2] .is_wysiwyg = "true";
defparam \datamem|mem[60][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~2 (
// Equation(s):
// \datamem|Mux61~2_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[60][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[28][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[44][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[12][2]~q  ) ) )

	.dataa(!\datamem|mem[12][2]~q ),
	.datab(!\datamem|mem[44][2]~q ),
	.datac(!\datamem|mem[28][2]~q ),
	.datad(!\datamem|mem[60][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~2 .extended_lut = "off";
defparam \datamem|Mux61~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~446 (
// Equation(s):
// \datamem|mem~446_combout  = ( \datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[24][1]~62_combout ),
	.dataf(!\datamem|mem[20][3]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~446_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~446 .extended_lut = "off";
defparam \datamem|mem~446 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~446 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~447 (
// Equation(s):
// \datamem|mem~447_combout  = ( \datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem~446_combout  ) ) ) # ( 
// \datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~446_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[20][3]~1293_combout ),
	.dataf(!\datamem|mem[16][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~447_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~447 .extended_lut = "off";
defparam \datamem|mem~447 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~447 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[20][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~447_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~7_combout ),
	.ena(\datamem|mem[20][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[20][2] .is_wysiwyg = "true";
defparam \datamem|mem[20][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~448 (
// Equation(s):
// \datamem|mem~448_combout  = ( \datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[56][1]~67_combout ),
	.dataf(!\datamem|mem[52][1]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~448 .extended_lut = "off";
defparam \datamem|mem~448 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~448 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~449 (
// Equation(s):
// \datamem|mem~449_combout  = ( \datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem~448_combout  ) ) ) # ( 
// \datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~448_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[52][1]~1291_combout ),
	.dataf(!\datamem|mem[48][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~449_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~449 .extended_lut = "off";
defparam \datamem|mem~449 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~449 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[52][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~449_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~11_combout ),
	.ena(\datamem|mem[52][7]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[52][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[52][2] .is_wysiwyg = "true";
defparam \datamem|mem[52][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~444 (
// Equation(s):
// \datamem|mem~444_combout  = ( \datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[40][4]~57_combout ),
	.dataf(!\datamem|mem[36][0]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~444 .extended_lut = "off";
defparam \datamem|mem~444 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~444 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[36][0]~1295 (
// Equation(s):
// \datamem|mem[36][0]~1295_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) ) # ( \i3|result_out_alu [4] & ( 
// !\i3|result_out_alu [5] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[36][0]~1295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[36][0]~1295 .extended_lut = "off";
defparam \datamem|mem[36][0]~1295 .lut_mask = 64'h0000000180000000;
defparam \datamem|mem[36][0]~1295 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~445 (
// Equation(s):
// \datamem|mem~445_combout  = ( \datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem~444_combout  ) ) ) # ( 
// \datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~444_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[36][0]~1295_combout ),
	.dataf(!\datamem|mem[32][5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~445_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~445 .extended_lut = "off";
defparam \datamem|mem~445 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~445 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[36][0]~1294 (
// Equation(s):
// \datamem|mem[36][0]~1294_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [3] & ((!\i3|result_out_alu [2]) # ((!\i3|result_out_alu [0] & !\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[36][0]~1294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[36][0]~1294 .extended_lut = "off";
defparam \datamem|mem[36][0]~1294 .lut_mask = 64'h00000000F8000000;
defparam \datamem|mem[36][0]~1294 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[36][7]~61 (
// Equation(s):
// \datamem|mem[36][7]~61_combout  = (\i3|Memwrite~q  & ((!\datamem|mem[32][5]~2_combout ) # ((\datamem|mem[36][0]~1294_combout ) # (\datamem|Decoder1~3_combout ))))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|mem[32][5]~2_combout ),
	.datac(!\datamem|Decoder1~3_combout ),
	.datad(!\datamem|mem[36][0]~1294_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[36][7]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[36][7]~61 .extended_lut = "off";
defparam \datamem|mem[36][7]~61 .lut_mask = 64'h4555455545554555;
defparam \datamem|mem[36][7]~61 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[36][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~445_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~3_combout ),
	.ena(\datamem|mem[36][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[36][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[36][2] .is_wysiwyg = "true";
defparam \datamem|mem[36][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~26 (
// Equation(s):
// \datamem|Mux61~26_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[4][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[36][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[52][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[20][2]~q  ) ) )

	.dataa(!\datamem|mem[20][2]~q ),
	.datab(!\datamem|mem[52][2]~q ),
	.datac(!\datamem|mem[36][2]~q ),
	.datad(!\datamem|mem[4][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~26 .extended_lut = "off";
defparam \datamem|Mux61~26 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~27 (
// Equation(s):
// \datamem|Mux61~27_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~26_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~2_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~0_combout  ) ) )

	.dataa(!\datamem|Mux61~0_combout ),
	.datab(!\datamem|Mux61~18_combout ),
	.datac(!\datamem|Mux61~2_combout ),
	.datad(!\datamem|Mux61~26_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~27 .extended_lut = "off";
defparam \datamem|Mux61~27 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~22 (
// Equation(s):
// \datamem|Decoder2~22_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~22 .extended_lut = "off";
defparam \datamem|Decoder2~22 .lut_mask = 64'h0080000000000000;
defparam \datamem|Decoder2~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[10][6]~112 (
// Equation(s):
// \datamem|mem[10][6]~112_combout  = (!\datamem|Decoder1~4_combout  & !\datamem|Decoder2~22_combout )

	.dataa(!\datamem|Decoder1~4_combout ),
	.datab(!\datamem|Decoder2~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[10][6]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[10][6]~112 .extended_lut = "off";
defparam \datamem|mem[10][6]~112 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[10][6]~112 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[10][6]~113 (
// Equation(s):
// \datamem|mem[10][6]~113_combout  = (!\datamem|Decoder1~14_combout  & !\datamem|Decoder2~22_combout )

	.dataa(!\datamem|Decoder1~14_combout ),
	.datab(!\datamem|Decoder2~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[10][6]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[10][6]~113 .extended_lut = "off";
defparam \datamem|mem[10][6]~113 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[10][6]~113 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~465 (
// Equation(s):
// \datamem|mem~465_combout  = ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[10][6]~112_combout ),
	.dataf(!\datamem|mem[10][6]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~465 .extended_lut = "off";
defparam \datamem|mem~465 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~465 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[10][6]~1275 (
// Equation(s):
// \datamem|mem[10][6]~1275_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[10][6]~1275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[10][6]~1275 .extended_lut = "off";
defparam \datamem|mem[10][6]~1275 .lut_mask = 64'h0600000000000000;
defparam \datamem|mem[10][6]~1275 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~466 (
// Equation(s):
// \datamem|mem~466_combout  = ( \datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem~465_combout  ) ) ) # ( 
// \datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~465_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[10][6]~1275_combout ),
	.dataf(!\datamem|mem[10][6]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~466_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~466 .extended_lut = "off";
defparam \datamem|mem~466 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~466 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[10][6]~1274 (
// Equation(s):
// \datamem|mem[10][6]~1274_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu [1])))) # (\i3|result_out_alu [2] & (((\i3|result_out_alu 
// [1] & !\i3|result_out_alu [3])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[10][6]~1274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[10][6]~1274 .extended_lut = "off";
defparam \datamem|mem[10][6]~1274 .lut_mask = 64'h03E0000000000000;
defparam \datamem|mem[10][6]~1274 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[10][7]~117 (
// Equation(s):
// \datamem|mem[10][7]~117_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[10][6]~115_combout ) # (\datamem|mem[10][6]~1274_combout )) # (\datamem|Decoder1~13_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~13_combout ),
	.datac(!\datamem|mem[10][6]~115_combout ),
	.datad(!\datamem|mem[10][6]~1274_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[10][7]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[10][7]~117 .extended_lut = "off";
defparam \datamem|mem[10][7]~117 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[10][7]~117 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[10][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~466_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~13_combout ),
	.ena(\datamem|mem[10][7]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[10][2] .is_wysiwyg = "true";
defparam \datamem|mem[10][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~24 (
// Equation(s):
// \datamem|Decoder2~24_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~24 .extended_lut = "off";
defparam \datamem|Decoder2~24 .lut_mask = 64'h0020000000000000;
defparam \datamem|Decoder2~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[42][0]~118 (
// Equation(s):
// \datamem|mem[42][0]~118_combout  = (!\datamem|Decoder1~8_combout  & !\datamem|Decoder2~24_combout )

	.dataa(!\datamem|Decoder1~8_combout ),
	.datab(!\datamem|Decoder2~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[42][0]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[42][0]~118 .extended_lut = "off";
defparam \datamem|mem[42][0]~118 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[42][0]~118 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[42][0]~119 (
// Equation(s):
// \datamem|mem[42][0]~119_combout  = (!\datamem|Decoder1~18_combout  & !\datamem|Decoder2~24_combout )

	.dataa(!\datamem|Decoder1~18_combout ),
	.datab(!\datamem|Decoder2~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[42][0]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[42][0]~119 .extended_lut = "off";
defparam \datamem|mem[42][0]~119 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[42][0]~119 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~467 (
// Equation(s):
// \datamem|mem~467_combout  = ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[42][0]~118_combout ),
	.dataf(!\datamem|mem[42][0]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~467_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~467 .extended_lut = "off";
defparam \datamem|mem~467 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~467 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[42][0]~1273 (
// Equation(s):
// \datamem|mem[42][0]~1273_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[42][0]~1273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[42][0]~1273 .extended_lut = "off";
defparam \datamem|mem[42][0]~1273 .lut_mask = 64'h0000000006000000;
defparam \datamem|mem[42][0]~1273 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~25 (
// Equation(s):
// \datamem|Decoder2~25_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~25 .extended_lut = "off";
defparam \datamem|Decoder2~25 .lut_mask = 64'h0000200000000000;
defparam \datamem|Decoder2~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[42][0]~121 (
// Equation(s):
// \datamem|mem[42][0]~121_combout  = (!\datamem|Decoder1~19_combout  & !\datamem|Decoder2~25_combout )

	.dataa(!\datamem|Decoder1~19_combout ),
	.datab(!\datamem|Decoder2~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[42][0]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[42][0]~121 .extended_lut = "off";
defparam \datamem|mem[42][0]~121 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[42][0]~121 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~468 (
// Equation(s):
// \datamem|mem~468_combout  = ( \datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem~467_combout  ) ) ) # ( 
// \datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~467_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[42][0]~1273_combout ),
	.dataf(!\datamem|mem[42][0]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~468 .extended_lut = "off";
defparam \datamem|mem~468 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~468 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[42][0]~1272 (
// Equation(s):
// \datamem|mem[42][0]~1272_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu [1])))) # (\i3|result_out_alu [2] & (((\i3|result_out_alu 
// [1] & !\i3|result_out_alu [3])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[42][0]~1272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[42][0]~1272 .extended_lut = "off";
defparam \datamem|mem[42][0]~1272 .lut_mask = 64'h0000000003E00000;
defparam \datamem|mem[42][0]~1272 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[42][7]~123 (
// Equation(s):
// \datamem|mem[42][7]~123_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[42][0]~121_combout ) # (\datamem|mem[42][0]~1272_combout )) # (\datamem|Decoder1~17_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~17_combout ),
	.datac(!\datamem|mem[42][0]~121_combout ),
	.datad(!\datamem|mem[42][0]~1272_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[42][7]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[42][7]~123 .extended_lut = "off";
defparam \datamem|mem[42][7]~123 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[42][7]~123 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[42][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~468_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~17_combout ),
	.ena(\datamem|mem[42][7]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[42][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[42][2] .is_wysiwyg = "true";
defparam \datamem|mem[42][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~26 (
// Equation(s):
// \datamem|Decoder2~26_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~26 .extended_lut = "off";
defparam \datamem|Decoder2~26 .lut_mask = 64'h0008000000000000;
defparam \datamem|Decoder2~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[26][2]~124 (
// Equation(s):
// \datamem|mem[26][2]~124_combout  = (!\datamem|Decoder1~0_combout  & !\datamem|Decoder2~26_combout )

	.dataa(!\datamem|Decoder1~0_combout ),
	.datab(!\datamem|Decoder2~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[26][2]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[26][2]~124 .extended_lut = "off";
defparam \datamem|mem[26][2]~124 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[26][2]~124 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[26][2]~125 (
// Equation(s):
// \datamem|mem[26][2]~125_combout  = (!\datamem|Decoder1~22_combout  & !\datamem|Decoder2~26_combout )

	.dataa(!\datamem|Decoder1~22_combout ),
	.datab(!\datamem|Decoder2~26_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[26][2]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[26][2]~125 .extended_lut = "off";
defparam \datamem|mem[26][2]~125 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[26][2]~125 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~469 (
// Equation(s):
// \datamem|mem~469_combout  = ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[26][2]~124_combout ),
	.dataf(!\datamem|mem[26][2]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~469_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~469 .extended_lut = "off";
defparam \datamem|mem~469 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~469 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[26][2]~1271 (
// Equation(s):
// \datamem|mem[26][2]~1271_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[26][2]~1271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[26][2]~1271 .extended_lut = "off";
defparam \datamem|mem[26][2]~1271 .lut_mask = 64'h0000060000000000;
defparam \datamem|mem[26][2]~1271 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~27 (
// Equation(s):
// \datamem|Decoder2~27_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~27 .extended_lut = "off";
defparam \datamem|Decoder2~27 .lut_mask = 64'h0000080000000000;
defparam \datamem|Decoder2~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[26][2]~127 (
// Equation(s):
// \datamem|mem[26][2]~127_combout  = (!\datamem|Decoder1~23_combout  & !\datamem|Decoder2~27_combout )

	.dataa(!\datamem|Decoder1~23_combout ),
	.datab(!\datamem|Decoder2~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[26][2]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[26][2]~127 .extended_lut = "off";
defparam \datamem|mem[26][2]~127 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[26][2]~127 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~470 (
// Equation(s):
// \datamem|mem~470_combout  = ( \datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem~469_combout  ) ) ) # ( 
// \datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~469_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[26][2]~1271_combout ),
	.dataf(!\datamem|mem[26][2]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~470_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~470 .extended_lut = "off";
defparam \datamem|mem~470 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~470 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[26][2]~1270 (
// Equation(s):
// \datamem|mem[26][2]~1270_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu [1])))) # (\i3|result_out_alu [2] & (((\i3|result_out_alu 
// [1] & !\i3|result_out_alu [3])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[26][2]~1270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[26][2]~1270 .extended_lut = "off";
defparam \datamem|mem[26][2]~1270 .lut_mask = 64'h000003E000000000;
defparam \datamem|mem[26][2]~1270 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[26][7]~129 (
// Equation(s):
// \datamem|mem[26][7]~129_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[26][2]~127_combout ) # (\datamem|mem[26][2]~1270_combout )) # (\datamem|Decoder1~21_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~21_combout ),
	.datac(!\datamem|mem[26][2]~127_combout ),
	.datad(!\datamem|mem[26][2]~1270_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[26][7]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[26][7]~129 .extended_lut = "off";
defparam \datamem|mem[26][7]~129 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[26][7]~129 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[26][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~470_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~21_combout ),
	.ena(\datamem|mem[26][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[26][2] .is_wysiwyg = "true";
defparam \datamem|mem[26][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~28 (
// Equation(s):
// \datamem|Decoder2~28_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~28 .extended_lut = "off";
defparam \datamem|Decoder2~28 .lut_mask = 64'h0002000000000000;
defparam \datamem|Decoder2~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[58][7]~130 (
// Equation(s):
// \datamem|mem[58][7]~130_combout  = (!\datamem|Decoder1~29_combout  & !\datamem|Decoder2~28_combout )

	.dataa(!\datamem|Decoder1~29_combout ),
	.datab(!\datamem|Decoder2~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[58][7]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[58][7]~130 .extended_lut = "off";
defparam \datamem|mem[58][7]~130 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[58][7]~130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[58][7]~131 (
// Equation(s):
// \datamem|mem[58][7]~131_combout  = (!\datamem|Decoder1~26_combout  & !\datamem|Decoder2~28_combout )

	.dataa(!\datamem|Decoder1~26_combout ),
	.datab(!\datamem|Decoder2~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[58][7]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[58][7]~131 .extended_lut = "off";
defparam \datamem|mem[58][7]~131 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[58][7]~131 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~471 (
// Equation(s):
// \datamem|mem~471_combout  = ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[58][7]~130_combout ),
	.dataf(!\datamem|mem[58][7]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~471_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~471 .extended_lut = "off";
defparam \datamem|mem~471 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~471 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[58][7]~1269 (
// Equation(s):
// \datamem|mem[58][7]~1269_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[58][7]~1269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[58][7]~1269 .extended_lut = "off";
defparam \datamem|mem[58][7]~1269 .lut_mask = 64'h0000000000000600;
defparam \datamem|mem[58][7]~1269 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~29 (
// Equation(s):
// \datamem|Decoder2~29_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~29 .extended_lut = "off";
defparam \datamem|Decoder2~29 .lut_mask = 64'h0000020000000000;
defparam \datamem|Decoder2~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[58][7]~133 (
// Equation(s):
// \datamem|mem[58][7]~133_combout  = (!\datamem|Decoder1~27_combout  & !\datamem|Decoder2~29_combout )

	.dataa(!\datamem|Decoder1~27_combout ),
	.datab(!\datamem|Decoder2~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[58][7]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[58][7]~133 .extended_lut = "off";
defparam \datamem|mem[58][7]~133 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[58][7]~133 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~472 (
// Equation(s):
// \datamem|mem~472_combout  = ( \datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem~471_combout  ) ) ) # ( 
// \datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~471_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[58][7]~1269_combout ),
	.dataf(!\datamem|mem[58][7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~472 .extended_lut = "off";
defparam \datamem|mem~472 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~472 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[58][7]~1268 (
// Equation(s):
// \datamem|mem[58][7]~1268_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu [1])))) # (\i3|result_out_alu [2] & (((\i3|result_out_alu 
// [1] & !\i3|result_out_alu [3])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[58][7]~1268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[58][7]~1268 .extended_lut = "off";
defparam \datamem|mem[58][7]~1268 .lut_mask = 64'h00000000000003E0;
defparam \datamem|mem[58][7]~1268 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[58][7]~135 (
// Equation(s):
// \datamem|mem[58][7]~135_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[58][7]~133_combout ) # (\datamem|mem[58][7]~1268_combout )) # (\datamem|Decoder1~25_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~25_combout ),
	.datac(!\datamem|mem[58][7]~133_combout ),
	.datad(!\datamem|mem[58][7]~1268_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[58][7]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[58][7]~135 .extended_lut = "off";
defparam \datamem|mem[58][7]~135 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[58][7]~135 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[58][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~472_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~25_combout ),
	.ena(\datamem|mem[58][7]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[58][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[58][2] .is_wysiwyg = "true";
defparam \datamem|mem[58][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~4 (
// Equation(s):
// \datamem|Mux61~4_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[58][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[26][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[42][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[10][2]~q  ) ) )

	.dataa(!\datamem|mem[10][2]~q ),
	.datab(!\datamem|mem[42][2]~q ),
	.datac(!\datamem|mem[26][2]~q ),
	.datad(!\datamem|mem[58][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~4 .extended_lut = "off";
defparam \datamem|Mux61~4 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~18 (
// Equation(s):
// \datamem|Decoder2~18_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~18 .extended_lut = "off";
defparam \datamem|Decoder2~18 .lut_mask = 64'h0800000000000000;
defparam \datamem|Decoder2~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[18][4]~100 (
// Equation(s):
// \datamem|mem[18][4]~100_combout  = (!\datamem|Decoder1~20_combout  & !\datamem|Decoder2~18_combout )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|Decoder2~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[18][4]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[18][4]~100 .extended_lut = "off";
defparam \datamem|mem[18][4]~100 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[18][4]~100 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[18][4]~101 (
// Equation(s):
// \datamem|mem[18][4]~101_combout  = (!\datamem|Decoder1~6_combout  & !\datamem|Decoder2~18_combout )

	.dataa(!\datamem|Decoder1~6_combout ),
	.datab(!\datamem|Decoder2~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[18][4]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[18][4]~101 .extended_lut = "off";
defparam \datamem|mem[18][4]~101 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[18][4]~101 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~461 (
// Equation(s):
// \datamem|mem~461_combout  = ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[18][4]~100_combout ),
	.dataf(!\datamem|mem[18][4]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~461_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~461 .extended_lut = "off";
defparam \datamem|mem~461 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~461 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[18][4]~1279 (
// Equation(s):
// \datamem|mem[18][4]~1279_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[18][4]~1279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[18][4]~1279 .extended_lut = "off";
defparam \datamem|mem[18][4]~1279 .lut_mask = 64'h0006000000000000;
defparam \datamem|mem[18][4]~1279 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~19 (
// Equation(s):
// \datamem|Decoder2~19_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~19 .extended_lut = "off";
defparam \datamem|Decoder2~19 .lut_mask = 64'h0000008000000000;
defparam \datamem|Decoder2~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[18][4]~103 (
// Equation(s):
// \datamem|mem[18][4]~103_combout  = (!\datamem|Decoder1~7_combout  & !\datamem|Decoder2~19_combout )

	.dataa(!\datamem|Decoder1~7_combout ),
	.datab(!\datamem|Decoder2~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[18][4]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[18][4]~103 .extended_lut = "off";
defparam \datamem|mem[18][4]~103 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[18][4]~103 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~462 (
// Equation(s):
// \datamem|mem~462_combout  = ( \datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem~461_combout  ) ) ) # ( 
// \datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~461_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[18][4]~1279_combout ),
	.dataf(!\datamem|mem[18][4]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~462_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~462 .extended_lut = "off";
defparam \datamem|mem~462 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~462 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[18][4]~1278 (
// Equation(s):
// \datamem|mem[18][4]~1278_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu [1])))) ) ) ) # ( !\i3|result_out_alu [4] & ( 
// !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & \i3|result_out_alu [3])) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[18][4]~1278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[18][4]~1278 .extended_lut = "off";
defparam \datamem|mem[18][4]~1278 .lut_mask = 64'h0003E00000000000;
defparam \datamem|mem[18][4]~1278 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[18][7]~105 (
// Equation(s):
// \datamem|mem[18][7]~105_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[18][4]~103_combout ) # (\datamem|mem[18][4]~1278_combout )) # (\datamem|Decoder1~5_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~5_combout ),
	.datac(!\datamem|mem[18][4]~103_combout ),
	.datad(!\datamem|mem[18][4]~1278_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[18][7]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[18][7]~105 .extended_lut = "off";
defparam \datamem|mem[18][7]~105 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[18][7]~105 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[18][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~462_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~5_combout ),
	.ena(\datamem|mem[18][7]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[18][2] .is_wysiwyg = "true";
defparam \datamem|mem[18][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~20 (
// Equation(s):
// \datamem|Decoder2~20_combout  = ( !\i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~20 .extended_lut = "off";
defparam \datamem|Decoder2~20 .lut_mask = 64'h0200000000000000;
defparam \datamem|Decoder2~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[50][3]~106 (
// Equation(s):
// \datamem|mem[50][3]~106_combout  = (!\datamem|Decoder1~24_combout  & !\datamem|Decoder2~20_combout )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|Decoder2~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[50][3]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[50][3]~106 .extended_lut = "off";
defparam \datamem|mem[50][3]~106 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[50][3]~106 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[50][3]~107 (
// Equation(s):
// \datamem|mem[50][3]~107_combout  = (!\datamem|Decoder1~10_combout  & !\datamem|Decoder2~20_combout )

	.dataa(!\datamem|Decoder1~10_combout ),
	.datab(!\datamem|Decoder2~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[50][3]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[50][3]~107 .extended_lut = "off";
defparam \datamem|mem[50][3]~107 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[50][3]~107 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~463 (
// Equation(s):
// \datamem|mem~463_combout  = ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[50][3]~106_combout ),
	.dataf(!\datamem|mem[50][3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~463_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~463 .extended_lut = "off";
defparam \datamem|mem~463 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~463 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[50][3]~1277 (
// Equation(s):
// \datamem|mem[50][3]~1277_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[50][3]~1277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[50][3]~1277 .extended_lut = "off";
defparam \datamem|mem[50][3]~1277 .lut_mask = 64'h0000000000060000;
defparam \datamem|mem[50][3]~1277 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~21 (
// Equation(s):
// \datamem|Decoder2~21_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~21 .extended_lut = "off";
defparam \datamem|Decoder2~21 .lut_mask = 64'h0000002000000000;
defparam \datamem|Decoder2~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[50][3]~109 (
// Equation(s):
// \datamem|mem[50][3]~109_combout  = (!\datamem|Decoder1~11_combout  & !\datamem|Decoder2~21_combout )

	.dataa(!\datamem|Decoder1~11_combout ),
	.datab(!\datamem|Decoder2~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[50][3]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[50][3]~109 .extended_lut = "off";
defparam \datamem|mem[50][3]~109 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[50][3]~109 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~464 (
// Equation(s):
// \datamem|mem~464_combout  = ( \datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem~463_combout  ) ) ) # ( 
// \datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~463_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[50][3]~1277_combout ),
	.dataf(!\datamem|mem[50][3]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~464 .extended_lut = "off";
defparam \datamem|mem~464 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~464 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[50][3]~1276 (
// Equation(s):
// \datamem|mem[50][3]~1276_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu [1])))) ) ) ) # ( !\i3|result_out_alu [4] & ( 
// \i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & \i3|result_out_alu [3])) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[50][3]~1276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[50][3]~1276 .extended_lut = "off";
defparam \datamem|mem[50][3]~1276 .lut_mask = 64'h000000000003E000;
defparam \datamem|mem[50][3]~1276 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[50][7]~111 (
// Equation(s):
// \datamem|mem[50][7]~111_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[50][3]~109_combout ) # (\datamem|mem[50][3]~1276_combout )) # (\datamem|Decoder1~9_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~9_combout ),
	.datac(!\datamem|mem[50][3]~109_combout ),
	.datad(!\datamem|mem[50][3]~1276_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[50][7]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[50][7]~111 .extended_lut = "off";
defparam \datamem|mem[50][7]~111 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[50][7]~111 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[50][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~464_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~9_combout ),
	.ena(\datamem|mem[50][7]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[50][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[50][2] .is_wysiwyg = "true";
defparam \datamem|mem[50][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~22 (
// Equation(s):
// \datamem|Mux61~22_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[2][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[34][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[50][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[18][2]~q  ) ) )

	.dataa(!\datamem|mem[18][2]~q ),
	.datab(!\datamem|mem[50][2]~q ),
	.datac(!\datamem|mem[34][2]~q ),
	.datad(!\datamem|mem[2][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~22 .extended_lut = "off";
defparam \datamem|Mux61~22 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[14][6]~154 (
// Equation(s):
// \datamem|mem[14][6]~154_combout  = (!\datamem|Decoder1~5_combout  & !\datamem|Decoder2~19_combout )

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder2~19_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[14][6]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[14][6]~154 .extended_lut = "off";
defparam \datamem|mem[14][6]~154 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[14][6]~154 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~481 (
// Equation(s):
// \datamem|mem~481_combout  = ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[18][4]~103_combout ),
	.dataf(!\datamem|mem[14][6]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~481_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~481 .extended_lut = "off";
defparam \datamem|mem~481 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~481 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[14][6]~1261 (
// Equation(s):
// \datamem|mem[14][6]~1261_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[14][6]~1261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[14][6]~1261 .extended_lut = "off";
defparam \datamem|mem[14][6]~1261 .lut_mask = 64'h0060000000000000;
defparam \datamem|mem[14][6]~1261 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~482 (
// Equation(s):
// \datamem|mem~482_combout  = ( \datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem~481_combout  ) ) ) # ( 
// \datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~481_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[14][6]~1261_combout ),
	.dataf(!\datamem|mem[10][6]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~482 .extended_lut = "off";
defparam \datamem|mem~482 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~482 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[14][6]~1260 (
// Equation(s):
// \datamem|mem[14][6]~1260_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & ((!\i3|result_out_alu [1] & ((\i3|result_out_alu [2]))) # (\i3|result_out_alu [1] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu 
// [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[14][6]~1260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[14][6]~1260 .extended_lut = "off";
defparam \datamem|mem[14][6]~1260 .lut_mask = 64'h003E000000000000;
defparam \datamem|mem[14][6]~1260 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[14][7]~157 (
// Equation(s):
// \datamem|mem[14][7]~157_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[10][6]~113_combout ) # (\datamem|mem[14][6]~1260_combout )) # (\datamem|Decoder1~4_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~4_combout ),
	.datac(!\datamem|mem[10][6]~113_combout ),
	.datad(!\datamem|mem[14][6]~1260_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[14][7]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[14][7]~157 .extended_lut = "off";
defparam \datamem|mem[14][7]~157 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[14][7]~157 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[14][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~482_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~14_combout ),
	.ena(\datamem|mem[14][7]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[14][2] .is_wysiwyg = "true";
defparam \datamem|mem[14][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[46][4]~158 (
// Equation(s):
// \datamem|mem[46][4]~158_combout  = (!\datamem|Decoder1~9_combout  & !\datamem|Decoder2~21_combout )

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder2~21_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[46][4]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[46][4]~158 .extended_lut = "off";
defparam \datamem|mem[46][4]~158 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[46][4]~158 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~483 (
// Equation(s):
// \datamem|mem~483_combout  = ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[50][3]~109_combout ),
	.dataf(!\datamem|mem[46][4]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~483_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~483 .extended_lut = "off";
defparam \datamem|mem~483 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~483 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[46][4]~1259 (
// Equation(s):
// \datamem|mem[46][4]~1259_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[46][4]~1259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[46][4]~1259 .extended_lut = "off";
defparam \datamem|mem[46][4]~1259 .lut_mask = 64'h0000000000600000;
defparam \datamem|mem[46][4]~1259 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~484 (
// Equation(s):
// \datamem|mem~484_combout  = ( \datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem~483_combout  ) ) ) # ( 
// \datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~483_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[46][4]~1259_combout ),
	.dataf(!\datamem|mem[42][0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~484 .extended_lut = "off";
defparam \datamem|mem~484 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~484 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[46][4]~1258 (
// Equation(s):
// \datamem|mem[46][4]~1258_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & ((!\i3|result_out_alu [1] & ((\i3|result_out_alu [2]))) # (\i3|result_out_alu [1] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu 
// [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[46][4]~1258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[46][4]~1258 .extended_lut = "off";
defparam \datamem|mem[46][4]~1258 .lut_mask = 64'h00000000003E0000;
defparam \datamem|mem[46][4]~1258 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[46][7]~161 (
// Equation(s):
// \datamem|mem[46][7]~161_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[42][0]~119_combout ) # (\datamem|mem[46][4]~1258_combout )) # (\datamem|Decoder1~8_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~8_combout ),
	.datac(!\datamem|mem[42][0]~119_combout ),
	.datad(!\datamem|mem[46][4]~1258_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[46][7]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[46][7]~161 .extended_lut = "off";
defparam \datamem|mem[46][7]~161 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[46][7]~161 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[46][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~484_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~18_combout ),
	.ena(\datamem|mem[46][7]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[46][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[46][2] .is_wysiwyg = "true";
defparam \datamem|mem[46][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~17 (
// Equation(s):
// \datamem|Decoder2~17_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~17 .extended_lut = "off";
defparam \datamem|Decoder2~17 .lut_mask = 64'h0000000800000000;
defparam \datamem|Decoder2~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[34][0]~97 (
// Equation(s):
// \datamem|mem[34][0]~97_combout  = (!\datamem|Decoder1~3_combout  & !\datamem|Decoder2~17_combout )

	.dataa(!\datamem|Decoder1~3_combout ),
	.datab(!\datamem|Decoder2~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[34][0]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[34][0]~97 .extended_lut = "off";
defparam \datamem|mem[34][0]~97 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[34][0]~97 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[30][5]~162 (
// Equation(s):
// \datamem|mem[30][5]~162_combout  = (!\datamem|Decoder1~1_combout  & !\datamem|Decoder2~17_combout )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder2~17_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[30][5]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[30][5]~162 .extended_lut = "off";
defparam \datamem|mem[30][5]~162 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[30][5]~162 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~485 (
// Equation(s):
// \datamem|mem~485_combout  = ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[34][0]~97_combout ),
	.dataf(!\datamem|mem[30][5]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~485_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~485 .extended_lut = "off";
defparam \datamem|mem~485 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~485 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[30][5]~1257 (
// Equation(s):
// \datamem|mem[30][5]~1257_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[30][5]~1257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[30][5]~1257 .extended_lut = "off";
defparam \datamem|mem[30][5]~1257 .lut_mask = 64'h0000006000000000;
defparam \datamem|mem[30][5]~1257 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~486 (
// Equation(s):
// \datamem|mem~486_combout  = ( \datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem~485_combout  ) ) ) # ( 
// \datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~485_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[30][5]~1257_combout ),
	.dataf(!\datamem|mem[26][2]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~486 .extended_lut = "off";
defparam \datamem|mem~486 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~486 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[30][5]~1256 (
// Equation(s):
// \datamem|mem[30][5]~1256_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & ((!\i3|result_out_alu [1] & ((\i3|result_out_alu [2]))) # (\i3|result_out_alu [1] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu 
// [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[30][5]~1256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[30][5]~1256 .extended_lut = "off";
defparam \datamem|mem[30][5]~1256 .lut_mask = 64'h0000003E00000000;
defparam \datamem|mem[30][5]~1256 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[30][7]~165 (
// Equation(s):
// \datamem|mem[30][7]~165_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[26][2]~125_combout ) # (\datamem|mem[30][5]~1256_combout )) # (\datamem|Decoder1~0_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~0_combout ),
	.datac(!\datamem|mem[26][2]~125_combout ),
	.datad(!\datamem|mem[30][5]~1256_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[30][7]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[30][7]~165 .extended_lut = "off";
defparam \datamem|mem[30][7]~165 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[30][7]~165 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[30][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~486_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~22_combout ),
	.ena(\datamem|mem[30][7]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[30][2] .is_wysiwyg = "true";
defparam \datamem|mem[30][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[62][4]~1255 (
// Equation(s):
// \datamem|mem[62][4]~1255_combout  = ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[62][4]~1255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[62][4]~1255 .extended_lut = "off";
defparam \datamem|mem[62][4]~1255 .lut_mask = 64'h0000000200000002;
defparam \datamem|mem[62][4]~1255 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder2~30 (
// Equation(s):
// \datamem|Decoder2~30_combout  = ( \i3|result_out_alu [2] & ( !\i3|result_out_alu [1] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [5] & (\i3|result_out_alu [4] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [5]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(!\i3|result_out_alu [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder2~30 .extended_lut = "off";
defparam \datamem|Decoder2~30 .lut_mask = 64'h0000000200000000;
defparam \datamem|Decoder2~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[62][4]~166 (
// Equation(s):
// \datamem|mem[62][4]~166_combout  = (!\datamem|Decoder1~28_combout  & !\datamem|Decoder2~30_combout )

	.dataa(!\datamem|Decoder1~28_combout ),
	.datab(!\datamem|Decoder2~30_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[62][4]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[62][4]~166 .extended_lut = "off";
defparam \datamem|mem[62][4]~166 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[62][4]~166 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~487 (
// Equation(s):
// \datamem|mem~487_combout  = ( \datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [10] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [2] ) ) ) # ( 
// \datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [18] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [26] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[62][4]~1255_combout ),
	.dataf(!\datamem|mem[62][4]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~487_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~487 .extended_lut = "off";
defparam \datamem|mem~487 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~487 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[62][4]~1254 (
// Equation(s):
// \datamem|mem[62][4]~1254_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[62][4]~1254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[62][4]~1254 .extended_lut = "off";
defparam \datamem|mem[62][4]~1254 .lut_mask = 64'h0000000000000060;
defparam \datamem|mem[62][4]~1254 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~488 (
// Equation(s):
// \datamem|mem~488_combout  = ( \datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem~487_combout  ) ) ) # ( 
// \datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~487_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[62][4]~1254_combout ),
	.dataf(!\datamem|mem[58][7]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~488 .extended_lut = "off";
defparam \datamem|mem~488 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~488 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[62][4]~1253 (
// Equation(s):
// \datamem|mem[62][4]~1253_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [3] & ((!\i3|result_out_alu [1] & ((\i3|result_out_alu [2]))) # (\i3|result_out_alu [1] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu 
// [2]))))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[62][4]~1253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[62][4]~1253 .extended_lut = "off";
defparam \datamem|mem[62][4]~1253 .lut_mask = 64'h000000000000003E;
defparam \datamem|mem[62][4]~1253 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[62][7]~169 (
// Equation(s):
// \datamem|mem[62][7]~169_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[58][7]~131_combout ) # (\datamem|mem[62][4]~1253_combout )) # (\datamem|Decoder1~29_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~29_combout ),
	.datac(!\datamem|mem[58][7]~131_combout ),
	.datad(!\datamem|mem[62][4]~1253_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[62][7]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[62][7]~169 .extended_lut = "off";
defparam \datamem|mem[62][7]~169 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[62][7]~169 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[62][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~488_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~26_combout ),
	.ena(\datamem|mem[62][7]~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[62][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[62][2] .is_wysiwyg = "true";
defparam \datamem|mem[62][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~6 (
// Equation(s):
// \datamem|Mux61~6_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[62][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[30][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[46][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[14][2]~q  ) ) )

	.dataa(!\datamem|mem[14][2]~q ),
	.datab(!\datamem|mem[46][2]~q ),
	.datac(!\datamem|mem[30][2]~q ),
	.datad(!\datamem|mem[62][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~6 .extended_lut = "off";
defparam \datamem|Mux61~6 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[22][6]~146 (
// Equation(s):
// \datamem|mem[22][6]~146_combout  = (!\datamem|Decoder1~21_combout  & !\datamem|Decoder2~27_combout )

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder2~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[22][6]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[22][6]~146 .extended_lut = "off";
defparam \datamem|mem[22][6]~146 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[22][6]~146 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~477 (
// Equation(s):
// \datamem|mem~477_combout  = ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[26][2]~127_combout ),
	.dataf(!\datamem|mem[22][6]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~477_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~477 .extended_lut = "off";
defparam \datamem|mem~477 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~477 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[22][6]~1265 (
// Equation(s):
// \datamem|mem[22][6]~1265_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[22][6]~1265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[22][6]~1265 .extended_lut = "off";
defparam \datamem|mem[22][6]~1265 .lut_mask = 64'h0000600000000000;
defparam \datamem|mem[22][6]~1265 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~478 (
// Equation(s):
// \datamem|mem~478_combout  = ( \datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem~477_combout  ) ) ) # ( 
// \datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~477_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[22][6]~1265_combout ),
	.dataf(!\datamem|mem[18][4]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~478 .extended_lut = "off";
defparam \datamem|mem~478 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~478 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[22][6]~1264 (
// Equation(s):
// \datamem|mem[22][6]~1264_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [3] & ((!\i3|result_out_alu [1] & ((!\i3|result_out_alu [2]))) # (\i3|result_out_alu [1] & (!\i3|result_out_alu [0])))) ) ) ) # ( 
// !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[22][6]~1264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[22][6]~1264 .extended_lut = "off";
defparam \datamem|mem[22][6]~1264 .lut_mask = 64'h0001E20000000000;
defparam \datamem|mem[22][6]~1264 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[22][7]~149 (
// Equation(s):
// \datamem|mem[22][7]~149_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[26][2]~127_combout ) # (\datamem|mem[22][6]~1264_combout )) # (\datamem|Decoder1~21_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~21_combout ),
	.datac(!\datamem|mem[26][2]~127_combout ),
	.datad(!\datamem|mem[22][6]~1264_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[22][7]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[22][7]~149 .extended_lut = "off";
defparam \datamem|mem[22][7]~149 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[22][7]~149 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[22][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~478_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~6_combout ),
	.ena(\datamem|mem[22][7]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[22][2] .is_wysiwyg = "true";
defparam \datamem|mem[22][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[54][1]~150 (
// Equation(s):
// \datamem|mem[54][1]~150_combout  = (!\datamem|Decoder1~25_combout  & !\datamem|Decoder2~29_combout )

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder2~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[54][1]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[54][1]~150 .extended_lut = "off";
defparam \datamem|mem[54][1]~150 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[54][1]~150 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~479 (
// Equation(s):
// \datamem|mem~479_combout  = ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[58][7]~133_combout ),
	.dataf(!\datamem|mem[54][1]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~479_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~479 .extended_lut = "off";
defparam \datamem|mem~479 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~479 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[54][1]~1263 (
// Equation(s):
// \datamem|mem[54][1]~1263_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[54][1]~1263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[54][1]~1263 .extended_lut = "off";
defparam \datamem|mem[54][1]~1263 .lut_mask = 64'h0000000000006000;
defparam \datamem|mem[54][1]~1263 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~480 (
// Equation(s):
// \datamem|mem~480_combout  = ( \datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem~479_combout  ) ) ) # ( 
// \datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~479_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[54][1]~1263_combout ),
	.dataf(!\datamem|mem[50][3]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~480 .extended_lut = "off";
defparam \datamem|mem~480 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~480 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[54][1]~1262 (
// Equation(s):
// \datamem|mem[54][1]~1262_combout  = ( \i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [3] & ((!\i3|result_out_alu [1] & ((!\i3|result_out_alu [2]))) # (\i3|result_out_alu [1] & (!\i3|result_out_alu [0])))) ) ) ) # ( 
// !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[54][1]~1262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[54][1]~1262 .extended_lut = "off";
defparam \datamem|mem[54][1]~1262 .lut_mask = 64'h000000000001E200;
defparam \datamem|mem[54][1]~1262 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[54][7]~153 (
// Equation(s):
// \datamem|mem[54][7]~153_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[58][7]~133_combout ) # (\datamem|mem[54][1]~1262_combout )) # (\datamem|Decoder1~25_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~25_combout ),
	.datac(!\datamem|mem[58][7]~133_combout ),
	.datad(!\datamem|mem[54][1]~1262_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[54][7]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[54][7]~153 .extended_lut = "off";
defparam \datamem|mem[54][7]~153 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[54][7]~153 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[54][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~480_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~10_combout ),
	.ena(\datamem|mem[54][7]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[54][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[54][2] .is_wysiwyg = "true";
defparam \datamem|mem[54][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[38][3]~142 (
// Equation(s):
// \datamem|mem[38][3]~142_combout  = (!\datamem|Decoder1~17_combout  & !\datamem|Decoder2~25_combout )

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder2~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[38][3]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[38][3]~142 .extended_lut = "off";
defparam \datamem|mem[38][3]~142 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[38][3]~142 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~475 (
// Equation(s):
// \datamem|mem~475_combout  = ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[42][0]~121_combout ),
	.dataf(!\datamem|mem[38][3]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~475_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~475 .extended_lut = "off";
defparam \datamem|mem~475 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~475 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[38][3]~1267 (
// Equation(s):
// \datamem|mem[38][3]~1267_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[38][3]~1267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[38][3]~1267 .extended_lut = "off";
defparam \datamem|mem[38][3]~1267 .lut_mask = 64'h0000000060000000;
defparam \datamem|mem[38][3]~1267 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~476 (
// Equation(s):
// \datamem|mem~476_combout  = ( \datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem~475_combout  ) ) ) # ( 
// \datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~475_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[38][3]~1267_combout ),
	.dataf(!\datamem|mem[34][0]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~476 .extended_lut = "off";
defparam \datamem|mem~476 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~476 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[38][3]~1266 (
// Equation(s):
// \datamem|mem[38][3]~1266_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [3] & ((!\i3|result_out_alu [1] & ((!\i3|result_out_alu [2]))) # (\i3|result_out_alu [1] & (!\i3|result_out_alu [0])))) ) ) ) # ( 
// \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [0] & (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & \i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[38][3]~1266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[38][3]~1266 .extended_lut = "off";
defparam \datamem|mem[38][3]~1266 .lut_mask = 64'h00000001E2000000;
defparam \datamem|mem[38][3]~1266 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[38][7]~145 (
// Equation(s):
// \datamem|mem[38][7]~145_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[42][0]~121_combout ) # (\datamem|mem[38][3]~1266_combout )) # (\datamem|Decoder1~17_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~17_combout ),
	.datac(!\datamem|mem[42][0]~121_combout ),
	.datad(!\datamem|mem[38][3]~1266_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[38][7]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[38][7]~145 .extended_lut = "off";
defparam \datamem|mem[38][7]~145 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[38][7]~145 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[38][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~476_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~2_combout ),
	.ena(\datamem|mem[38][7]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[38][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[38][2] .is_wysiwyg = "true";
defparam \datamem|mem[38][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~30 (
// Equation(s):
// \datamem|Mux61~30_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[6][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[38][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[54][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[22][2]~q  ) ) )

	.dataa(!\datamem|mem[22][2]~q ),
	.datab(!\datamem|mem[54][2]~q ),
	.datac(!\datamem|mem[38][2]~q ),
	.datad(!\datamem|mem[6][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~30 .extended_lut = "off";
defparam \datamem|Mux61~30 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~31 (
// Equation(s):
// \datamem|Mux61~31_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~30_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~6_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~4_combout  ) ) )

	.dataa(!\datamem|Mux61~4_combout ),
	.datab(!\datamem|Mux61~22_combout ),
	.datac(!\datamem|Mux61~6_combout ),
	.datad(!\datamem|Mux61~30_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~31 .extended_lut = "off";
defparam \datamem|Mux61~31 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~32 (
// Equation(s):
// \datamem|Mux61~32_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~31_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~27_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux61~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux61~25_combout  ) ) )

	.dataa(!\datamem|Mux61~25_combout ),
	.datab(!\datamem|Mux61~29_combout ),
	.datac(!\datamem|Mux61~27_combout ),
	.datad(!\datamem|Mux61~31_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~32 .extended_lut = "off";
defparam \datamem|Mux61~32 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[58] (
// Equation(s):
// \datamem|read_data [58] = ( \datamem|read_data [58] & ( \i3|Memread~q  & ( \datamem|Mux61~32_combout  ) ) ) # ( !\datamem|read_data [58] & ( \i3|Memread~q  & ( \datamem|Mux61~32_combout  ) ) ) # ( \datamem|read_data [58] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux61~32_combout ),
	.datae(!\datamem|read_data [58]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [58]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[58] .extended_lut = "off";
defparam \datamem|read_data[58] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[58] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[58] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[58] .is_wysiwyg = "true";
defparam \i4|readdata[58] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[58]~40 (
// Equation(s):
// \mux1|Y[58]~40_combout  = (!\i2|Alusrc~q  & ((\m2|Mux5~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[58]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[58]~40 .extended_lut = "off";
defparam \mux1|Y[58]~40 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[58]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[58]~58_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[58] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[58] .is_wysiwyg = "true";
defparam \i2|readdata1[58] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux5~0 (
// Equation(s):
// \m1|Mux5~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [58]))) # (\m1|Mux40~5_combout  & (\mux3|Y[58]~58_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [58])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [58]))) ) )

	.dataa(!\mux3|Y[58]~58_combout ),
	.datab(!\i2|readdata1 [58]),
	.datac(!\i3|result_out_alu [58]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux5~0 .extended_lut = "off";
defparam \m1|Mux5~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[57]~57_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[57] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[57] .is_wysiwyg = "true";
defparam \i2|readdata1[57] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[57]~36 (
// Equation(s):
// \mux1|Y[57]~36_combout  = (!\i2|Alusrc~q  & ((\m2|Mux6~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[57]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[57]~36 .extended_lut = "off";
defparam \mux1|Y[57]~36 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[57]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[56]~56_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[56] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[56] .is_wysiwyg = "true";
defparam \i2|readdata1[56] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[56]~41 (
// Equation(s):
// \mux1|Y[56]~41_combout  = (!\i2|Alusrc~q  & ((\m2|Mux7~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[56]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[56]~41 .extended_lut = "off";
defparam \mux1|Y[56]~41 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[56]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1114 (
// Equation(s):
// \datamem|mem~1114_combout  = ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[10][6]~115_combout ),
	.dataf(!\datamem|mem[6][0]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1114 .extended_lut = "off";
defparam \datamem|mem~1114 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1114 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a8 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[55]~55_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[55] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a8~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[55] .is_wysiwyg = "true";
defparam \i2|readdata2[55] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[55]~42 (
// Equation(s):
// \mux1|Y[55]~42_combout  = (!\i2|Alusrc~q  & ((\m2|Mux8~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[55]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[55]~42 .extended_lut = "off";
defparam \mux1|Y[55]~42 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[55]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~986 (
// Equation(s):
// \datamem|mem~986_combout  = ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[10][6]~115_combout ),
	.dataf(!\datamem|mem[6][0]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~986_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~986 .extended_lut = "off";
defparam \datamem|mem~986 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~986 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a9 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[54]~54_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[54] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a9~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[54] .is_wysiwyg = "true";
defparam \i2|readdata2[54] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[54]~31 (
// Equation(s):
// \mux1|Y[54]~31_combout  = (!\i2|Alusrc~q  & ((\m2|Mux9~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[54]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[54]~31 .extended_lut = "off";
defparam \mux1|Y[54]~31 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[54]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~858 (
// Equation(s):
// \datamem|mem~858_combout  = ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[10][6]~115_combout ),
	.dataf(!\datamem|mem[6][0]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~858_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~858 .extended_lut = "off";
defparam \datamem|mem~858 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~858 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a10 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[53]~53_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[53] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a10~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[53] .is_wysiwyg = "true";
defparam \i2|readdata2[53] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[53]~32 (
// Equation(s):
// \mux1|Y[53]~32_combout  = (!\i2|Alusrc~q  & ((\m2|Mux10~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[53]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[53]~32 .extended_lut = "off";
defparam \mux1|Y[53]~32 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[53]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~730 (
// Equation(s):
// \datamem|mem~730_combout  = ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[10][6]~115_combout ),
	.dataf(!\datamem|mem[6][0]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~730_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~730 .extended_lut = "off";
defparam \datamem|mem~730 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~730 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a11 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[52]~52_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[52] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a11~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[52] .is_wysiwyg = "true";
defparam \i2|readdata2[52] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[52]~30 (
// Equation(s):
// \mux1|Y[52]~30_combout  = (!\i2|Alusrc~q  & ((\m2|Mux11~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[52]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[52]~30 .extended_lut = "off";
defparam \mux1|Y[52]~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[52]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~602 (
// Equation(s):
// \datamem|mem~602_combout  = ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[10][6]~115_combout ),
	.dataf(!\datamem|mem[6][0]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~602_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~602 .extended_lut = "off";
defparam \datamem|mem~602 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~602 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a12 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[51]~51_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[51] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a12~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[51] .is_wysiwyg = "true";
defparam \i2|readdata2[51] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[51]~33 (
// Equation(s):
// \mux1|Y[51]~33_combout  = (!\i2|Alusrc~q  & ((\m2|Mux12~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux12~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[51]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[51]~33 .extended_lut = "off";
defparam \mux1|Y[51]~33 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[51]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~201 (
// Equation(s):
// \alu|Add0~201_sumout  = SUM(( \m1|Mux13~0_combout  ) + ( !\mux1|Y[50]~29_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~6  ))
// \alu|Add0~202  = CARRY(( \m1|Mux13~0_combout  ) + ( !\mux1|Y[50]~29_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~6  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[50]~29_combout ),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~201_sumout ),
	.cout(\alu|Add0~202 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~201 .extended_lut = "off";
defparam \alu|Add0~201 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~201 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~225 (
// Equation(s):
// \alu|Add0~225_sumout  = SUM(( \m1|Mux12~0_combout  ) + ( !\mux1|Y[51]~33_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~202  ))
// \alu|Add0~226  = CARRY(( \m1|Mux12~0_combout  ) + ( !\mux1|Y[51]~33_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~202  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[51]~33_combout ),
	.datag(gnd),
	.cin(\alu|Add0~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~225_sumout ),
	.cout(\alu|Add0~226 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~225 .extended_lut = "off";
defparam \alu|Add0~225 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~225 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~56 (
// Equation(s):
// \i3|result_out_alu~56_combout  = ( \alu|Add0~225_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[51]~33_combout  & \m1|Mux12~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux12~0_combout )) # 
// (\mux1|Y[51]~33_combout ))) ) ) # ( !\alu|Add0~225_sumout  & ( (!\mux1|Y[51]~33_combout  & (\m1|Mux12~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[51]~33_combout  & (((\m1|Mux12~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[51]~33_combout ),
	.datab(!\m1|Mux12~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~225_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~56 .extended_lut = "off";
defparam \i3|result_out_alu~56 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~56 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[51] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[51] .is_wysiwyg = "true";
defparam \i3|result_out_alu[51] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux12~0 (
// Equation(s):
// \m2|Mux12~0_combout  = ( \i3|result_out_alu [51] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[51]~51_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [51])))) ) ) # ( !\i3|result_out_alu [51] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[51]~51_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [51])))) ) )

	.dataa(!\mux3|Y[51]~51_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [51]),
	.datae(!\i3|result_out_alu [51]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux12~0 .extended_lut = "off";
defparam \m2|Mux12~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux12~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[51] (
	.clk(\clk~input_o ),
	.d(\m2|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[51] .is_wysiwyg = "true";
defparam \i3|writedata_out[51] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder4~8 (
// Equation(s):
// \datamem|Decoder4~8_combout  = ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( (\i3|result_out_alu [1] & (!\i3|result_out_alu [0] & (!\i3|result_out_alu [5] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [0]),
	.datac(!\i3|result_out_alu [5]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder4~8 .extended_lut = "off";
defparam \datamem|Decoder4~8 .lut_mask = 64'h4000000000000000;
defparam \datamem|Decoder4~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[6][0]~138 (
// Equation(s):
// \datamem|mem[6][0]~138_combout  = (!\datamem|Decoder1~12_combout  & !\datamem|Decoder4~8_combout )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder4~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[6][0]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[6][0]~138 .extended_lut = "off";
defparam \datamem|mem[6][0]~138 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[6][0]~138 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[6][0]~139 (
// Equation(s):
// \datamem|mem[6][0]~139_combout  = (!\datamem|Decoder1~12_combout  & !\datamem|Decoder2~15_combout )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|Decoder2~15_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[6][0]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[6][0]~139 .extended_lut = "off";
defparam \datamem|mem[6][0]~139 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[6][0]~139 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~603 (
// Equation(s):
// \datamem|mem~603_combout  = ( \datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \datamem|mem~602_combout  ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [35] ) ) ) # ( 
// \datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [51] ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [43] ) ) )

	.dataa(!\datamem|mem~602_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[6][0]~138_combout ),
	.dataf(!\datamem|mem[6][0]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~603 .extended_lut = "off";
defparam \datamem|mem~603 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~603 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder0~6 (
// Equation(s):
// \datamem|Decoder0~6_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder0~6 .extended_lut = "off";
defparam \datamem|Decoder0~6 .lut_mask = 64'h0200000000000000;
defparam \datamem|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[6][7]~141 (
// Equation(s):
// \datamem|mem[6][7]~141_combout  = ( \datamem|Decoder4~8_combout  & ( \datamem|Decoder0~6_combout  & ( \i3|Memwrite~q  ) ) ) # ( !\datamem|Decoder4~8_combout  & ( \datamem|Decoder0~6_combout  & ( \i3|Memwrite~q  ) ) ) # ( \datamem|Decoder4~8_combout  & ( 
// !\datamem|Decoder0~6_combout  & ( \i3|Memwrite~q  ) ) ) # ( !\datamem|Decoder4~8_combout  & ( !\datamem|Decoder0~6_combout  & ( (\i3|Memwrite~q  & (((!\datamem|mem[6][0]~139_combout ) # (!\datamem|mem[10][6]~115_combout )) # (\datamem|Decoder1~13_combout 
// ))) ) ) )

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~13_combout ),
	.datac(!\datamem|mem[6][0]~139_combout ),
	.datad(!\datamem|mem[10][6]~115_combout ),
	.datae(!\datamem|Decoder4~8_combout ),
	.dataf(!\datamem|Decoder0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[6][7]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[6][7]~141 .extended_lut = "off";
defparam \datamem|mem[6][7]~141 .lut_mask = 64'h5551555555555555;
defparam \datamem|mem[6][7]~141 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[6][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~603_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[6][7]~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[6][3] .is_wysiwyg = "true";
defparam \datamem|mem[6][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~604 (
// Equation(s):
// \datamem|mem~604_combout  = ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[42][0]~121_combout ),
	.dataf(!\datamem|mem[38][3]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~604 .extended_lut = "off";
defparam \datamem|mem~604 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~604 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~605 (
// Equation(s):
// \datamem|mem~605_combout  = ( \datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem~604_combout  ) ) ) # ( 
// \datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~604_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[38][3]~1267_combout ),
	.dataf(!\datamem|mem[34][0]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~605_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~605 .extended_lut = "off";
defparam \datamem|mem~605 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~605 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[38][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~605_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~2_combout ),
	.ena(\datamem|mem[38][7]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[38][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[38][3] .is_wysiwyg = "true";
defparam \datamem|mem[38][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~606 (
// Equation(s):
// \datamem|mem~606_combout  = ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[26][2]~127_combout ),
	.dataf(!\datamem|mem[22][6]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~606_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~606 .extended_lut = "off";
defparam \datamem|mem~606 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~606 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~607 (
// Equation(s):
// \datamem|mem~607_combout  = ( \datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem~606_combout  ) ) ) # ( 
// \datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~606_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[22][6]~1265_combout ),
	.dataf(!\datamem|mem[18][4]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~607 .extended_lut = "off";
defparam \datamem|mem~607 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~607 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[22][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~607_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~6_combout ),
	.ena(\datamem|mem[22][7]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[22][3] .is_wysiwyg = "true";
defparam \datamem|mem[22][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~608 (
// Equation(s):
// \datamem|mem~608_combout  = ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[58][7]~133_combout ),
	.dataf(!\datamem|mem[54][1]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~608 .extended_lut = "off";
defparam \datamem|mem~608 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~608 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~609 (
// Equation(s):
// \datamem|mem~609_combout  = ( \datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem~608_combout  ) ) ) # ( 
// \datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~608_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[54][1]~1263_combout ),
	.dataf(!\datamem|mem[50][3]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~609_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~609 .extended_lut = "off";
defparam \datamem|mem~609 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~609 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[54][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~609_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~10_combout ),
	.ena(\datamem|mem[54][7]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[54][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[54][3] .is_wysiwyg = "true";
defparam \datamem|mem[54][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~5 (
// Equation(s):
// \datamem|Mux60~5_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[54][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[22][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[38][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[6][3]~q  ) ) )

	.dataa(!\datamem|mem[6][3]~q ),
	.datab(!\datamem|mem[38][3]~q ),
	.datac(!\datamem|mem[22][3]~q ),
	.datad(!\datamem|mem[54][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~5 .extended_lut = "off";
defparam \datamem|Mux60~5 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~610 (
// Equation(s):
// \datamem|mem~610_combout  = ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[18][4]~103_combout ),
	.dataf(!\datamem|mem[14][6]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~610_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~610 .extended_lut = "off";
defparam \datamem|mem~610 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~610 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~611 (
// Equation(s):
// \datamem|mem~611_combout  = ( \datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem~610_combout  ) ) ) # ( 
// \datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~610_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[14][6]~1261_combout ),
	.dataf(!\datamem|mem[10][6]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~611_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~611 .extended_lut = "off";
defparam \datamem|mem~611 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~611 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[14][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~611_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~14_combout ),
	.ena(\datamem|mem[14][7]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[14][3] .is_wysiwyg = "true";
defparam \datamem|mem[14][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~612 (
// Equation(s):
// \datamem|mem~612_combout  = ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[50][3]~109_combout ),
	.dataf(!\datamem|mem[46][4]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~612 .extended_lut = "off";
defparam \datamem|mem~612 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~612 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~613 (
// Equation(s):
// \datamem|mem~613_combout  = ( \datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem~612_combout  ) ) ) # ( 
// \datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~612_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[46][4]~1259_combout ),
	.dataf(!\datamem|mem[42][0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~613_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~613 .extended_lut = "off";
defparam \datamem|mem~613 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~613 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[46][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~613_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~18_combout ),
	.ena(\datamem|mem[46][7]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[46][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[46][3] .is_wysiwyg = "true";
defparam \datamem|mem[46][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~614 (
// Equation(s):
// \datamem|mem~614_combout  = ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[34][0]~97_combout ),
	.dataf(!\datamem|mem[30][5]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~614_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~614 .extended_lut = "off";
defparam \datamem|mem~614 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~614 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~615 (
// Equation(s):
// \datamem|mem~615_combout  = ( \datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem~614_combout  ) ) ) # ( 
// \datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~614_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[30][5]~1257_combout ),
	.dataf(!\datamem|mem[26][2]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~615_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~615 .extended_lut = "off";
defparam \datamem|mem~615 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~615 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[30][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~615_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~22_combout ),
	.ena(\datamem|mem[30][7]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[30][3] .is_wysiwyg = "true";
defparam \datamem|mem[30][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~616 (
// Equation(s):
// \datamem|mem~616_combout  = ( \datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [11] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [3] ) ) ) # ( 
// \datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [19] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [27] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[62][4]~1255_combout ),
	.dataf(!\datamem|mem[62][4]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~616 .extended_lut = "off";
defparam \datamem|mem~616 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~616 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~617 (
// Equation(s):
// \datamem|mem~617_combout  = ( \datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem~616_combout  ) ) ) # ( 
// \datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~616_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[62][4]~1254_combout ),
	.dataf(!\datamem|mem[58][7]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~617_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~617 .extended_lut = "off";
defparam \datamem|mem~617 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~617 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[62][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~617_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~26_combout ),
	.ena(\datamem|mem[62][7]~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[62][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[62][3] .is_wysiwyg = "true";
defparam \datamem|mem[62][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~6 (
// Equation(s):
// \datamem|Mux60~6_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[62][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[30][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[46][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[14][3]~q  ) ) )

	.dataa(!\datamem|mem[14][3]~q ),
	.datab(!\datamem|mem[46][3]~q ),
	.datac(!\datamem|mem[30][3]~q ),
	.datad(!\datamem|mem[62][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~6 .extended_lut = "off";
defparam \datamem|Mux60~6 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~594 (
// Equation(s):
// \datamem|mem~594_combout  = ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[10][6]~112_combout ),
	.dataf(!\datamem|mem[10][6]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~594 .extended_lut = "off";
defparam \datamem|mem~594 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~594 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~595 (
// Equation(s):
// \datamem|mem~595_combout  = ( \datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem~594_combout  ) ) ) # ( 
// \datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~594_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[10][6]~1275_combout ),
	.dataf(!\datamem|mem[10][6]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~595 .extended_lut = "off";
defparam \datamem|mem~595 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~595 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[10][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~595_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~13_combout ),
	.ena(\datamem|mem[10][7]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[10][3] .is_wysiwyg = "true";
defparam \datamem|mem[10][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~596 (
// Equation(s):
// \datamem|mem~596_combout  = ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[42][0]~118_combout ),
	.dataf(!\datamem|mem[42][0]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~596 .extended_lut = "off";
defparam \datamem|mem~596 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~596 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~597 (
// Equation(s):
// \datamem|mem~597_combout  = ( \datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem~596_combout  ) ) ) # ( 
// \datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~596_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[42][0]~1273_combout ),
	.dataf(!\datamem|mem[42][0]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~597_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~597 .extended_lut = "off";
defparam \datamem|mem~597 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~597 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[42][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~597_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~17_combout ),
	.ena(\datamem|mem[42][7]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[42][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[42][3] .is_wysiwyg = "true";
defparam \datamem|mem[42][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~598 (
// Equation(s):
// \datamem|mem~598_combout  = ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[26][2]~124_combout ),
	.dataf(!\datamem|mem[26][2]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~598_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~598 .extended_lut = "off";
defparam \datamem|mem~598 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~598 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~599 (
// Equation(s):
// \datamem|mem~599_combout  = ( \datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem~598_combout  ) ) ) # ( 
// \datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~598_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[26][2]~1271_combout ),
	.dataf(!\datamem|mem[26][2]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~599 .extended_lut = "off";
defparam \datamem|mem~599 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~599 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[26][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~599_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~21_combout ),
	.ena(\datamem|mem[26][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[26][3] .is_wysiwyg = "true";
defparam \datamem|mem[26][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~600 (
// Equation(s):
// \datamem|mem~600_combout  = ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[58][7]~130_combout ),
	.dataf(!\datamem|mem[58][7]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~600 .extended_lut = "off";
defparam \datamem|mem~600 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~600 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~601 (
// Equation(s):
// \datamem|mem~601_combout  = ( \datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem~600_combout  ) ) ) # ( 
// \datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~600_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[58][7]~1269_combout ),
	.dataf(!\datamem|mem[58][7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~601_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~601 .extended_lut = "off";
defparam \datamem|mem~601 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~601 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[58][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~601_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~25_combout ),
	.ena(\datamem|mem[58][7]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[58][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[58][3] .is_wysiwyg = "true";
defparam \datamem|mem[58][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~4 (
// Equation(s):
// \datamem|Mux60~4_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[58][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[26][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[42][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[10][3]~q  ) ) )

	.dataa(!\datamem|mem[10][3]~q ),
	.datab(!\datamem|mem[42][3]~q ),
	.datac(!\datamem|mem[26][3]~q ),
	.datad(!\datamem|mem[58][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~4 .extended_lut = "off";
defparam \datamem|Mux60~4 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~590 (
// Equation(s):
// \datamem|mem~590_combout  = ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[18][4]~100_combout ),
	.dataf(!\datamem|mem[18][4]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~590 .extended_lut = "off";
defparam \datamem|mem~590 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~590 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~591 (
// Equation(s):
// \datamem|mem~591_combout  = ( \datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem~590_combout  ) ) ) # ( 
// \datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~590_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[18][4]~1279_combout ),
	.dataf(!\datamem|mem[18][4]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~591_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~591 .extended_lut = "off";
defparam \datamem|mem~591 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~591 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[18][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~591_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~5_combout ),
	.ena(\datamem|mem[18][7]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[18][3] .is_wysiwyg = "true";
defparam \datamem|mem[18][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~592 (
// Equation(s):
// \datamem|mem~592_combout  = ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[50][3]~106_combout ),
	.dataf(!\datamem|mem[50][3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~592 .extended_lut = "off";
defparam \datamem|mem~592 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~592 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~593 (
// Equation(s):
// \datamem|mem~593_combout  = ( \datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem~592_combout  ) ) ) # ( 
// \datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~592_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[50][3]~1277_combout ),
	.dataf(!\datamem|mem[50][3]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~593_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~593 .extended_lut = "off";
defparam \datamem|mem~593 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~593 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[50][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~593_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~9_combout ),
	.ena(\datamem|mem[50][7]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[50][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[50][3] .is_wysiwyg = "true";
defparam \datamem|mem[50][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~22 (
// Equation(s):
// \datamem|Mux60~22_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[2][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[34][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[50][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[18][3]~q  ) ) )

	.dataa(!\datamem|mem[18][3]~q ),
	.datab(!\datamem|mem[50][3]~q ),
	.datac(!\datamem|mem[34][3]~q ),
	.datad(!\datamem|mem[2][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~22 .extended_lut = "off";
defparam \datamem|Mux60~22 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~23 (
// Equation(s):
// \datamem|Mux60~23_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~4_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~5_combout  ) ) )

	.dataa(!\datamem|Mux60~5_combout ),
	.datab(!\datamem|Mux60~6_combout ),
	.datac(!\datamem|Mux60~4_combout ),
	.datad(!\datamem|Mux60~22_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~23 .extended_lut = "off";
defparam \datamem|Mux60~23 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~559 (
// Equation(s):
// \datamem|mem~559_combout  = ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[8][6]~23_combout ),
	.dataf(!\datamem|mem[8][6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~559_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~559 .extended_lut = "off";
defparam \datamem|mem~559 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~559 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~560 (
// Equation(s):
// \datamem|mem~560_combout  = ( \i3|writedata_out [43] & ( \i3|writedata_out [51] & ( (((\datamem|Decoder4~3_combout  & \i3|writedata_out [35])) # (\datamem|Decoder2~6_combout )) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( 
// \i3|writedata_out [51] & ( (!\datamem|Decoder1~13_combout  & ((!\datamem|Decoder4~3_combout  & (\datamem|Decoder2~6_combout )) # (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [35])))) ) ) ) # ( \i3|writedata_out [43] & 
// ( !\i3|writedata_out [51] & ( ((\datamem|Decoder4~3_combout  & ((\i3|writedata_out [35]) # (\datamem|Decoder2~6_combout )))) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( !\i3|writedata_out [51] & ( (!\datamem|Decoder1~13_combout 
//  & (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [35]))) ) ) )

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder4~3_combout ),
	.datac(!\datamem|Decoder2~6_combout ),
	.datad(!\i3|writedata_out [35]),
	.datae(!\i3|writedata_out [43]),
	.dataf(!\i3|writedata_out [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~560 .extended_lut = "off";
defparam \datamem|mem~560 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~560 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~561 (
// Equation(s):
// \datamem|mem~561_combout  = ( \datamem|mem~560_combout  & ( (!\datamem|Decoder1~12_combout ) # (\i3|writedata_out [59]) ) ) # ( !\datamem|mem~560_combout  & ( (!\datamem|Decoder1~12_combout  & (\datamem|mem[8][6]~22_combout  & ((\datamem|mem~559_combout 
// )))) # (\datamem|Decoder1~12_combout  & (((\i3|writedata_out [59])))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|mem[8][6]~22_combout ),
	.datac(!\i3|writedata_out [59]),
	.datad(!\datamem|mem~559_combout ),
	.datae(!\datamem|mem~560_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~561_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~561 .extended_lut = "off";
defparam \datamem|mem~561 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~561 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[8][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~561_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[8][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[8][3] .is_wysiwyg = "true";
defparam \datamem|mem[8][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~562 (
// Equation(s):
// \datamem|mem~562_combout  = ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[40][4]~31_combout ),
	.dataf(!\datamem|mem[40][4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~562_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~562 .extended_lut = "off";
defparam \datamem|mem~562 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~562 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~563 (
// Equation(s):
// \datamem|mem~563_combout  = ( \i3|writedata_out [43] & ( \i3|writedata_out [51] & ( (((\datamem|Decoder4~4_combout  & \i3|writedata_out [35])) # (\datamem|Decoder2~8_combout )) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( 
// \i3|writedata_out [51] & ( (!\datamem|Decoder1~17_combout  & ((!\datamem|Decoder4~4_combout  & (\datamem|Decoder2~8_combout )) # (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [35])))) ) ) ) # ( \i3|writedata_out [43] & 
// ( !\i3|writedata_out [51] & ( ((\datamem|Decoder4~4_combout  & ((\i3|writedata_out [35]) # (\datamem|Decoder2~8_combout )))) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( !\i3|writedata_out [51] & ( (!\datamem|Decoder1~17_combout 
//  & (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [35]))) ) ) )

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder4~4_combout ),
	.datac(!\datamem|Decoder2~8_combout ),
	.datad(!\i3|writedata_out [35]),
	.datae(!\i3|writedata_out [43]),
	.dataf(!\i3|writedata_out [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~563_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~563 .extended_lut = "off";
defparam \datamem|mem~563 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~563 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~564 (
// Equation(s):
// \datamem|mem~564_combout  = ( \datamem|mem~563_combout  & ( (!\datamem|Decoder1~16_combout ) # (\i3|writedata_out [59]) ) ) # ( !\datamem|mem~563_combout  & ( (!\datamem|Decoder1~16_combout  & (\datamem|mem[40][4]~30_combout  & ((\datamem|mem~562_combout 
// )))) # (\datamem|Decoder1~16_combout  & (((\i3|writedata_out [59])))) ) )

	.dataa(!\datamem|Decoder1~16_combout ),
	.datab(!\datamem|mem[40][4]~30_combout ),
	.datac(!\i3|writedata_out [59]),
	.datad(!\datamem|mem~562_combout ),
	.datae(!\datamem|mem~563_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~564 .extended_lut = "off";
defparam \datamem|mem~564 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~564 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[40][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~564_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[40][7]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[40][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[40][3] .is_wysiwyg = "true";
defparam \datamem|mem[40][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~565 (
// Equation(s):
// \datamem|mem~565_combout  = ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[24][1]~38_combout ),
	.dataf(!\datamem|mem[24][1]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~565_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~565 .extended_lut = "off";
defparam \datamem|mem~565 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~565 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~566 (
// Equation(s):
// \datamem|mem~566_combout  = ( \i3|writedata_out [43] & ( \i3|writedata_out [51] & ( (((\datamem|Decoder4~5_combout  & \i3|writedata_out [35])) # (\datamem|Decoder2~10_combout )) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( 
// \i3|writedata_out [51] & ( (!\datamem|Decoder1~21_combout  & ((!\datamem|Decoder4~5_combout  & (\datamem|Decoder2~10_combout )) # (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [35])))) ) ) ) # ( \i3|writedata_out [43] 
// & ( !\i3|writedata_out [51] & ( ((\datamem|Decoder4~5_combout  & ((\i3|writedata_out [35]) # (\datamem|Decoder2~10_combout )))) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( !\i3|writedata_out [51] & ( 
// (!\datamem|Decoder1~21_combout  & (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [35]))) ) ) )

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder4~5_combout ),
	.datac(!\datamem|Decoder2~10_combout ),
	.datad(!\i3|writedata_out [35]),
	.datae(!\i3|writedata_out [43]),
	.dataf(!\i3|writedata_out [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~566_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~566 .extended_lut = "off";
defparam \datamem|mem~566 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~566 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~567 (
// Equation(s):
// \datamem|mem~567_combout  = ( \datamem|mem~566_combout  & ( (!\datamem|Decoder1~20_combout ) # (\i3|writedata_out [59]) ) ) # ( !\datamem|mem~566_combout  & ( (!\datamem|Decoder1~20_combout  & (\datamem|mem[24][1]~37_combout  & ((\datamem|mem~565_combout 
// )))) # (\datamem|Decoder1~20_combout  & (((\i3|writedata_out [59])))) ) )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|mem[24][1]~37_combout ),
	.datac(!\i3|writedata_out [59]),
	.datad(!\datamem|mem~565_combout ),
	.datae(!\datamem|mem~566_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~567_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~567 .extended_lut = "off";
defparam \datamem|mem~567 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~567 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[24][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~567_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[24][7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[24][3] .is_wysiwyg = "true";
defparam \datamem|mem[24][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~568 (
// Equation(s):
// \datamem|mem~568_combout  = ( \i3|writedata_out [11] & ( ((!\datamem|Decoder0~3_combout  & (!\datamem|mem[56][3]~q )) # (\datamem|Decoder0~3_combout  & ((\i3|writedata_out [3])))) # (\datamem|Decoder1~26_combout ) ) ) # ( !\i3|writedata_out [11] & ( 
// (!\datamem|Decoder1~26_combout  & ((!\datamem|Decoder0~3_combout  & (!\datamem|mem[56][3]~q )) # (\datamem|Decoder0~3_combout  & ((\i3|writedata_out [3]))))) ) )

	.dataa(!\datamem|mem[56][3]~q ),
	.datab(!\datamem|Decoder1~26_combout ),
	.datac(!\datamem|Decoder0~3_combout ),
	.datad(!\i3|writedata_out [3]),
	.datae(!\i3|writedata_out [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~568 .extended_lut = "off";
defparam \datamem|mem~568 .lut_mask = 64'h808CB3BF808CB3BF;
defparam \datamem|mem~568 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~569 (
// Equation(s):
// \datamem|mem~569_combout  = ( \datamem|mem~568_combout  & ( (!\datamem|Decoder1~27_combout  & ((!\datamem|Decoder2~13_combout ) # ((\i3|writedata_out [19])))) # (\datamem|Decoder1~27_combout  & (((\i3|writedata_out [27])))) ) ) # ( 
// !\datamem|mem~568_combout  & ( (!\datamem|Decoder1~27_combout  & (\datamem|Decoder2~13_combout  & ((\i3|writedata_out [19])))) # (\datamem|Decoder1~27_combout  & (((\i3|writedata_out [27])))) ) )

	.dataa(!\datamem|Decoder2~13_combout ),
	.datab(!\datamem|Decoder1~27_combout ),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem~568_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~569 .extended_lut = "off";
defparam \datamem|mem~569 .lut_mask = 64'h03478BCF03478BCF;
defparam \datamem|mem~569 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~570 (
// Equation(s):
// \datamem|mem~570_combout  = ( \datamem|mem~569_combout  & ( (!\datamem|Decoder1~25_combout  & ((!\datamem|Decoder4~6_combout ) # ((\i3|writedata_out [35])))) # (\datamem|Decoder1~25_combout  & (((\i3|writedata_out [43])))) ) ) # ( 
// !\datamem|mem~569_combout  & ( (!\datamem|Decoder1~25_combout  & (\datamem|Decoder4~6_combout  & (\i3|writedata_out [35]))) # (\datamem|Decoder1~25_combout  & (((\i3|writedata_out [43])))) ) )

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder4~6_combout ),
	.datac(!\i3|writedata_out [35]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem~569_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~570_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~570 .extended_lut = "off";
defparam \datamem|mem~570 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~570 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~571 (
// Equation(s):
// \datamem|mem~571_combout  = ( \datamem|mem~570_combout  & ( (!\datamem|Decoder1~24_combout  & (\datamem|Decoder2~12_combout  & ((!\i3|writedata_out [51])))) # (\datamem|Decoder1~24_combout  & (((!\i3|writedata_out [59])))) ) ) # ( 
// !\datamem|mem~570_combout  & ( (!\datamem|Decoder1~24_combout  & ((!\datamem|Decoder2~12_combout ) # ((!\i3|writedata_out [51])))) # (\datamem|Decoder1~24_combout  & (((!\i3|writedata_out [59])))) ) )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|Decoder2~12_combout ),
	.datac(!\i3|writedata_out [59]),
	.datad(!\i3|writedata_out [51]),
	.datae(!\datamem|mem~570_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~571_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~571 .extended_lut = "off";
defparam \datamem|mem~571 .lut_mask = 64'hFAD87250FAD87250;
defparam \datamem|mem~571 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[56][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~571_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i3|Memwrite~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[56][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[56][3] .is_wysiwyg = "true";
defparam \datamem|mem[56][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~0 (
// Equation(s):
// \datamem|Mux60~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[56][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[24][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[40][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[8][3]~q  ) ) )

	.dataa(!\datamem|mem[8][3]~q ),
	.datab(!\datamem|mem[40][3]~q ),
	.datac(!\datamem|mem[24][3]~q ),
	.datad(!\datamem|mem[56][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~0 .extended_lut = "off";
defparam \datamem|Mux60~0 .lut_mask = 64'h555533330F0FFF00;
defparam \datamem|Mux60~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~553 (
// Equation(s):
// \datamem|mem~553_combout  = ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[16][2]~9_combout ),
	.dataf(!\datamem|mem[16][2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~553_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~553 .extended_lut = "off";
defparam \datamem|mem~553 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~553 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~554 (
// Equation(s):
// \datamem|mem~554_combout  = ( \i3|writedata_out [43] & ( \i3|writedata_out [51] & ( (((\datamem|Decoder4~1_combout  & \i3|writedata_out [35])) # (\datamem|Decoder2~2_combout )) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( 
// \i3|writedata_out [51] & ( (!\datamem|Decoder1~5_combout  & ((!\datamem|Decoder4~1_combout  & (\datamem|Decoder2~2_combout )) # (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [35])))) ) ) ) # ( \i3|writedata_out [43] & 
// ( !\i3|writedata_out [51] & ( ((\datamem|Decoder4~1_combout  & ((\i3|writedata_out [35]) # (\datamem|Decoder2~2_combout )))) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( !\i3|writedata_out [51] & ( (!\datamem|Decoder1~5_combout  
// & (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [35]))) ) ) )

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder4~1_combout ),
	.datac(!\datamem|Decoder2~2_combout ),
	.datad(!\i3|writedata_out [35]),
	.datae(!\i3|writedata_out [43]),
	.dataf(!\i3|writedata_out [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~554_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~554 .extended_lut = "off";
defparam \datamem|mem~554 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~554 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~555 (
// Equation(s):
// \datamem|mem~555_combout  = ( \datamem|mem~554_combout  & ( (!\datamem|Decoder1~4_combout ) # (\i3|writedata_out [59]) ) ) # ( !\datamem|mem~554_combout  & ( (!\datamem|Decoder1~4_combout  & (\datamem|mem[16][2]~8_combout  & ((\datamem|mem~553_combout 
// )))) # (\datamem|Decoder1~4_combout  & (((\i3|writedata_out [59])))) ) )

	.dataa(!\datamem|Decoder1~4_combout ),
	.datab(!\datamem|mem[16][2]~8_combout ),
	.datac(!\i3|writedata_out [59]),
	.datad(!\datamem|mem~553_combout ),
	.datae(!\datamem|mem~554_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~555 .extended_lut = "off";
defparam \datamem|mem~555 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~555 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[16][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~555_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[16][7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[16][3] .is_wysiwyg = "true";
defparam \datamem|mem[16][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~556 (
// Equation(s):
// \datamem|mem~556_combout  = ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[48][7]~16_combout ),
	.dataf(!\datamem|mem[48][7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~556 .extended_lut = "off";
defparam \datamem|mem~556 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~556 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~557 (
// Equation(s):
// \datamem|mem~557_combout  = ( \i3|writedata_out [43] & ( \i3|writedata_out [51] & ( (((\datamem|Decoder4~2_combout  & \i3|writedata_out [35])) # (\datamem|Decoder2~4_combout )) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( 
// \i3|writedata_out [51] & ( (!\datamem|Decoder1~9_combout  & ((!\datamem|Decoder4~2_combout  & (\datamem|Decoder2~4_combout )) # (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [35])))) ) ) ) # ( \i3|writedata_out [43] & 
// ( !\i3|writedata_out [51] & ( ((\datamem|Decoder4~2_combout  & ((\i3|writedata_out [35]) # (\datamem|Decoder2~4_combout )))) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( !\i3|writedata_out [51] & ( (!\datamem|Decoder1~9_combout  
// & (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [35]))) ) ) )

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder4~2_combout ),
	.datac(!\datamem|Decoder2~4_combout ),
	.datad(!\i3|writedata_out [35]),
	.datae(!\i3|writedata_out [43]),
	.dataf(!\i3|writedata_out [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~557_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~557 .extended_lut = "off";
defparam \datamem|mem~557 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~557 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~558 (
// Equation(s):
// \datamem|mem~558_combout  = ( \datamem|mem~557_combout  & ( (!\datamem|Decoder1~8_combout ) # (\i3|writedata_out [59]) ) ) # ( !\datamem|mem~557_combout  & ( (!\datamem|Decoder1~8_combout  & (\datamem|mem[48][7]~15_combout  & ((\datamem|mem~556_combout 
// )))) # (\datamem|Decoder1~8_combout  & (((\i3|writedata_out [59])))) ) )

	.dataa(!\datamem|Decoder1~8_combout ),
	.datab(!\datamem|mem[48][7]~15_combout ),
	.datac(!\i3|writedata_out [59]),
	.datad(!\datamem|mem~556_combout ),
	.datae(!\datamem|mem~557_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~558_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~558 .extended_lut = "off";
defparam \datamem|mem~558 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~558 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[48][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~558_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[48][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[48][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[48][3] .is_wysiwyg = "true";
defparam \datamem|mem[48][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~18 (
// Equation(s):
// \datamem|Mux60~18_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[0][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[32][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[48][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[16][3]~q  ) ) )

	.dataa(!\datamem|mem[16][3]~q ),
	.datab(!\datamem|mem[48][3]~q ),
	.datac(!\datamem|mem[32][3]~q ),
	.datad(!\datamem|mem[0][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~18 .extended_lut = "off";
defparam \datamem|Mux60~18 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~579 (
// Equation(s):
// \datamem|mem~579_combout  = ( \datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[16][2]~72_combout ),
	.dataf(!\datamem|mem[12][4]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~579_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~579 .extended_lut = "off";
defparam \datamem|mem~579 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~579 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~580 (
// Equation(s):
// \datamem|mem~580_combout  = ( \datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem~579_combout  ) ) ) # ( 
// \datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~579_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[12][4]~1289_combout ),
	.dataf(!\datamem|mem[8][6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~580 .extended_lut = "off";
defparam \datamem|mem~580 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~580 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[12][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~580_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~15_combout ),
	.ena(\datamem|mem[12][7]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[12][3] .is_wysiwyg = "true";
defparam \datamem|mem[12][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~581 (
// Equation(s):
// \datamem|mem~581_combout  = ( \datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[48][7]~77_combout ),
	.dataf(!\datamem|mem[44][7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~581 .extended_lut = "off";
defparam \datamem|mem~581 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~581 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~582 (
// Equation(s):
// \datamem|mem~582_combout  = ( \datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem~581_combout  ) ) ) # ( 
// \datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~581_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[44][7]~1287_combout ),
	.dataf(!\datamem|mem[40][4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~582 .extended_lut = "off";
defparam \datamem|mem~582 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~582 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[44][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~582_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~19_combout ),
	.ena(\datamem|mem[44][7]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[44][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[44][3] .is_wysiwyg = "true";
defparam \datamem|mem[44][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~583 (
// Equation(s):
// \datamem|mem~583_combout  = ( \datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[32][5]~82_combout ),
	.dataf(!\datamem|mem[28][3]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~583_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~583 .extended_lut = "off";
defparam \datamem|mem~583 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~583 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~584 (
// Equation(s):
// \datamem|mem~584_combout  = ( \datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem~583_combout  ) ) ) # ( 
// \datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~583_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[28][3]~1285_combout ),
	.dataf(!\datamem|mem[24][1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~584 .extended_lut = "off";
defparam \datamem|mem~584 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~584 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[28][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~584_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~23_combout ),
	.ena(\datamem|mem[28][7]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[28][3] .is_wysiwyg = "true";
defparam \datamem|mem[28][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~585 (
// Equation(s):
// \datamem|mem~585_combout  = ( \datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[60][7]~87_combout ),
	.dataf(!\datamem|mem[60][7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~585_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~585 .extended_lut = "off";
defparam \datamem|mem~585 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~585 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~586 (
// Equation(s):
// \datamem|mem~586_combout  = ( \datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem~585_combout  ) ) ) # ( 
// \datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~585_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[60][7]~1283_combout ),
	.dataf(!\datamem|mem[56][1]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~586 .extended_lut = "off";
defparam \datamem|mem~586 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~586 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[60][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~586_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~27_combout ),
	.ena(\datamem|mem[60][7]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[60][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[60][3] .is_wysiwyg = "true";
defparam \datamem|mem[60][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~2 (
// Equation(s):
// \datamem|Mux60~2_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[60][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[28][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[44][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[12][3]~q  ) ) )

	.dataa(!\datamem|mem[12][3]~q ),
	.datab(!\datamem|mem[44][3]~q ),
	.datac(!\datamem|mem[28][3]~q ),
	.datad(!\datamem|mem[60][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~2 .extended_lut = "off";
defparam \datamem|Mux60~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~575 (
// Equation(s):
// \datamem|mem~575_combout  = ( \datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[24][1]~62_combout ),
	.dataf(!\datamem|mem[20][3]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~575_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~575 .extended_lut = "off";
defparam \datamem|mem~575 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~575 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~576 (
// Equation(s):
// \datamem|mem~576_combout  = ( \datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem~575_combout  ) ) ) # ( 
// \datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~575_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[20][3]~1293_combout ),
	.dataf(!\datamem|mem[16][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~576 .extended_lut = "off";
defparam \datamem|mem~576 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~576 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[20][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~576_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~7_combout ),
	.ena(\datamem|mem[20][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[20][3] .is_wysiwyg = "true";
defparam \datamem|mem[20][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~577 (
// Equation(s):
// \datamem|mem~577_combout  = ( \datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[56][1]~67_combout ),
	.dataf(!\datamem|mem[52][1]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~577 .extended_lut = "off";
defparam \datamem|mem~577 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~577 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~578 (
// Equation(s):
// \datamem|mem~578_combout  = ( \datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem~577_combout  ) ) ) # ( 
// \datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~577_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[52][1]~1291_combout ),
	.dataf(!\datamem|mem[48][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~578_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~578 .extended_lut = "off";
defparam \datamem|mem~578 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~578 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[52][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~578_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~11_combout ),
	.ena(\datamem|mem[52][7]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[52][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[52][3] .is_wysiwyg = "true";
defparam \datamem|mem[52][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~573 (
// Equation(s):
// \datamem|mem~573_combout  = ( \datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[40][4]~57_combout ),
	.dataf(!\datamem|mem[36][0]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~573 .extended_lut = "off";
defparam \datamem|mem~573 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~573 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~574 (
// Equation(s):
// \datamem|mem~574_combout  = ( \datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem~573_combout  ) ) ) # ( 
// \datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~573_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[36][0]~1295_combout ),
	.dataf(!\datamem|mem[32][5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~574_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~574 .extended_lut = "off";
defparam \datamem|mem~574 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~574 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[36][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~574_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~3_combout ),
	.ena(\datamem|mem[36][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[36][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[36][3] .is_wysiwyg = "true";
defparam \datamem|mem[36][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~26 (
// Equation(s):
// \datamem|Mux60~26_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[4][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[36][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[52][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[20][3]~q  ) ) )

	.dataa(!\datamem|mem[20][3]~q ),
	.datab(!\datamem|mem[52][3]~q ),
	.datac(!\datamem|mem[36][3]~q ),
	.datad(!\datamem|mem[4][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~26 .extended_lut = "off";
defparam \datamem|Mux60~26 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~27 (
// Equation(s):
// \datamem|Mux60~27_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~26_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~2_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~0_combout  ) ) )

	.dataa(!\datamem|Mux60~0_combout ),
	.datab(!\datamem|Mux60~18_combout ),
	.datac(!\datamem|Mux60~2_combout ),
	.datad(!\datamem|Mux60~26_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~27 .extended_lut = "off";
defparam \datamem|Mux60~27 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~624 (
// Equation(s):
// \datamem|mem~624_combout  = ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[9][4]~185_combout ),
	.dataf(!\datamem|mem[9][4]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~624 .extended_lut = "off";
defparam \datamem|mem~624 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~624 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~625 (
// Equation(s):
// \datamem|mem~625_combout  = ( \datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem~624_combout  ) ) ) # ( 
// \datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~624_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[9][4]~1245_combout ),
	.dataf(!\datamem|mem[9][4]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~625 .extended_lut = "off";
defparam \datamem|mem~625 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~625 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[9][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~625_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~46_combout ),
	.ena(\datamem|mem[9][7]~1244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[9][3] .is_wysiwyg = "true";
defparam \datamem|mem[9][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~626 (
// Equation(s):
// \datamem|mem~626_combout  = ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[41][4]~190_combout ),
	.dataf(!\datamem|mem[41][4]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~626 .extended_lut = "off";
defparam \datamem|mem~626 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~626 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~627 (
// Equation(s):
// \datamem|mem~627_combout  = ( \datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem~626_combout  ) ) ) # ( 
// \datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~626_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[41][4]~1243_combout ),
	.dataf(!\datamem|mem[41][4]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~627 .extended_lut = "off";
defparam \datamem|mem~627 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~627 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[41][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~627_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~50_combout ),
	.ena(\datamem|mem[41][7]~1242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[41][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[41][3] .is_wysiwyg = "true";
defparam \datamem|mem[41][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~628 (
// Equation(s):
// \datamem|mem~628_combout  = ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[25][6]~195_combout ),
	.dataf(!\datamem|mem[25][6]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~628 .extended_lut = "off";
defparam \datamem|mem~628 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~628 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~629 (
// Equation(s):
// \datamem|mem~629_combout  = ( \datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem~628_combout  ) ) ) # ( 
// \datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~628_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[25][6]~1241_combout ),
	.dataf(!\datamem|mem[25][6]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~629 .extended_lut = "off";
defparam \datamem|mem~629 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~629 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[25][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~629_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~54_combout ),
	.ena(\datamem|mem[25][7]~1240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[25][3] .is_wysiwyg = "true";
defparam \datamem|mem[25][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~630 (
// Equation(s):
// \datamem|mem~630_combout  = ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[57][2]~200_combout ),
	.dataf(!\datamem|mem[57][2]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~630 .extended_lut = "off";
defparam \datamem|mem~630 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~630 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~631 (
// Equation(s):
// \datamem|mem~631_combout  = ( \datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem~630_combout  ) ) ) # ( 
// \datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~630_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[57][2]~1239_combout ),
	.dataf(!\datamem|mem[57][2]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~631 .extended_lut = "off";
defparam \datamem|mem~631 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~631 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[57][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~631_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~58_combout ),
	.ena(\datamem|mem[57][7]~1238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[57][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[57][3] .is_wysiwyg = "true";
defparam \datamem|mem[57][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~9 (
// Equation(s):
// \datamem|Mux60~9_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[57][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[25][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[41][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[9][3]~q  ) ) )

	.dataa(!\datamem|mem[9][3]~q ),
	.datab(!\datamem|mem[41][3]~q ),
	.datac(!\datamem|mem[25][3]~q ),
	.datad(!\datamem|mem[57][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~9 .extended_lut = "off";
defparam \datamem|Mux60~9 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~620 (
// Equation(s):
// \datamem|mem~620_combout  = ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[17][7]~175_combout ),
	.dataf(!\datamem|mem[17][7]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~620 .extended_lut = "off";
defparam \datamem|mem~620 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~620 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~621 (
// Equation(s):
// \datamem|mem~621_combout  = ( \datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem~620_combout  ) ) ) # ( 
// \datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~620_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[17][7]~1249_combout ),
	.dataf(!\datamem|mem[17][7]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~621 .extended_lut = "off";
defparam \datamem|mem~621 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~621 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[17][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~621_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~38_combout ),
	.ena(\datamem|mem[17][7]~1248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[17][3] .is_wysiwyg = "true";
defparam \datamem|mem[17][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~622 (
// Equation(s):
// \datamem|mem~622_combout  = ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[49][7]~180_combout ),
	.dataf(!\datamem|mem[49][7]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~622_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~622 .extended_lut = "off";
defparam \datamem|mem~622 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~622 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~623 (
// Equation(s):
// \datamem|mem~623_combout  = ( \datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem~622_combout  ) ) ) # ( 
// \datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~622_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[49][7]~1247_combout ),
	.dataf(!\datamem|mem[49][7]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~623_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~623 .extended_lut = "off";
defparam \datamem|mem~623 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~623 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[49][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~623_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~42_combout ),
	.ena(\datamem|mem[49][7]~1246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[49][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[49][3] .is_wysiwyg = "true";
defparam \datamem|mem[49][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[33][3]~171 (
// Equation(s):
// \datamem|mem[33][3]~171_combout  = (!\datamem|Decoder2~31_combout  & !\datamem|Decoder1~32_combout )

	.dataa(!\datamem|Decoder2~31_combout ),
	.datab(!\datamem|Decoder1~32_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[33][3]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[33][3]~171 .extended_lut = "off";
defparam \datamem|mem[33][3]~171 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[33][3]~171 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~618 (
// Equation(s):
// \datamem|mem~618_combout  = ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[33][3]~170_combout ),
	.dataf(!\datamem|mem[33][3]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~618_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~618 .extended_lut = "off";
defparam \datamem|mem~618 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~618 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[33][3]~1251 (
// Equation(s):
// \datamem|mem[33][3]~1251_combout  = ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [1] & (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & \i3|result_out_alu [4]))) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[33][3]~1251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[33][3]~1251 .extended_lut = "off";
defparam \datamem|mem[33][3]~1251 .lut_mask = 64'h0002000000020000;
defparam \datamem|mem[33][3]~1251 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~619 (
// Equation(s):
// \datamem|mem~619_combout  = ( \datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem~618_combout  ) ) ) # ( 
// \datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~618_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[33][3]~1251_combout ),
	.dataf(!\datamem|mem[33][3]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~619_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~619 .extended_lut = "off";
defparam \datamem|mem~619 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~619 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[33][7]~1250 (
// Equation(s):
// \datamem|mem[33][7]~1250_combout  = ( \i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( 
// (\i3|result_out_alu [3] & (\i3|result_out_alu [4] & ((\i3|result_out_alu [2]) # (\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[33][7]~1250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[33][7]~1250 .extended_lut = "off";
defparam \datamem|mem[33][7]~1250 .lut_mask = 64'h0000000000078000;
defparam \datamem|mem[33][7]~1250 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[33][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~619_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~34_combout ),
	.ena(\datamem|mem[33][7]~1250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[33][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[33][3] .is_wysiwyg = "true";
defparam \datamem|mem[33][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~20 (
// Equation(s):
// \datamem|Mux60~20_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[1][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[33][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[49][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[17][3]~q  ) ) )

	.dataa(!\datamem|mem[17][3]~q ),
	.datab(!\datamem|mem[49][3]~q ),
	.datac(!\datamem|mem[33][3]~q ),
	.datad(!\datamem|mem[1][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~20 .extended_lut = "off";
defparam \datamem|Mux60~20 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~640 (
// Equation(s):
// \datamem|mem~640_combout  = ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[17][7]~178_combout ),
	.dataf(!\datamem|mem[13][4]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~640 .extended_lut = "off";
defparam \datamem|mem~640 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~640 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~641 (
// Equation(s):
// \datamem|mem~641_combout  = ( \datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem~640_combout  ) ) ) # ( 
// \datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~640_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[13][4]~1230_combout ),
	.dataf(!\datamem|mem[9][4]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~641 .extended_lut = "off";
defparam \datamem|mem~641 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~641 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[13][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~641_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~44_combout ),
	.ena(\datamem|mem[13][7]~1229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[13][3] .is_wysiwyg = "true";
defparam \datamem|mem[13][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~642 (
// Equation(s):
// \datamem|mem~642_combout  = ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[49][7]~183_combout ),
	.dataf(!\datamem|mem[45][2]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~642 .extended_lut = "off";
defparam \datamem|mem~642 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~642 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~643 (
// Equation(s):
// \datamem|mem~643_combout  = ( \datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem~642_combout  ) ) ) # ( 
// \datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~642_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[45][2]~1228_combout ),
	.dataf(!\datamem|mem[41][4]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~643 .extended_lut = "off";
defparam \datamem|mem~643 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~643 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[45][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~643_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~48_combout ),
	.ena(\datamem|mem[45][7]~1227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[45][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[45][3] .is_wysiwyg = "true";
defparam \datamem|mem[45][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~644 (
// Equation(s):
// \datamem|mem~644_combout  = ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[33][3]~173_combout ),
	.dataf(!\datamem|mem[29][6]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~644 .extended_lut = "off";
defparam \datamem|mem~644 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~644 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~645 (
// Equation(s):
// \datamem|mem~645_combout  = ( \datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem~644_combout  ) ) ) # ( 
// \datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~644_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[29][6]~1226_combout ),
	.dataf(!\datamem|mem[25][6]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~645 .extended_lut = "off";
defparam \datamem|mem~645 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~645 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[29][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~645_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~52_combout ),
	.ena(\datamem|mem[29][7]~1225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[29][3] .is_wysiwyg = "true";
defparam \datamem|mem[29][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~646 (
// Equation(s):
// \datamem|mem~646_combout  = ( \datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[61][7]~226_combout ),
	.dataf(!\datamem|mem[61][7]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~646 .extended_lut = "off";
defparam \datamem|mem~646 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~646 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~647 (
// Equation(s):
// \datamem|mem~647_combout  = ( \datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem~646_combout  ) ) ) # ( 
// \datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~646_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[61][7]~1224_combout ),
	.dataf(!\datamem|mem[57][2]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~647 .extended_lut = "off";
defparam \datamem|mem~647 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~647 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[61][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~647_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~56_combout ),
	.ena(\datamem|mem[61][7]~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[61][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[61][3] .is_wysiwyg = "true";
defparam \datamem|mem[61][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~11 (
// Equation(s):
// \datamem|Mux60~11_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[61][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[29][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[45][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[13][3]~q  ) ) )

	.dataa(!\datamem|mem[13][3]~q ),
	.datab(!\datamem|mem[45][3]~q ),
	.datac(!\datamem|mem[29][3]~q ),
	.datad(!\datamem|mem[61][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~11 .extended_lut = "off";
defparam \datamem|Mux60~11 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~636 (
// Equation(s):
// \datamem|mem~636_combout  = ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[25][6]~198_combout ),
	.dataf(!\datamem|mem[21][3]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~636 .extended_lut = "off";
defparam \datamem|mem~636 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~636 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~637 (
// Equation(s):
// \datamem|mem~637_combout  = ( \datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem~636_combout  ) ) ) # ( 
// \datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~636_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[21][3]~1234_combout ),
	.dataf(!\datamem|mem[17][7]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~637 .extended_lut = "off";
defparam \datamem|mem~637 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~637 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[21][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~637_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~36_combout ),
	.ena(\datamem|mem[21][7]~1233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[21][3] .is_wysiwyg = "true";
defparam \datamem|mem[21][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~638 (
// Equation(s):
// \datamem|mem~638_combout  = ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[57][2]~203_combout ),
	.dataf(!\datamem|mem[53][4]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~638 .extended_lut = "off";
defparam \datamem|mem~638 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~638 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~639 (
// Equation(s):
// \datamem|mem~639_combout  = ( \datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem~638_combout  ) ) ) # ( 
// \datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~638_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[53][4]~1232_combout ),
	.dataf(!\datamem|mem[49][7]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~639 .extended_lut = "off";
defparam \datamem|mem~639 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~639 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[53][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~639_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~40_combout ),
	.ena(\datamem|mem[53][7]~1231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[53][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[53][3] .is_wysiwyg = "true";
defparam \datamem|mem[53][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~634 (
// Equation(s):
// \datamem|mem~634_combout  = ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[41][4]~193_combout ),
	.dataf(!\datamem|mem[37][5]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~634 .extended_lut = "off";
defparam \datamem|mem~634 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~634 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~635 (
// Equation(s):
// \datamem|mem~635_combout  = ( \datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem~634_combout  ) ) ) # ( 
// \datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~634_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[37][5]~1236_combout ),
	.dataf(!\datamem|mem[33][3]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~635 .extended_lut = "off";
defparam \datamem|mem~635 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~635 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[37][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~635_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~32_combout ),
	.ena(\datamem|mem[37][7]~1235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[37][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[37][3] .is_wysiwyg = "true";
defparam \datamem|mem[37][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~28 (
// Equation(s):
// \datamem|Mux60~28_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[5][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[37][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[53][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[21][3]~q  ) ) )

	.dataa(!\datamem|mem[21][3]~q ),
	.datab(!\datamem|mem[53][3]~q ),
	.datac(!\datamem|mem[37][3]~q ),
	.datad(!\datamem|mem[5][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~28 .extended_lut = "off";
defparam \datamem|Mux60~28 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~29 (
// Equation(s):
// \datamem|Mux60~29_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~28_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~11_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~9_combout  ) ) )

	.dataa(!\datamem|Mux60~9_combout ),
	.datab(!\datamem|Mux60~20_combout ),
	.datac(!\datamem|Mux60~11_combout ),
	.datad(!\datamem|Mux60~28_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~29 .extended_lut = "off";
defparam \datamem|Mux60~29 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux52~0 (
// Equation(s):
// \datamem|Mux52~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~25_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux60~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux60~23_combout  ) ) )

	.dataa(!\datamem|Mux60~23_combout ),
	.datab(!\datamem|Mux60~27_combout ),
	.datac(!\datamem|Mux60~25_combout ),
	.datad(!\datamem|Mux60~29_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux52~0 .extended_lut = "off";
defparam \datamem|Mux52~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux52~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[51] (
// Equation(s):
// \datamem|read_data [51] = ( \datamem|read_data [51] & ( \i3|Memread~q  & ( \datamem|Mux52~0_combout  ) ) ) # ( !\datamem|read_data [51] & ( \i3|Memread~q  & ( \datamem|Mux52~0_combout  ) ) ) # ( \datamem|read_data [51] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux52~0_combout ),
	.datae(!\datamem|read_data [51]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [51]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[51] .extended_lut = "off";
defparam \datamem|read_data[51] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[51] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[51] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[51] .is_wysiwyg = "true";
defparam \i4|readdata[51] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[51] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[51] .is_wysiwyg = "true";
defparam \i4|result_alu_out[51] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[51]~51 (
// Equation(s):
// \mux3|Y[51]~51_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [51]))) # (\i4|Memtoreg~q  & (\i4|readdata [51]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [51]),
	.datac(!\i4|result_alu_out [51]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[51]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[51]~51 .extended_lut = "off";
defparam \mux3|Y[51]~51 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[51]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[51]~51_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[51] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[51] .is_wysiwyg = "true";
defparam \i2|readdata1[51] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux12~0 (
// Equation(s):
// \m1|Mux12~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [51]))) # (\m1|Mux40~5_combout  & (\mux3|Y[51]~51_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [51])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [51]))) ) )

	.dataa(!\mux3|Y[51]~51_combout ),
	.datab(!\i2|readdata1 [51]),
	.datac(!\i3|result_out_alu [51]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux12~0 .extended_lut = "off";
defparam \m1|Mux12~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~205 (
// Equation(s):
// \alu|Add0~205_sumout  = SUM(( \m1|Mux11~0_combout  ) + ( !\mux1|Y[52]~30_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~226  ))
// \alu|Add0~206  = CARRY(( \m1|Mux11~0_combout  ) + ( !\mux1|Y[52]~30_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~226  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[52]~30_combout ),
	.datag(gnd),
	.cin(\alu|Add0~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~205_sumout ),
	.cout(\alu|Add0~206 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~205 .extended_lut = "off";
defparam \alu|Add0~205 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~205 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~51 (
// Equation(s):
// \i3|result_out_alu~51_combout  = ( \alu|Add0~205_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[52]~30_combout  & \m1|Mux11~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux11~0_combout )) # 
// (\mux1|Y[52]~30_combout ))) ) ) # ( !\alu|Add0~205_sumout  & ( (!\mux1|Y[52]~30_combout  & (\m1|Mux11~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[52]~30_combout  & (((\m1|Mux11~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[52]~30_combout ),
	.datab(!\m1|Mux11~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~205_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~51 .extended_lut = "off";
defparam \i3|result_out_alu~51 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~51 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[52] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[52] .is_wysiwyg = "true";
defparam \i3|result_out_alu[52] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux11~0 (
// Equation(s):
// \m2|Mux11~0_combout  = ( \i3|result_out_alu [52] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[52]~52_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [52])))) ) ) # ( !\i3|result_out_alu [52] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[52]~52_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [52])))) ) )

	.dataa(!\mux3|Y[52]~52_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [52]),
	.datae(!\i3|result_out_alu [52]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux11~0 .extended_lut = "off";
defparam \m2|Mux11~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[52] (
	.clk(\clk~input_o ),
	.d(\m2|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[52] .is_wysiwyg = "true";
defparam \i3|writedata_out[52] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~731 (
// Equation(s):
// \datamem|mem~731_combout  = ( \datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \datamem|mem~730_combout  ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [36] ) ) ) # ( 
// \datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [52] ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [44] ) ) )

	.dataa(!\datamem|mem~730_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[6][0]~138_combout ),
	.dataf(!\datamem|mem[6][0]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~731_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~731 .extended_lut = "off";
defparam \datamem|mem~731 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~731 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[6][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~731_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[6][7]~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[6][4] .is_wysiwyg = "true";
defparam \datamem|mem[6][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~732 (
// Equation(s):
// \datamem|mem~732_combout  = ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[42][0]~121_combout ),
	.dataf(!\datamem|mem[38][3]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~732 .extended_lut = "off";
defparam \datamem|mem~732 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~732 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~733 (
// Equation(s):
// \datamem|mem~733_combout  = ( \datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem~732_combout  ) ) ) # ( 
// \datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~732_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[38][3]~1267_combout ),
	.dataf(!\datamem|mem[34][0]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~733 .extended_lut = "off";
defparam \datamem|mem~733 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~733 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~791 (
// Equation(s):
// \datamem|mem~791_combout  = ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[7][3]~254_combout ),
	.dataf(!\datamem|mem[7][3]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~791_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~791 .extended_lut = "off";
defparam \datamem|mem~791 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~791 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~792 (
// Equation(s):
// \datamem|mem~792_combout  = ( \datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem~791_combout  ) ) ) # ( 
// \datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~791_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[7][3]~1207_combout ),
	.dataf(!\datamem|mem[7][3]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~792 .extended_lut = "off";
defparam \datamem|mem~792 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~792 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[7][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~792_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[7][7]~1206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[7][4] .is_wysiwyg = "true";
defparam \datamem|mem[7][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~793 (
// Equation(s):
// \datamem|mem~793_combout  = ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[39][5]~260_combout ),
	.dataf(!\datamem|mem[39][5]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~793_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~793 .extended_lut = "off";
defparam \datamem|mem~793 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~793 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~794 (
// Equation(s):
// \datamem|mem~794_combout  = ( \datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem~793_combout  ) ) ) # ( 
// \datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~793_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[39][5]~1205_combout ),
	.dataf(!\datamem|mem[39][5]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~794 .extended_lut = "off";
defparam \datamem|mem~794 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~794 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[39][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~794_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~31_combout ),
	.ena(\datamem|mem[39][7]~1204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[39][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[39][4] .is_wysiwyg = "true";
defparam \datamem|mem[39][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~795 (
// Equation(s):
// \datamem|mem~795_combout  = ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[23][5]~266_combout ),
	.dataf(!\datamem|mem[23][5]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~795_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~795 .extended_lut = "off";
defparam \datamem|mem~795 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~795 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~796 (
// Equation(s):
// \datamem|mem~796_combout  = ( \datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem~795_combout  ) ) ) # ( 
// \datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~795_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[23][5]~1203_combout ),
	.dataf(!\datamem|mem[23][5]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~796 .extended_lut = "off";
defparam \datamem|mem~796 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~796 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[23][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~796_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~35_combout ),
	.ena(\datamem|mem[23][7]~1202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[23][4] .is_wysiwyg = "true";
defparam \datamem|mem[23][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~797 (
// Equation(s):
// \datamem|mem~797_combout  = ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[55][0]~272_combout ),
	.dataf(!\datamem|mem[55][0]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~797_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~797 .extended_lut = "off";
defparam \datamem|mem~797 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~797 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~798 (
// Equation(s):
// \datamem|mem~798_combout  = ( \datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem~797_combout  ) ) ) # ( 
// \datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~797_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[55][0]~1201_combout ),
	.dataf(!\datamem|mem[55][0]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~798 .extended_lut = "off";
defparam \datamem|mem~798 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~798 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[55][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~798_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~39_combout ),
	.ena(\datamem|mem[55][7]~1200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[55][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[55][4] .is_wysiwyg = "true";
defparam \datamem|mem[55][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~15 (
// Equation(s):
// \datamem|Mux59~15_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[55][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[23][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[39][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[7][4]~q  ) ) )

	.dataa(!\datamem|mem[7][4]~q ),
	.datab(!\datamem|mem[39][4]~q ),
	.datac(!\datamem|mem[23][4]~q ),
	.datad(!\datamem|mem[55][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~15 .extended_lut = "off";
defparam \datamem|Mux59~15 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~799 (
// Equation(s):
// \datamem|mem~799_combout  = ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[15][3]~242_combout ),
	.dataf(!\datamem|mem[15][3]~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~799_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~799 .extended_lut = "off";
defparam \datamem|mem~799 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~799 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~800 (
// Equation(s):
// \datamem|mem~800_combout  = ( \datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem~799_combout  ) ) ) # ( 
// \datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~799_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[15][3]~1199_combout ),
	.dataf(!\datamem|mem[15][3]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~800 .extended_lut = "off";
defparam \datamem|mem~800 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~800 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[15][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~800_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~43_combout ),
	.ena(\datamem|mem[15][7]~1198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[15][4] .is_wysiwyg = "true";
defparam \datamem|mem[15][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~801 (
// Equation(s):
// \datamem|mem~801_combout  = ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[47][1]~248_combout ),
	.dataf(!\datamem|mem[47][1]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~801_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~801 .extended_lut = "off";
defparam \datamem|mem~801 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~801 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~802 (
// Equation(s):
// \datamem|mem~802_combout  = ( \datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem~801_combout  ) ) ) # ( 
// \datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~801_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[47][1]~1197_combout ),
	.dataf(!\datamem|mem[47][1]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~802 .extended_lut = "off";
defparam \datamem|mem~802 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~802 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[47][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~802_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~47_combout ),
	.ena(\datamem|mem[47][7]~1196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[47][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[47][4] .is_wysiwyg = "true";
defparam \datamem|mem[47][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~803 (
// Equation(s):
// \datamem|mem~803_combout  = ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[31][0]~236_combout ),
	.dataf(!\datamem|mem[31][0]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~803_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~803 .extended_lut = "off";
defparam \datamem|mem~803 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~803 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~804 (
// Equation(s):
// \datamem|mem~804_combout  = ( \datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem~803_combout  ) ) ) # ( 
// \datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~803_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[31][0]~1195_combout ),
	.dataf(!\datamem|mem[31][0]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~804 .extended_lut = "off";
defparam \datamem|mem~804 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~804 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[31][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~804_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~51_combout ),
	.ena(\datamem|mem[31][7]~1194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[31][4] .is_wysiwyg = "true";
defparam \datamem|mem[31][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~805 (
// Equation(s):
// \datamem|mem~805_combout  = ( \datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [12] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [4] ) ) ) # ( 
// \datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [20] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [28] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[63][5]~1193_combout ),
	.dataf(!\datamem|mem[63][5]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~805_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~805 .extended_lut = "off";
defparam \datamem|mem~805 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~805 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~806 (
// Equation(s):
// \datamem|mem~806_combout  = ( \datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem~805_combout  ) ) ) # ( 
// \datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~805_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[63][5]~1192_combout ),
	.dataf(!\datamem|mem[63][5]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~806_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~806 .extended_lut = "off";
defparam \datamem|mem~806 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~806 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[63][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~806_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~55_combout ),
	.ena(\datamem|mem[63][7]~1191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[63][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[63][4] .is_wysiwyg = "true";
defparam \datamem|mem[63][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~16 (
// Equation(s):
// \datamem|Mux59~16_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[63][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[31][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[47][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[15][4]~q  ) ) )

	.dataa(!\datamem|mem[15][4]~q ),
	.datab(!\datamem|mem[47][4]~q ),
	.datac(!\datamem|mem[31][4]~q ),
	.datad(!\datamem|mem[63][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~16 .extended_lut = "off";
defparam \datamem|Mux59~16 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~783 (
// Equation(s):
// \datamem|mem~783_combout  = ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[15][3]~251_combout ),
	.dataf(!\datamem|mem[11][3]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~783_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~783 .extended_lut = "off";
defparam \datamem|mem~783 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~783 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~784 (
// Equation(s):
// \datamem|mem~784_combout  = ( \datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem~783_combout  ) ) ) # ( 
// \datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~783_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[11][3]~1215_combout ),
	.dataf(!\datamem|mem[7][3]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~784 .extended_lut = "off";
defparam \datamem|mem~784 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~784 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[11][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~784_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~45_combout ),
	.ena(\datamem|mem[11][7]~1214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[11][4] .is_wysiwyg = "true";
defparam \datamem|mem[11][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~785 (
// Equation(s):
// \datamem|mem~785_combout  = ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[47][1]~257_combout ),
	.dataf(!\datamem|mem[43][1]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~785_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~785 .extended_lut = "off";
defparam \datamem|mem~785 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~785 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~786 (
// Equation(s):
// \datamem|mem~786_combout  = ( \datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem~785_combout  ) ) ) # ( 
// \datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~785_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[43][1]~1213_combout ),
	.dataf(!\datamem|mem[39][5]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~786_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~786 .extended_lut = "off";
defparam \datamem|mem~786 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~786 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[43][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~786_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~49_combout ),
	.ena(\datamem|mem[43][7]~1212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[43][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[43][4] .is_wysiwyg = "true";
defparam \datamem|mem[43][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~787 (
// Equation(s):
// \datamem|mem~787_combout  = ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[31][0]~263_combout ),
	.dataf(!\datamem|mem[27][3]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~787_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~787 .extended_lut = "off";
defparam \datamem|mem~787 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~787 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~788 (
// Equation(s):
// \datamem|mem~788_combout  = ( \datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem~787_combout  ) ) ) # ( 
// \datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~787_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[27][3]~1211_combout ),
	.dataf(!\datamem|mem[23][5]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~788 .extended_lut = "off";
defparam \datamem|mem~788 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~788 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[27][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~788_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~53_combout ),
	.ena(\datamem|mem[27][7]~1210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[27][4] .is_wysiwyg = "true";
defparam \datamem|mem[27][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~789 (
// Equation(s):
// \datamem|mem~789_combout  = ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[63][5]~269_combout ),
	.dataf(!\datamem|mem[59][6]~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~789 .extended_lut = "off";
defparam \datamem|mem~789 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~789 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~790 (
// Equation(s):
// \datamem|mem~790_combout  = ( \datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem~789_combout  ) ) ) # ( 
// \datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~789_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[59][6]~1209_combout ),
	.dataf(!\datamem|mem[55][0]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~790 .extended_lut = "off";
defparam \datamem|mem~790 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~790 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[59][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~790_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~57_combout ),
	.ena(\datamem|mem[59][7]~1208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[59][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[59][4] .is_wysiwyg = "true";
defparam \datamem|mem[59][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~14 (
// Equation(s):
// \datamem|Mux59~14_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[59][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[27][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[43][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[11][4]~q  ) ) )

	.dataa(!\datamem|mem[11][4]~q ),
	.datab(!\datamem|mem[43][4]~q ),
	.datac(!\datamem|mem[27][4]~q ),
	.datad(!\datamem|mem[59][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~14 .extended_lut = "off";
defparam \datamem|Mux59~14 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~779 (
// Equation(s):
// \datamem|mem~779_combout  = ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[23][5]~239_combout ),
	.dataf(!\datamem|mem[19][2]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~779_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~779 .extended_lut = "off";
defparam \datamem|mem~779 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~779 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~780 (
// Equation(s):
// \datamem|mem~780_combout  = ( \datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem~779_combout  ) ) ) # ( 
// \datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~779_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[19][2]~1219_combout ),
	.dataf(!\datamem|mem[15][3]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~780 .extended_lut = "off";
defparam \datamem|mem~780 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~780 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[19][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~780_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~37_combout ),
	.ena(\datamem|mem[19][7]~1218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[19][4] .is_wysiwyg = "true";
defparam \datamem|mem[19][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~781 (
// Equation(s):
// \datamem|mem~781_combout  = ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[55][0]~245_combout ),
	.dataf(!\datamem|mem[51][1]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~781_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~781 .extended_lut = "off";
defparam \datamem|mem~781 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~781 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~782 (
// Equation(s):
// \datamem|mem~782_combout  = ( \datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem~781_combout  ) ) ) # ( 
// \datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~781_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[51][1]~1217_combout ),
	.dataf(!\datamem|mem[47][1]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~782_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~782 .extended_lut = "off";
defparam \datamem|mem~782 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~782 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[51][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~782_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~41_combout ),
	.ena(\datamem|mem[51][7]~1216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[51][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[51][4] .is_wysiwyg = "true";
defparam \datamem|mem[51][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~777 (
// Equation(s):
// \datamem|mem~777_combout  = ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[39][5]~233_combout ),
	.dataf(!\datamem|mem[35][7]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~777_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~777 .extended_lut = "off";
defparam \datamem|mem~777 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~777 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~778 (
// Equation(s):
// \datamem|mem~778_combout  = ( \datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem~777_combout  ) ) ) # ( 
// \datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~777_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[35][7]~1221_combout ),
	.dataf(!\datamem|mem[31][0]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~778_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~778 .extended_lut = "off";
defparam \datamem|mem~778 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~778 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[35][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~778_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~33_combout ),
	.ena(\datamem|mem[35][7]~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[35][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[35][4] .is_wysiwyg = "true";
defparam \datamem|mem[35][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~24 (
// Equation(s):
// \datamem|Mux59~24_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[3][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[35][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[51][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[19][4]~q  ) ) )

	.dataa(!\datamem|mem[19][4]~q ),
	.datab(!\datamem|mem[51][4]~q ),
	.datac(!\datamem|mem[35][4]~q ),
	.datad(!\datamem|mem[3][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~24 .extended_lut = "off";
defparam \datamem|Mux59~24 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~25 (
// Equation(s):
// \datamem|Mux59~25_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~24_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~14_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~15_combout  ) ) )

	.dataa(!\datamem|Mux59~15_combout ),
	.datab(!\datamem|Mux59~16_combout ),
	.datac(!\datamem|Mux59~14_combout ),
	.datad(!\datamem|Mux59~24_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~25 .extended_lut = "off";
defparam \datamem|Mux59~25 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~752 (
// Equation(s):
// \datamem|mem~752_combout  = ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[9][4]~185_combout ),
	.dataf(!\datamem|mem[9][4]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~752 .extended_lut = "off";
defparam \datamem|mem~752 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~752 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~753 (
// Equation(s):
// \datamem|mem~753_combout  = ( \datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem~752_combout  ) ) ) # ( 
// \datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~752_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[9][4]~1245_combout ),
	.dataf(!\datamem|mem[9][4]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~753_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~753 .extended_lut = "off";
defparam \datamem|mem~753 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~753 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[9][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~753_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~46_combout ),
	.ena(\datamem|mem[9][7]~1244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[9][4] .is_wysiwyg = "true";
defparam \datamem|mem[9][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~754 (
// Equation(s):
// \datamem|mem~754_combout  = ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[41][4]~190_combout ),
	.dataf(!\datamem|mem[41][4]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~754_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~754 .extended_lut = "off";
defparam \datamem|mem~754 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~754 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~755 (
// Equation(s):
// \datamem|mem~755_combout  = ( \datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem~754_combout  ) ) ) # ( 
// \datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~754_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[41][4]~1243_combout ),
	.dataf(!\datamem|mem[41][4]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~755 .extended_lut = "off";
defparam \datamem|mem~755 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~755 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[41][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~755_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~50_combout ),
	.ena(\datamem|mem[41][7]~1242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[41][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[41][4] .is_wysiwyg = "true";
defparam \datamem|mem[41][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~756 (
// Equation(s):
// \datamem|mem~756_combout  = ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[25][6]~195_combout ),
	.dataf(!\datamem|mem[25][6]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~756 .extended_lut = "off";
defparam \datamem|mem~756 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~756 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~757 (
// Equation(s):
// \datamem|mem~757_combout  = ( \datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem~756_combout  ) ) ) # ( 
// \datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~756_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[25][6]~1241_combout ),
	.dataf(!\datamem|mem[25][6]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~757_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~757 .extended_lut = "off";
defparam \datamem|mem~757 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~757 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[25][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~757_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~54_combout ),
	.ena(\datamem|mem[25][7]~1240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[25][4] .is_wysiwyg = "true";
defparam \datamem|mem[25][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~758 (
// Equation(s):
// \datamem|mem~758_combout  = ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[57][2]~200_combout ),
	.dataf(!\datamem|mem[57][2]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~758_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~758 .extended_lut = "off";
defparam \datamem|mem~758 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~758 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~759 (
// Equation(s):
// \datamem|mem~759_combout  = ( \datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem~758_combout  ) ) ) # ( 
// \datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~758_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[57][2]~1239_combout ),
	.dataf(!\datamem|mem[57][2]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~759 .extended_lut = "off";
defparam \datamem|mem~759 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~759 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[57][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~759_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~58_combout ),
	.ena(\datamem|mem[57][7]~1238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[57][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[57][4] .is_wysiwyg = "true";
defparam \datamem|mem[57][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~9 (
// Equation(s):
// \datamem|Mux59~9_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[57][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[25][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[41][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[9][4]~q  ) ) )

	.dataa(!\datamem|mem[9][4]~q ),
	.datab(!\datamem|mem[41][4]~q ),
	.datac(!\datamem|mem[25][4]~q ),
	.datad(!\datamem|mem[57][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~9 .extended_lut = "off";
defparam \datamem|Mux59~9 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~748 (
// Equation(s):
// \datamem|mem~748_combout  = ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[17][7]~175_combout ),
	.dataf(!\datamem|mem[17][7]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~748 .extended_lut = "off";
defparam \datamem|mem~748 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~748 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~749 (
// Equation(s):
// \datamem|mem~749_combout  = ( \datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem~748_combout  ) ) ) # ( 
// \datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~748_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[17][7]~1249_combout ),
	.dataf(!\datamem|mem[17][7]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~749_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~749 .extended_lut = "off";
defparam \datamem|mem~749 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~749 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[17][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~749_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~38_combout ),
	.ena(\datamem|mem[17][7]~1248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[17][4] .is_wysiwyg = "true";
defparam \datamem|mem[17][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~750 (
// Equation(s):
// \datamem|mem~750_combout  = ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[49][7]~180_combout ),
	.dataf(!\datamem|mem[49][7]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~750 .extended_lut = "off";
defparam \datamem|mem~750 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~750 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~751 (
// Equation(s):
// \datamem|mem~751_combout  = ( \datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem~750_combout  ) ) ) # ( 
// \datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~750_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[49][7]~1247_combout ),
	.dataf(!\datamem|mem[49][7]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~751 .extended_lut = "off";
defparam \datamem|mem~751 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~751 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[49][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~751_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~42_combout ),
	.ena(\datamem|mem[49][7]~1246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[49][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[49][4] .is_wysiwyg = "true";
defparam \datamem|mem[49][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~20 (
// Equation(s):
// \datamem|Mux59~20_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[1][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[33][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[49][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[17][4]~q  ) ) )

	.dataa(!\datamem|mem[17][4]~q ),
	.datab(!\datamem|mem[49][4]~q ),
	.datac(!\datamem|mem[33][4]~q ),
	.datad(!\datamem|mem[1][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~20 .extended_lut = "off";
defparam \datamem|Mux59~20 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~768 (
// Equation(s):
// \datamem|mem~768_combout  = ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[17][7]~178_combout ),
	.dataf(!\datamem|mem[13][4]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~768 .extended_lut = "off";
defparam \datamem|mem~768 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~768 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~769 (
// Equation(s):
// \datamem|mem~769_combout  = ( \datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem~768_combout  ) ) ) # ( 
// \datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~768_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[13][4]~1230_combout ),
	.dataf(!\datamem|mem[9][4]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~769_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~769 .extended_lut = "off";
defparam \datamem|mem~769 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~769 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[13][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~769_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~44_combout ),
	.ena(\datamem|mem[13][7]~1229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[13][4] .is_wysiwyg = "true";
defparam \datamem|mem[13][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~770 (
// Equation(s):
// \datamem|mem~770_combout  = ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[49][7]~183_combout ),
	.dataf(!\datamem|mem[45][2]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~770_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~770 .extended_lut = "off";
defparam \datamem|mem~770 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~770 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~771 (
// Equation(s):
// \datamem|mem~771_combout  = ( \datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem~770_combout  ) ) ) # ( 
// \datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~770_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[45][2]~1228_combout ),
	.dataf(!\datamem|mem[41][4]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~771_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~771 .extended_lut = "off";
defparam \datamem|mem~771 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~771 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[45][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~771_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~48_combout ),
	.ena(\datamem|mem[45][7]~1227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[45][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[45][4] .is_wysiwyg = "true";
defparam \datamem|mem[45][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~772 (
// Equation(s):
// \datamem|mem~772_combout  = ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[33][3]~173_combout ),
	.dataf(!\datamem|mem[29][6]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~772 .extended_lut = "off";
defparam \datamem|mem~772 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~772 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~773 (
// Equation(s):
// \datamem|mem~773_combout  = ( \datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem~772_combout  ) ) ) # ( 
// \datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~772_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[29][6]~1226_combout ),
	.dataf(!\datamem|mem[25][6]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~773_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~773 .extended_lut = "off";
defparam \datamem|mem~773 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~773 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[29][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~773_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~52_combout ),
	.ena(\datamem|mem[29][7]~1225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[29][4] .is_wysiwyg = "true";
defparam \datamem|mem[29][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~774 (
// Equation(s):
// \datamem|mem~774_combout  = ( \datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[61][7]~226_combout ),
	.dataf(!\datamem|mem[61][7]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~774_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~774 .extended_lut = "off";
defparam \datamem|mem~774 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~774 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~775 (
// Equation(s):
// \datamem|mem~775_combout  = ( \datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem~774_combout  ) ) ) # ( 
// \datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~774_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[61][7]~1224_combout ),
	.dataf(!\datamem|mem[57][2]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~775_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~775 .extended_lut = "off";
defparam \datamem|mem~775 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~775 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[61][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~775_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~56_combout ),
	.ena(\datamem|mem[61][7]~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[61][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[61][4] .is_wysiwyg = "true";
defparam \datamem|mem[61][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~11 (
// Equation(s):
// \datamem|Mux59~11_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[61][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[29][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[45][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[13][4]~q  ) ) )

	.dataa(!\datamem|mem[13][4]~q ),
	.datab(!\datamem|mem[45][4]~q ),
	.datac(!\datamem|mem[29][4]~q ),
	.datad(!\datamem|mem[61][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~11 .extended_lut = "off";
defparam \datamem|Mux59~11 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~764 (
// Equation(s):
// \datamem|mem~764_combout  = ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[25][6]~198_combout ),
	.dataf(!\datamem|mem[21][3]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~764 .extended_lut = "off";
defparam \datamem|mem~764 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~764 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~765 (
// Equation(s):
// \datamem|mem~765_combout  = ( \datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem~764_combout  ) ) ) # ( 
// \datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~764_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[21][3]~1234_combout ),
	.dataf(!\datamem|mem[17][7]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~765_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~765 .extended_lut = "off";
defparam \datamem|mem~765 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~765 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[21][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~765_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~36_combout ),
	.ena(\datamem|mem[21][7]~1233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[21][4] .is_wysiwyg = "true";
defparam \datamem|mem[21][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~766 (
// Equation(s):
// \datamem|mem~766_combout  = ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[57][2]~203_combout ),
	.dataf(!\datamem|mem[53][4]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~766_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~766 .extended_lut = "off";
defparam \datamem|mem~766 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~766 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~767 (
// Equation(s):
// \datamem|mem~767_combout  = ( \datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem~766_combout  ) ) ) # ( 
// \datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~766_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[53][4]~1232_combout ),
	.dataf(!\datamem|mem[49][7]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~767_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~767 .extended_lut = "off";
defparam \datamem|mem~767 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~767 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[53][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~767_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~40_combout ),
	.ena(\datamem|mem[53][7]~1231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[53][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[53][4] .is_wysiwyg = "true";
defparam \datamem|mem[53][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~762 (
// Equation(s):
// \datamem|mem~762_combout  = ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[41][4]~193_combout ),
	.dataf(!\datamem|mem[37][5]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~762_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~762 .extended_lut = "off";
defparam \datamem|mem~762 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~762 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~763 (
// Equation(s):
// \datamem|mem~763_combout  = ( \datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem~762_combout  ) ) ) # ( 
// \datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~762_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[37][5]~1236_combout ),
	.dataf(!\datamem|mem[33][3]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~763 .extended_lut = "off";
defparam \datamem|mem~763 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~763 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[37][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~763_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~32_combout ),
	.ena(\datamem|mem[37][7]~1235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[37][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[37][4] .is_wysiwyg = "true";
defparam \datamem|mem[37][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~28 (
// Equation(s):
// \datamem|Mux59~28_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[5][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[37][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[53][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[21][4]~q  ) ) )

	.dataa(!\datamem|mem[21][4]~q ),
	.datab(!\datamem|mem[53][4]~q ),
	.datac(!\datamem|mem[37][4]~q ),
	.datad(!\datamem|mem[5][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~28 .extended_lut = "off";
defparam \datamem|Mux59~28 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~29 (
// Equation(s):
// \datamem|Mux59~29_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~28_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~11_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~9_combout  ) ) )

	.dataa(!\datamem|Mux59~9_combout ),
	.datab(!\datamem|Mux59~20_combout ),
	.datac(!\datamem|Mux59~11_combout ),
	.datad(!\datamem|Mux59~28_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~29 .extended_lut = "off";
defparam \datamem|Mux59~29 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~688 (
// Equation(s):
// \datamem|mem~688_combout  = ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[8][6]~23_combout ),
	.dataf(!\datamem|mem[8][6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~688 .extended_lut = "off";
defparam \datamem|mem~688 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~688 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~689 (
// Equation(s):
// \datamem|mem~689_combout  = ( \i3|writedata_out [44] & ( \i3|writedata_out [52] & ( (((\datamem|Decoder4~3_combout  & \i3|writedata_out [36])) # (\datamem|Decoder2~6_combout )) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( 
// \i3|writedata_out [52] & ( (!\datamem|Decoder1~13_combout  & ((!\datamem|Decoder4~3_combout  & (\datamem|Decoder2~6_combout )) # (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [36])))) ) ) ) # ( \i3|writedata_out [44] & 
// ( !\i3|writedata_out [52] & ( ((\datamem|Decoder4~3_combout  & ((\i3|writedata_out [36]) # (\datamem|Decoder2~6_combout )))) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( !\i3|writedata_out [52] & ( (!\datamem|Decoder1~13_combout 
//  & (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [36]))) ) ) )

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder4~3_combout ),
	.datac(!\datamem|Decoder2~6_combout ),
	.datad(!\i3|writedata_out [36]),
	.datae(!\i3|writedata_out [44]),
	.dataf(!\i3|writedata_out [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~689_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~689 .extended_lut = "off";
defparam \datamem|mem~689 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~689 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~690 (
// Equation(s):
// \datamem|mem~690_combout  = ( \datamem|mem~689_combout  & ( (!\datamem|Decoder1~12_combout ) # (\i3|writedata_out [60]) ) ) # ( !\datamem|mem~689_combout  & ( (!\datamem|Decoder1~12_combout  & (\datamem|mem[8][6]~22_combout  & ((\datamem|mem~688_combout 
// )))) # (\datamem|Decoder1~12_combout  & (((\i3|writedata_out [60])))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|mem[8][6]~22_combout ),
	.datac(!\i3|writedata_out [60]),
	.datad(!\datamem|mem~688_combout ),
	.datae(!\datamem|mem~689_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~690 .extended_lut = "off";
defparam \datamem|mem~690 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~690 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[8][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~690_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[8][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[8][4] .is_wysiwyg = "true";
defparam \datamem|mem[8][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~691 (
// Equation(s):
// \datamem|mem~691_combout  = ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[40][4]~31_combout ),
	.dataf(!\datamem|mem[40][4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~691_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~691 .extended_lut = "off";
defparam \datamem|mem~691 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~691 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~692 (
// Equation(s):
// \datamem|mem~692_combout  = ( \i3|writedata_out [44] & ( \i3|writedata_out [52] & ( (((\datamem|Decoder4~4_combout  & \i3|writedata_out [36])) # (\datamem|Decoder2~8_combout )) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( 
// \i3|writedata_out [52] & ( (!\datamem|Decoder1~17_combout  & ((!\datamem|Decoder4~4_combout  & (\datamem|Decoder2~8_combout )) # (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [36])))) ) ) ) # ( \i3|writedata_out [44] & 
// ( !\i3|writedata_out [52] & ( ((\datamem|Decoder4~4_combout  & ((\i3|writedata_out [36]) # (\datamem|Decoder2~8_combout )))) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( !\i3|writedata_out [52] & ( (!\datamem|Decoder1~17_combout 
//  & (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [36]))) ) ) )

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder4~4_combout ),
	.datac(!\datamem|Decoder2~8_combout ),
	.datad(!\i3|writedata_out [36]),
	.datae(!\i3|writedata_out [44]),
	.dataf(!\i3|writedata_out [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~692 .extended_lut = "off";
defparam \datamem|mem~692 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~692 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~693 (
// Equation(s):
// \datamem|mem~693_combout  = ( \datamem|mem~692_combout  & ( (!\datamem|Decoder1~16_combout ) # (\i3|writedata_out [60]) ) ) # ( !\datamem|mem~692_combout  & ( (!\datamem|Decoder1~16_combout  & (\datamem|mem[40][4]~30_combout  & ((\datamem|mem~691_combout 
// )))) # (\datamem|Decoder1~16_combout  & (((\i3|writedata_out [60])))) ) )

	.dataa(!\datamem|Decoder1~16_combout ),
	.datab(!\datamem|mem[40][4]~30_combout ),
	.datac(!\i3|writedata_out [60]),
	.datad(!\datamem|mem~691_combout ),
	.datae(!\datamem|mem~692_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~693_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~693 .extended_lut = "off";
defparam \datamem|mem~693 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~693 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[40][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~693_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[40][7]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[40][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[40][4] .is_wysiwyg = "true";
defparam \datamem|mem[40][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~694 (
// Equation(s):
// \datamem|mem~694_combout  = ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[24][1]~38_combout ),
	.dataf(!\datamem|mem[24][1]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~694 .extended_lut = "off";
defparam \datamem|mem~694 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~694 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~695 (
// Equation(s):
// \datamem|mem~695_combout  = ( \i3|writedata_out [44] & ( \i3|writedata_out [52] & ( (((\datamem|Decoder4~5_combout  & \i3|writedata_out [36])) # (\datamem|Decoder2~10_combout )) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( 
// \i3|writedata_out [52] & ( (!\datamem|Decoder1~21_combout  & ((!\datamem|Decoder4~5_combout  & (\datamem|Decoder2~10_combout )) # (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [36])))) ) ) ) # ( \i3|writedata_out [44] 
// & ( !\i3|writedata_out [52] & ( ((\datamem|Decoder4~5_combout  & ((\i3|writedata_out [36]) # (\datamem|Decoder2~10_combout )))) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( !\i3|writedata_out [52] & ( 
// (!\datamem|Decoder1~21_combout  & (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [36]))) ) ) )

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder4~5_combout ),
	.datac(!\datamem|Decoder2~10_combout ),
	.datad(!\i3|writedata_out [36]),
	.datae(!\i3|writedata_out [44]),
	.dataf(!\i3|writedata_out [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~695_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~695 .extended_lut = "off";
defparam \datamem|mem~695 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~695 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~696 (
// Equation(s):
// \datamem|mem~696_combout  = ( \datamem|mem~695_combout  & ( (!\datamem|Decoder1~20_combout ) # (\i3|writedata_out [60]) ) ) # ( !\datamem|mem~695_combout  & ( (!\datamem|Decoder1~20_combout  & (\datamem|mem[24][1]~37_combout  & ((\datamem|mem~694_combout 
// )))) # (\datamem|Decoder1~20_combout  & (((\i3|writedata_out [60])))) ) )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|mem[24][1]~37_combout ),
	.datac(!\i3|writedata_out [60]),
	.datad(!\datamem|mem~694_combout ),
	.datae(!\datamem|mem~695_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~696 .extended_lut = "off";
defparam \datamem|mem~696 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~696 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[24][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~696_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[24][7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[24][4] .is_wysiwyg = "true";
defparam \datamem|mem[24][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~697 (
// Equation(s):
// \datamem|mem~697_combout  = ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[56][1]~46_combout ),
	.dataf(!\datamem|mem[56][1]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~697_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~697 .extended_lut = "off";
defparam \datamem|mem~697 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~697 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~698 (
// Equation(s):
// \datamem|mem~698_combout  = ( \i3|writedata_out [44] & ( \i3|writedata_out [52] & ( (((\datamem|Decoder4~6_combout  & \i3|writedata_out [36])) # (\datamem|Decoder2~12_combout )) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( 
// \i3|writedata_out [52] & ( (!\datamem|Decoder1~25_combout  & ((!\datamem|Decoder4~6_combout  & (\datamem|Decoder2~12_combout )) # (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [36])))) ) ) ) # ( \i3|writedata_out [44] 
// & ( !\i3|writedata_out [52] & ( ((\datamem|Decoder4~6_combout  & ((\i3|writedata_out [36]) # (\datamem|Decoder2~12_combout )))) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( !\i3|writedata_out [52] & ( 
// (!\datamem|Decoder1~25_combout  & (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [36]))) ) ) )

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder4~6_combout ),
	.datac(!\datamem|Decoder2~12_combout ),
	.datad(!\i3|writedata_out [36]),
	.datae(!\i3|writedata_out [44]),
	.dataf(!\i3|writedata_out [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~698 .extended_lut = "off";
defparam \datamem|mem~698 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~698 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~699 (
// Equation(s):
// \datamem|mem~699_combout  = ( \datamem|mem~698_combout  & ( (!\datamem|Decoder1~24_combout ) # (\i3|writedata_out [60]) ) ) # ( !\datamem|mem~698_combout  & ( (!\datamem|Decoder1~24_combout  & (\datamem|mem[56][1]~45_combout  & ((\datamem|mem~697_combout 
// )))) # (\datamem|Decoder1~24_combout  & (((\i3|writedata_out [60])))) ) )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|mem[56][1]~45_combout ),
	.datac(!\i3|writedata_out [60]),
	.datad(!\datamem|mem~697_combout ),
	.datae(!\datamem|mem~698_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~699 .extended_lut = "off";
defparam \datamem|mem~699 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~699 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[56][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~699_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[56][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[56][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[56][4] .is_wysiwyg = "true";
defparam \datamem|mem[56][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~0 (
// Equation(s):
// \datamem|Mux59~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[56][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[24][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[40][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[8][4]~q  ) ) )

	.dataa(!\datamem|mem[8][4]~q ),
	.datab(!\datamem|mem[40][4]~q ),
	.datac(!\datamem|mem[24][4]~q ),
	.datad(!\datamem|mem[56][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~0 .extended_lut = "off";
defparam \datamem|Mux59~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~682 (
// Equation(s):
// \datamem|mem~682_combout  = ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[16][2]~9_combout ),
	.dataf(!\datamem|mem[16][2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~682_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~682 .extended_lut = "off";
defparam \datamem|mem~682 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~682 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~683 (
// Equation(s):
// \datamem|mem~683_combout  = ( \i3|writedata_out [44] & ( \i3|writedata_out [52] & ( (((\datamem|Decoder4~1_combout  & \i3|writedata_out [36])) # (\datamem|Decoder2~2_combout )) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( 
// \i3|writedata_out [52] & ( (!\datamem|Decoder1~5_combout  & ((!\datamem|Decoder4~1_combout  & (\datamem|Decoder2~2_combout )) # (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [36])))) ) ) ) # ( \i3|writedata_out [44] & 
// ( !\i3|writedata_out [52] & ( ((\datamem|Decoder4~1_combout  & ((\i3|writedata_out [36]) # (\datamem|Decoder2~2_combout )))) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( !\i3|writedata_out [52] & ( (!\datamem|Decoder1~5_combout  
// & (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [36]))) ) ) )

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder4~1_combout ),
	.datac(!\datamem|Decoder2~2_combout ),
	.datad(!\i3|writedata_out [36]),
	.datae(!\i3|writedata_out [44]),
	.dataf(!\i3|writedata_out [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~683_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~683 .extended_lut = "off";
defparam \datamem|mem~683 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~683 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~684 (
// Equation(s):
// \datamem|mem~684_combout  = ( \datamem|mem~683_combout  & ( (!\datamem|Decoder1~4_combout ) # (\i3|writedata_out [60]) ) ) # ( !\datamem|mem~683_combout  & ( (!\datamem|Decoder1~4_combout  & (\datamem|mem[16][2]~8_combout  & ((\datamem|mem~682_combout 
// )))) # (\datamem|Decoder1~4_combout  & (((\i3|writedata_out [60])))) ) )

	.dataa(!\datamem|Decoder1~4_combout ),
	.datab(!\datamem|mem[16][2]~8_combout ),
	.datac(!\i3|writedata_out [60]),
	.datad(!\datamem|mem~682_combout ),
	.datae(!\datamem|mem~683_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~684 .extended_lut = "off";
defparam \datamem|mem~684 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~684 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[16][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~684_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[16][7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[16][4] .is_wysiwyg = "true";
defparam \datamem|mem[16][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~685 (
// Equation(s):
// \datamem|mem~685_combout  = ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[48][7]~16_combout ),
	.dataf(!\datamem|mem[48][7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~685 .extended_lut = "off";
defparam \datamem|mem~685 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~685 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~686 (
// Equation(s):
// \datamem|mem~686_combout  = ( \i3|writedata_out [44] & ( \i3|writedata_out [52] & ( (((\datamem|Decoder4~2_combout  & \i3|writedata_out [36])) # (\datamem|Decoder2~4_combout )) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( 
// \i3|writedata_out [52] & ( (!\datamem|Decoder1~9_combout  & ((!\datamem|Decoder4~2_combout  & (\datamem|Decoder2~4_combout )) # (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [36])))) ) ) ) # ( \i3|writedata_out [44] & 
// ( !\i3|writedata_out [52] & ( ((\datamem|Decoder4~2_combout  & ((\i3|writedata_out [36]) # (\datamem|Decoder2~4_combout )))) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( !\i3|writedata_out [52] & ( (!\datamem|Decoder1~9_combout  
// & (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [36]))) ) ) )

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder4~2_combout ),
	.datac(!\datamem|Decoder2~4_combout ),
	.datad(!\i3|writedata_out [36]),
	.datae(!\i3|writedata_out [44]),
	.dataf(!\i3|writedata_out [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~686 .extended_lut = "off";
defparam \datamem|mem~686 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~686 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~687 (
// Equation(s):
// \datamem|mem~687_combout  = ( \datamem|mem~686_combout  & ( (!\datamem|Decoder1~8_combout ) # (\i3|writedata_out [60]) ) ) # ( !\datamem|mem~686_combout  & ( (!\datamem|Decoder1~8_combout  & (\datamem|mem[48][7]~15_combout  & ((\datamem|mem~685_combout 
// )))) # (\datamem|Decoder1~8_combout  & (((\i3|writedata_out [60])))) ) )

	.dataa(!\datamem|Decoder1~8_combout ),
	.datab(!\datamem|mem[48][7]~15_combout ),
	.datac(!\i3|writedata_out [60]),
	.datad(!\datamem|mem~685_combout ),
	.datae(!\datamem|mem~686_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~687_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~687 .extended_lut = "off";
defparam \datamem|mem~687 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~687 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[48][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~687_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[48][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[48][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[48][4] .is_wysiwyg = "true";
defparam \datamem|mem[48][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~18 (
// Equation(s):
// \datamem|Mux59~18_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[0][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[32][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[48][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[16][4]~q  ) ) )

	.dataa(!\datamem|mem[16][4]~q ),
	.datab(!\datamem|mem[48][4]~q ),
	.datac(!\datamem|mem[32][4]~q ),
	.datad(!\datamem|mem[0][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~18 .extended_lut = "off";
defparam \datamem|Mux59~18 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~707 (
// Equation(s):
// \datamem|mem~707_combout  = ( \datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[16][2]~72_combout ),
	.dataf(!\datamem|mem[12][4]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~707 .extended_lut = "off";
defparam \datamem|mem~707 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~707 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~708 (
// Equation(s):
// \datamem|mem~708_combout  = ( \datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem~707_combout  ) ) ) # ( 
// \datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~707_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[12][4]~1289_combout ),
	.dataf(!\datamem|mem[8][6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~708 .extended_lut = "off";
defparam \datamem|mem~708 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~708 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[12][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~708_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~15_combout ),
	.ena(\datamem|mem[12][7]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[12][4] .is_wysiwyg = "true";
defparam \datamem|mem[12][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~709 (
// Equation(s):
// \datamem|mem~709_combout  = ( \datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[48][7]~77_combout ),
	.dataf(!\datamem|mem[44][7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~709_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~709 .extended_lut = "off";
defparam \datamem|mem~709 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~709 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~710 (
// Equation(s):
// \datamem|mem~710_combout  = ( \datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem~709_combout  ) ) ) # ( 
// \datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~709_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[44][7]~1287_combout ),
	.dataf(!\datamem|mem[40][4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~710_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~710 .extended_lut = "off";
defparam \datamem|mem~710 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~710 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[44][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~710_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~19_combout ),
	.ena(\datamem|mem[44][7]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[44][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[44][4] .is_wysiwyg = "true";
defparam \datamem|mem[44][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~711 (
// Equation(s):
// \datamem|mem~711_combout  = ( \datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[32][5]~82_combout ),
	.dataf(!\datamem|mem[28][3]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~711 .extended_lut = "off";
defparam \datamem|mem~711 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~711 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~712 (
// Equation(s):
// \datamem|mem~712_combout  = ( \datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem~711_combout  ) ) ) # ( 
// \datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~711_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[28][3]~1285_combout ),
	.dataf(!\datamem|mem[24][1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~712 .extended_lut = "off";
defparam \datamem|mem~712 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~712 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[28][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~712_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~23_combout ),
	.ena(\datamem|mem[28][7]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[28][4] .is_wysiwyg = "true";
defparam \datamem|mem[28][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~713 (
// Equation(s):
// \datamem|mem~713_combout  = ( \datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[60][7]~87_combout ),
	.dataf(!\datamem|mem[60][7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~713_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~713 .extended_lut = "off";
defparam \datamem|mem~713 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~713 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~714 (
// Equation(s):
// \datamem|mem~714_combout  = ( \datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem~713_combout  ) ) ) # ( 
// \datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~713_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[60][7]~1283_combout ),
	.dataf(!\datamem|mem[56][1]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~714_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~714 .extended_lut = "off";
defparam \datamem|mem~714 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~714 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[60][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~714_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~27_combout ),
	.ena(\datamem|mem[60][7]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[60][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[60][4] .is_wysiwyg = "true";
defparam \datamem|mem[60][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~2 (
// Equation(s):
// \datamem|Mux59~2_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[60][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[28][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[44][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[12][4]~q  ) ) )

	.dataa(!\datamem|mem[12][4]~q ),
	.datab(!\datamem|mem[44][4]~q ),
	.datac(!\datamem|mem[28][4]~q ),
	.datad(!\datamem|mem[60][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~2 .extended_lut = "off";
defparam \datamem|Mux59~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~703 (
// Equation(s):
// \datamem|mem~703_combout  = ( \datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[24][1]~62_combout ),
	.dataf(!\datamem|mem[20][3]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~703 .extended_lut = "off";
defparam \datamem|mem~703 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~703 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~704 (
// Equation(s):
// \datamem|mem~704_combout  = ( \datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem~703_combout  ) ) ) # ( 
// \datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~703_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[20][3]~1293_combout ),
	.dataf(!\datamem|mem[16][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~704 .extended_lut = "off";
defparam \datamem|mem~704 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~704 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[20][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~704_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~7_combout ),
	.ena(\datamem|mem[20][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[20][4] .is_wysiwyg = "true";
defparam \datamem|mem[20][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~705 (
// Equation(s):
// \datamem|mem~705_combout  = ( \datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[56][1]~67_combout ),
	.dataf(!\datamem|mem[52][1]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~705_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~705 .extended_lut = "off";
defparam \datamem|mem~705 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~705 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~706 (
// Equation(s):
// \datamem|mem~706_combout  = ( \datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem~705_combout  ) ) ) # ( 
// \datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~705_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[52][1]~1291_combout ),
	.dataf(!\datamem|mem[48][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~706_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~706 .extended_lut = "off";
defparam \datamem|mem~706 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~706 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[52][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~706_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~11_combout ),
	.ena(\datamem|mem[52][7]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[52][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[52][4] .is_wysiwyg = "true";
defparam \datamem|mem[52][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~701 (
// Equation(s):
// \datamem|mem~701_combout  = ( \datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[40][4]~57_combout ),
	.dataf(!\datamem|mem[36][0]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~701_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~701 .extended_lut = "off";
defparam \datamem|mem~701 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~701 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~702 (
// Equation(s):
// \datamem|mem~702_combout  = ( \datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem~701_combout  ) ) ) # ( 
// \datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~701_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[36][0]~1295_combout ),
	.dataf(!\datamem|mem[32][5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~702_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~702 .extended_lut = "off";
defparam \datamem|mem~702 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~702 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[36][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~702_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~3_combout ),
	.ena(\datamem|mem[36][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[36][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[36][4] .is_wysiwyg = "true";
defparam \datamem|mem[36][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~26 (
// Equation(s):
// \datamem|Mux59~26_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[4][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[36][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[52][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[20][4]~q  ) ) )

	.dataa(!\datamem|mem[20][4]~q ),
	.datab(!\datamem|mem[52][4]~q ),
	.datac(!\datamem|mem[36][4]~q ),
	.datad(!\datamem|mem[4][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~26 .extended_lut = "off";
defparam \datamem|Mux59~26 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~27 (
// Equation(s):
// \datamem|Mux59~27_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~26_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~2_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~0_combout  ) ) )

	.dataa(!\datamem|Mux59~0_combout ),
	.datab(!\datamem|Mux59~18_combout ),
	.datac(!\datamem|Mux59~2_combout ),
	.datad(!\datamem|Mux59~26_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~27 .extended_lut = "off";
defparam \datamem|Mux59~27 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~722 (
// Equation(s):
// \datamem|mem~722_combout  = ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[10][6]~112_combout ),
	.dataf(!\datamem|mem[10][6]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~722_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~722 .extended_lut = "off";
defparam \datamem|mem~722 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~722 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~723 (
// Equation(s):
// \datamem|mem~723_combout  = ( \datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem~722_combout  ) ) ) # ( 
// \datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~722_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[10][6]~1275_combout ),
	.dataf(!\datamem|mem[10][6]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~723_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~723 .extended_lut = "off";
defparam \datamem|mem~723 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~723 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[10][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~723_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~13_combout ),
	.ena(\datamem|mem[10][7]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[10][4] .is_wysiwyg = "true";
defparam \datamem|mem[10][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~724 (
// Equation(s):
// \datamem|mem~724_combout  = ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[42][0]~118_combout ),
	.dataf(!\datamem|mem[42][0]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~724 .extended_lut = "off";
defparam \datamem|mem~724 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~724 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~725 (
// Equation(s):
// \datamem|mem~725_combout  = ( \datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem~724_combout  ) ) ) # ( 
// \datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~724_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[42][0]~1273_combout ),
	.dataf(!\datamem|mem[42][0]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~725 .extended_lut = "off";
defparam \datamem|mem~725 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~725 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[42][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~725_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~17_combout ),
	.ena(\datamem|mem[42][7]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[42][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[42][4] .is_wysiwyg = "true";
defparam \datamem|mem[42][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~726 (
// Equation(s):
// \datamem|mem~726_combout  = ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[26][2]~124_combout ),
	.dataf(!\datamem|mem[26][2]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~726_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~726 .extended_lut = "off";
defparam \datamem|mem~726 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~726 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~727 (
// Equation(s):
// \datamem|mem~727_combout  = ( \datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem~726_combout  ) ) ) # ( 
// \datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~726_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[26][2]~1271_combout ),
	.dataf(!\datamem|mem[26][2]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~727_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~727 .extended_lut = "off";
defparam \datamem|mem~727 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~727 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[26][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~727_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~21_combout ),
	.ena(\datamem|mem[26][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[26][4] .is_wysiwyg = "true";
defparam \datamem|mem[26][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~728 (
// Equation(s):
// \datamem|mem~728_combout  = ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[58][7]~130_combout ),
	.dataf(!\datamem|mem[58][7]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~728 .extended_lut = "off";
defparam \datamem|mem~728 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~728 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~729 (
// Equation(s):
// \datamem|mem~729_combout  = ( \datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem~728_combout  ) ) ) # ( 
// \datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~728_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[58][7]~1269_combout ),
	.dataf(!\datamem|mem[58][7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~729 .extended_lut = "off";
defparam \datamem|mem~729 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~729 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[58][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~729_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~25_combout ),
	.ena(\datamem|mem[58][7]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[58][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[58][4] .is_wysiwyg = "true";
defparam \datamem|mem[58][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~4 (
// Equation(s):
// \datamem|Mux59~4_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[58][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[26][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[42][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[10][4]~q  ) ) )

	.dataa(!\datamem|mem[10][4]~q ),
	.datab(!\datamem|mem[42][4]~q ),
	.datac(!\datamem|mem[26][4]~q ),
	.datad(!\datamem|mem[58][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~4 .extended_lut = "off";
defparam \datamem|Mux59~4 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~718 (
// Equation(s):
// \datamem|mem~718_combout  = ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[18][4]~100_combout ),
	.dataf(!\datamem|mem[18][4]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~718_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~718 .extended_lut = "off";
defparam \datamem|mem~718 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~718 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~719 (
// Equation(s):
// \datamem|mem~719_combout  = ( \datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem~718_combout  ) ) ) # ( 
// \datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~718_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[18][4]~1279_combout ),
	.dataf(!\datamem|mem[18][4]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~719_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~719 .extended_lut = "off";
defparam \datamem|mem~719 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~719 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[18][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~719_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~5_combout ),
	.ena(\datamem|mem[18][7]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[18][4] .is_wysiwyg = "true";
defparam \datamem|mem[18][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~720 (
// Equation(s):
// \datamem|mem~720_combout  = ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[50][3]~106_combout ),
	.dataf(!\datamem|mem[50][3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~720 .extended_lut = "off";
defparam \datamem|mem~720 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~720 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~721 (
// Equation(s):
// \datamem|mem~721_combout  = ( \datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem~720_combout  ) ) ) # ( 
// \datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~720_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[50][3]~1277_combout ),
	.dataf(!\datamem|mem[50][3]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~721_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~721 .extended_lut = "off";
defparam \datamem|mem~721 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~721 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[50][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~721_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~9_combout ),
	.ena(\datamem|mem[50][7]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[50][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[50][4] .is_wysiwyg = "true";
defparam \datamem|mem[50][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~22 (
// Equation(s):
// \datamem|Mux59~22_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[2][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[34][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[50][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[18][4]~q  ) ) )

	.dataa(!\datamem|mem[18][4]~q ),
	.datab(!\datamem|mem[50][4]~q ),
	.datac(!\datamem|mem[34][4]~q ),
	.datad(!\datamem|mem[2][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~22 .extended_lut = "off";
defparam \datamem|Mux59~22 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~738 (
// Equation(s):
// \datamem|mem~738_combout  = ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[18][4]~103_combout ),
	.dataf(!\datamem|mem[14][6]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~738 .extended_lut = "off";
defparam \datamem|mem~738 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~738 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~739 (
// Equation(s):
// \datamem|mem~739_combout  = ( \datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem~738_combout  ) ) ) # ( 
// \datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~738_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[14][6]~1261_combout ),
	.dataf(!\datamem|mem[10][6]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~739_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~739 .extended_lut = "off";
defparam \datamem|mem~739 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~739 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[14][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~739_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~14_combout ),
	.ena(\datamem|mem[14][7]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[14][4] .is_wysiwyg = "true";
defparam \datamem|mem[14][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~740 (
// Equation(s):
// \datamem|mem~740_combout  = ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[50][3]~109_combout ),
	.dataf(!\datamem|mem[46][4]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~740 .extended_lut = "off";
defparam \datamem|mem~740 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~740 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~741 (
// Equation(s):
// \datamem|mem~741_combout  = ( \datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem~740_combout  ) ) ) # ( 
// \datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~740_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[46][4]~1259_combout ),
	.dataf(!\datamem|mem[42][0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~741_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~741 .extended_lut = "off";
defparam \datamem|mem~741 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~741 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[46][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~741_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~18_combout ),
	.ena(\datamem|mem[46][7]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[46][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[46][4] .is_wysiwyg = "true";
defparam \datamem|mem[46][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~742 (
// Equation(s):
// \datamem|mem~742_combout  = ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[34][0]~97_combout ),
	.dataf(!\datamem|mem[30][5]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~742 .extended_lut = "off";
defparam \datamem|mem~742 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~742 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~743 (
// Equation(s):
// \datamem|mem~743_combout  = ( \datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem~742_combout  ) ) ) # ( 
// \datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~742_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[30][5]~1257_combout ),
	.dataf(!\datamem|mem[26][2]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~743_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~743 .extended_lut = "off";
defparam \datamem|mem~743 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~743 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[30][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~743_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~22_combout ),
	.ena(\datamem|mem[30][7]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[30][4] .is_wysiwyg = "true";
defparam \datamem|mem[30][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~744 (
// Equation(s):
// \datamem|mem~744_combout  = ( \datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [12] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [4] ) ) ) # ( 
// \datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [20] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [28] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[62][4]~1255_combout ),
	.dataf(!\datamem|mem[62][4]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~744 .extended_lut = "off";
defparam \datamem|mem~744 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~744 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~745 (
// Equation(s):
// \datamem|mem~745_combout  = ( \datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem~744_combout  ) ) ) # ( 
// \datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~744_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[62][4]~1254_combout ),
	.dataf(!\datamem|mem[58][7]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~745_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~745 .extended_lut = "off";
defparam \datamem|mem~745 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~745 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[62][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~745_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~26_combout ),
	.ena(\datamem|mem[62][7]~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[62][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[62][4] .is_wysiwyg = "true";
defparam \datamem|mem[62][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~6 (
// Equation(s):
// \datamem|Mux59~6_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[62][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[30][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[46][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[14][4]~q  ) ) )

	.dataa(!\datamem|mem[14][4]~q ),
	.datab(!\datamem|mem[46][4]~q ),
	.datac(!\datamem|mem[30][4]~q ),
	.datad(!\datamem|mem[62][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~6 .extended_lut = "off";
defparam \datamem|Mux59~6 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~734 (
// Equation(s):
// \datamem|mem~734_combout  = ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[26][2]~127_combout ),
	.dataf(!\datamem|mem[22][6]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~734_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~734 .extended_lut = "off";
defparam \datamem|mem~734 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~734 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~735 (
// Equation(s):
// \datamem|mem~735_combout  = ( \datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem~734_combout  ) ) ) # ( 
// \datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~734_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[22][6]~1265_combout ),
	.dataf(!\datamem|mem[18][4]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~735_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~735 .extended_lut = "off";
defparam \datamem|mem~735 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~735 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[22][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~735_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~6_combout ),
	.ena(\datamem|mem[22][7]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[22][4] .is_wysiwyg = "true";
defparam \datamem|mem[22][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~736 (
// Equation(s):
// \datamem|mem~736_combout  = ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[58][7]~133_combout ),
	.dataf(!\datamem|mem[54][1]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~736 .extended_lut = "off";
defparam \datamem|mem~736 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~736 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~737 (
// Equation(s):
// \datamem|mem~737_combout  = ( \datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem~736_combout  ) ) ) # ( 
// \datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~736_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[54][1]~1263_combout ),
	.dataf(!\datamem|mem[50][3]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~737 .extended_lut = "off";
defparam \datamem|mem~737 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~737 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[54][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~737_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~10_combout ),
	.ena(\datamem|mem[54][7]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[54][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[54][4] .is_wysiwyg = "true";
defparam \datamem|mem[54][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~30 (
// Equation(s):
// \datamem|Mux59~30_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[6][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[38][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[54][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[22][4]~q  ) ) )

	.dataa(!\datamem|mem[22][4]~q ),
	.datab(!\datamem|mem[54][4]~q ),
	.datac(!\datamem|mem[38][4]~q ),
	.datad(!\datamem|mem[6][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~30 .extended_lut = "off";
defparam \datamem|Mux59~30 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~31 (
// Equation(s):
// \datamem|Mux59~31_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~30_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~6_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~4_combout  ) ) )

	.dataa(!\datamem|Mux59~4_combout ),
	.datab(!\datamem|Mux59~22_combout ),
	.datac(!\datamem|Mux59~6_combout ),
	.datad(!\datamem|Mux59~30_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~31 .extended_lut = "off";
defparam \datamem|Mux59~31 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~32 (
// Equation(s):
// \datamem|Mux59~32_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~31_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~27_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux59~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux59~25_combout  ) ) )

	.dataa(!\datamem|Mux59~25_combout ),
	.datab(!\datamem|Mux59~29_combout ),
	.datac(!\datamem|Mux59~27_combout ),
	.datad(!\datamem|Mux59~31_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~32 .extended_lut = "off";
defparam \datamem|Mux59~32 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[60] (
// Equation(s):
// \datamem|read_data [60] = ( \datamem|read_data [60] & ( \i3|Memread~q  & ( \datamem|Mux59~32_combout  ) ) ) # ( !\datamem|read_data [60] & ( \i3|Memread~q  & ( \datamem|Mux59~32_combout  ) ) ) # ( \datamem|read_data [60] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux59~32_combout ),
	.datae(!\datamem|read_data [60]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [60]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[60] .extended_lut = "off";
defparam \datamem|read_data[60] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[60] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[60] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[60] .is_wysiwyg = "true";
defparam \i4|readdata[60] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[60]~39 (
// Equation(s):
// \mux1|Y[60]~39_combout  = (!\i2|Alusrc~q  & ((\m2|Mux3~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[60]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[60]~39 .extended_lut = "off";
defparam \mux1|Y[60]~39 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[60]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[60]~60_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[60] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[60] .is_wysiwyg = "true";
defparam \i2|readdata1[60] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux3~0 (
// Equation(s):
// \m1|Mux3~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [60]))) # (\m1|Mux40~5_combout  & (\mux3|Y[60]~60_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [60])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [60]))) ) )

	.dataa(!\mux3|Y[60]~60_combout ),
	.datab(!\i2|readdata1 [60]),
	.datac(!\i3|result_out_alu [60]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux3~0 .extended_lut = "off";
defparam \m1|Mux3~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[59]~59_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[59] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[59] .is_wysiwyg = "true";
defparam \i2|readdata1[59] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[59]~37 (
// Equation(s):
// \mux1|Y[59]~37_combout  = (!\i2|Alusrc~q  & ((\m2|Mux4~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[59]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[59]~37 .extended_lut = "off";
defparam \mux1|Y[59]~37 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[59]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~253 (
// Equation(s):
// \alu|Add0~253_sumout  = SUM(( \m1|Mux5~0_combout  ) + ( !\mux1|Y[58]~40_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~230  ))
// \alu|Add0~254  = CARRY(( \m1|Mux5~0_combout  ) + ( !\mux1|Y[58]~40_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~230  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[58]~40_combout ),
	.datag(gnd),
	.cin(\alu|Add0~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~253_sumout ),
	.cout(\alu|Add0~254 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~253 .extended_lut = "off";
defparam \alu|Add0~253 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~253 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~233 (
// Equation(s):
// \alu|Add0~233_sumout  = SUM(( \m1|Mux4~0_combout  ) + ( !\mux1|Y[59]~37_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~254  ))
// \alu|Add0~234  = CARRY(( \m1|Mux4~0_combout  ) + ( !\mux1|Y[59]~37_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~254  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[59]~37_combout ),
	.datag(gnd),
	.cin(\alu|Add0~254 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~233_sumout ),
	.cout(\alu|Add0~234 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~233 .extended_lut = "off";
defparam \alu|Add0~233 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~233 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~58 (
// Equation(s):
// \i3|result_out_alu~58_combout  = ( \alu|Add0~233_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[59]~37_combout  & \m1|Mux4~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux4~0_combout )) # (\mux1|Y[59]~37_combout 
// ))) ) ) # ( !\alu|Add0~233_sumout  & ( (!\mux1|Y[59]~37_combout  & (\m1|Mux4~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[59]~37_combout  & (((\m1|Mux4~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[59]~37_combout ),
	.datab(!\m1|Mux4~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~233_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~58 .extended_lut = "off";
defparam \i3|result_out_alu~58 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~58 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[59] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[59] .is_wysiwyg = "true";
defparam \i3|result_out_alu[59] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux4~0 (
// Equation(s):
// \m1|Mux4~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [59]))) # (\m1|Mux40~5_combout  & (\mux3|Y[59]~59_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [59])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [59]))) ) )

	.dataa(!\mux3|Y[59]~59_combout ),
	.datab(!\i2|readdata1 [59]),
	.datac(!\i3|result_out_alu [59]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux4~0 .extended_lut = "off";
defparam \m1|Mux4~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~249 (
// Equation(s):
// \alu|Add0~249_sumout  = SUM(( \m1|Mux3~0_combout  ) + ( !\mux1|Y[60]~39_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~234  ))
// \alu|Add0~250  = CARRY(( \m1|Mux3~0_combout  ) + ( !\mux1|Y[60]~39_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~234  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[60]~39_combout ),
	.datag(gnd),
	.cin(\alu|Add0~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~249_sumout ),
	.cout(\alu|Add0~250 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~249 .extended_lut = "off";
defparam \alu|Add0~249 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~249 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~62 (
// Equation(s):
// \i3|result_out_alu~62_combout  = ( \alu|Add0~249_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[60]~39_combout  & \m1|Mux3~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux3~0_combout )) # (\mux1|Y[60]~39_combout 
// ))) ) ) # ( !\alu|Add0~249_sumout  & ( (!\mux1|Y[60]~39_combout  & (\m1|Mux3~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[60]~39_combout  & (((\m1|Mux3~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[60]~39_combout ),
	.datab(!\m1|Mux3~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~249_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~62 .extended_lut = "off";
defparam \i3|result_out_alu~62 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~62 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[60] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[60] .is_wysiwyg = "true";
defparam \i3|result_out_alu[60] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[60] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[60] .is_wysiwyg = "true";
defparam \i4|result_alu_out[60] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[60]~60 (
// Equation(s):
// \mux3|Y[60]~60_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [60]))) # (\i4|Memtoreg~q  & (\i4|readdata [60]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [60]),
	.datac(!\i4|result_alu_out [60]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[60]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[60]~60 .extended_lut = "off";
defparam \mux3|Y[60]~60 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[60]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a3 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[60]~60_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[60] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a3~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[60] .is_wysiwyg = "true";
defparam \i2|readdata2[60] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux3~0 (
// Equation(s):
// \m2|Mux3~0_combout  = ( \i3|result_out_alu [60] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[60]~60_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [60])))) ) ) # ( !\i3|result_out_alu [60] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[60]~60_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [60])))) ) )

	.dataa(!\mux3|Y[60]~60_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [60]),
	.datae(!\i3|result_out_alu [60]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux3~0 .extended_lut = "off";
defparam \m2|Mux3~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[60] (
	.clk(\clk~input_o ),
	.d(\m2|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[60] .is_wysiwyg = "true";
defparam \i3|writedata_out[60] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[38][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~733_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~2_combout ),
	.ena(\datamem|mem[38][7]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[38][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[38][4] .is_wysiwyg = "true";
defparam \datamem|mem[38][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~5 (
// Equation(s):
// \datamem|Mux59~5_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[54][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[22][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[38][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[6][4]~q  ) ) )

	.dataa(!\datamem|mem[6][4]~q ),
	.datab(!\datamem|mem[38][4]~q ),
	.datac(!\datamem|mem[22][4]~q ),
	.datad(!\datamem|mem[54][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~5 .extended_lut = "off";
defparam \datamem|Mux59~5 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~23 (
// Equation(s):
// \datamem|Mux59~23_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~4_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~5_combout  ) ) )

	.dataa(!\datamem|Mux59~5_combout ),
	.datab(!\datamem|Mux59~6_combout ),
	.datac(!\datamem|Mux59~4_combout ),
	.datad(!\datamem|Mux59~22_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~23 .extended_lut = "off";
defparam \datamem|Mux59~23 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux51~0 (
// Equation(s):
// \datamem|Mux51~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~25_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux59~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux59~23_combout  ) ) )

	.dataa(!\datamem|Mux59~23_combout ),
	.datab(!\datamem|Mux59~27_combout ),
	.datac(!\datamem|Mux59~25_combout ),
	.datad(!\datamem|Mux59~29_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux51~0 .extended_lut = "off";
defparam \datamem|Mux51~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux51~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[52] (
// Equation(s):
// \datamem|read_data [52] = ( \datamem|read_data [52] & ( \i3|Memread~q  & ( \datamem|Mux51~0_combout  ) ) ) # ( !\datamem|read_data [52] & ( \i3|Memread~q  & ( \datamem|Mux51~0_combout  ) ) ) # ( \datamem|read_data [52] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux51~0_combout ),
	.datae(!\datamem|read_data [52]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [52]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[52] .extended_lut = "off";
defparam \datamem|read_data[52] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[52] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[52] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[52] .is_wysiwyg = "true";
defparam \i4|readdata[52] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[52] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[52] .is_wysiwyg = "true";
defparam \i4|result_alu_out[52] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[52]~52 (
// Equation(s):
// \mux3|Y[52]~52_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [52]))) # (\i4|Memtoreg~q  & (\i4|readdata [52]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [52]),
	.datac(!\i4|result_alu_out [52]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[52]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[52]~52 .extended_lut = "off";
defparam \mux3|Y[52]~52 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[52]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[52]~52_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[52] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[52] .is_wysiwyg = "true";
defparam \i2|readdata1[52] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux11~0 (
// Equation(s):
// \m1|Mux11~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [52]))) # (\m1|Mux40~5_combout  & (\mux3|Y[52]~52_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [52])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [52]))) ) )

	.dataa(!\mux3|Y[52]~52_combout ),
	.datab(!\i2|readdata1 [52]),
	.datac(!\i3|result_out_alu [52]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux11~0 .extended_lut = "off";
defparam \m1|Mux11~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~221 (
// Equation(s):
// \alu|Add0~221_sumout  = SUM(( \m1|Mux10~0_combout  ) + ( !\mux1|Y[53]~32_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~206  ))
// \alu|Add0~222  = CARRY(( \m1|Mux10~0_combout  ) + ( !\mux1|Y[53]~32_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~206  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[53]~32_combout ),
	.datag(gnd),
	.cin(\alu|Add0~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~221_sumout ),
	.cout(\alu|Add0~222 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~221 .extended_lut = "off";
defparam \alu|Add0~221 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~221 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~55 (
// Equation(s):
// \i3|result_out_alu~55_combout  = ( \alu|Add0~221_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[53]~32_combout  & \m1|Mux10~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux10~0_combout )) # 
// (\mux1|Y[53]~32_combout ))) ) ) # ( !\alu|Add0~221_sumout  & ( (!\mux1|Y[53]~32_combout  & (\m1|Mux10~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[53]~32_combout  & (((\m1|Mux10~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[53]~32_combout ),
	.datab(!\m1|Mux10~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~221_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~55 .extended_lut = "off";
defparam \i3|result_out_alu~55 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~55 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[53] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[53] .is_wysiwyg = "true";
defparam \i3|result_out_alu[53] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux10~0 (
// Equation(s):
// \m2|Mux10~0_combout  = ( \i3|result_out_alu [53] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[53]~53_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [53])))) ) ) # ( !\i3|result_out_alu [53] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[53]~53_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [53])))) ) )

	.dataa(!\mux3|Y[53]~53_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [53]),
	.datae(!\i3|result_out_alu [53]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux10~0 .extended_lut = "off";
defparam \m2|Mux10~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[53] (
	.clk(\clk~input_o ),
	.d(\m2|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[53] .is_wysiwyg = "true";
defparam \i3|writedata_out[53] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~859 (
// Equation(s):
// \datamem|mem~859_combout  = ( \datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \datamem|mem~858_combout  ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [37] ) ) ) # ( 
// \datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [53] ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [45] ) ) )

	.dataa(!\datamem|mem~858_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[6][0]~138_combout ),
	.dataf(!\datamem|mem[6][0]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~859_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~859 .extended_lut = "off";
defparam \datamem|mem~859 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~859 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[6][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~859_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[6][7]~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[6][5] .is_wysiwyg = "true";
defparam \datamem|mem[6][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~860 (
// Equation(s):
// \datamem|mem~860_combout  = ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[42][0]~121_combout ),
	.dataf(!\datamem|mem[38][3]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~860_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~860 .extended_lut = "off";
defparam \datamem|mem~860 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~860 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~861 (
// Equation(s):
// \datamem|mem~861_combout  = ( \datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem~860_combout  ) ) ) # ( 
// \datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~860_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[38][3]~1267_combout ),
	.dataf(!\datamem|mem[34][0]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~861_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~861 .extended_lut = "off";
defparam \datamem|mem~861 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~861 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~919 (
// Equation(s):
// \datamem|mem~919_combout  = ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[7][3]~254_combout ),
	.dataf(!\datamem|mem[7][3]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~919_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~919 .extended_lut = "off";
defparam \datamem|mem~919 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~919 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~920 (
// Equation(s):
// \datamem|mem~920_combout  = ( \datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem~919_combout  ) ) ) # ( 
// \datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~919_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[7][3]~1207_combout ),
	.dataf(!\datamem|mem[7][3]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~920 .extended_lut = "off";
defparam \datamem|mem~920 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~920 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[7][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~920_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[7][7]~1206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[7][5] .is_wysiwyg = "true";
defparam \datamem|mem[7][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~921 (
// Equation(s):
// \datamem|mem~921_combout  = ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[39][5]~260_combout ),
	.dataf(!\datamem|mem[39][5]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~921_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~921 .extended_lut = "off";
defparam \datamem|mem~921 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~921 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~922 (
// Equation(s):
// \datamem|mem~922_combout  = ( \datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem~921_combout  ) ) ) # ( 
// \datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~921_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[39][5]~1205_combout ),
	.dataf(!\datamem|mem[39][5]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~922_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~922 .extended_lut = "off";
defparam \datamem|mem~922 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~922 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[39][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~922_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~31_combout ),
	.ena(\datamem|mem[39][7]~1204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[39][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[39][5] .is_wysiwyg = "true";
defparam \datamem|mem[39][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~923 (
// Equation(s):
// \datamem|mem~923_combout  = ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[23][5]~266_combout ),
	.dataf(!\datamem|mem[23][5]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~923_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~923 .extended_lut = "off";
defparam \datamem|mem~923 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~923 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~924 (
// Equation(s):
// \datamem|mem~924_combout  = ( \datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem~923_combout  ) ) ) # ( 
// \datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~923_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[23][5]~1203_combout ),
	.dataf(!\datamem|mem[23][5]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~924 .extended_lut = "off";
defparam \datamem|mem~924 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~924 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[23][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~924_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~35_combout ),
	.ena(\datamem|mem[23][7]~1202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[23][5] .is_wysiwyg = "true";
defparam \datamem|mem[23][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~925 (
// Equation(s):
// \datamem|mem~925_combout  = ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[55][0]~272_combout ),
	.dataf(!\datamem|mem[55][0]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~925_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~925 .extended_lut = "off";
defparam \datamem|mem~925 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~925 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~926 (
// Equation(s):
// \datamem|mem~926_combout  = ( \datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem~925_combout  ) ) ) # ( 
// \datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~925_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[55][0]~1201_combout ),
	.dataf(!\datamem|mem[55][0]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~926_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~926 .extended_lut = "off";
defparam \datamem|mem~926 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~926 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[55][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~926_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~39_combout ),
	.ena(\datamem|mem[55][7]~1200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[55][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[55][5] .is_wysiwyg = "true";
defparam \datamem|mem[55][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~15 (
// Equation(s):
// \datamem|Mux58~15_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[55][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[23][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[39][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[7][5]~q  ) ) )

	.dataa(!\datamem|mem[7][5]~q ),
	.datab(!\datamem|mem[39][5]~q ),
	.datac(!\datamem|mem[23][5]~q ),
	.datad(!\datamem|mem[55][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~15 .extended_lut = "off";
defparam \datamem|Mux58~15 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~927 (
// Equation(s):
// \datamem|mem~927_combout  = ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[15][3]~242_combout ),
	.dataf(!\datamem|mem[15][3]~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~927_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~927 .extended_lut = "off";
defparam \datamem|mem~927 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~927 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~928 (
// Equation(s):
// \datamem|mem~928_combout  = ( \datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem~927_combout  ) ) ) # ( 
// \datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~927_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[15][3]~1199_combout ),
	.dataf(!\datamem|mem[15][3]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~928_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~928 .extended_lut = "off";
defparam \datamem|mem~928 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~928 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[15][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~928_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~43_combout ),
	.ena(\datamem|mem[15][7]~1198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[15][5] .is_wysiwyg = "true";
defparam \datamem|mem[15][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~929 (
// Equation(s):
// \datamem|mem~929_combout  = ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[47][1]~248_combout ),
	.dataf(!\datamem|mem[47][1]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~929_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~929 .extended_lut = "off";
defparam \datamem|mem~929 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~929 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~930 (
// Equation(s):
// \datamem|mem~930_combout  = ( \datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem~929_combout  ) ) ) # ( 
// \datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~929_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[47][1]~1197_combout ),
	.dataf(!\datamem|mem[47][1]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~930_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~930 .extended_lut = "off";
defparam \datamem|mem~930 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~930 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[47][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~930_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~47_combout ),
	.ena(\datamem|mem[47][7]~1196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[47][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[47][5] .is_wysiwyg = "true";
defparam \datamem|mem[47][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~931 (
// Equation(s):
// \datamem|mem~931_combout  = ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[31][0]~236_combout ),
	.dataf(!\datamem|mem[31][0]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~931_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~931 .extended_lut = "off";
defparam \datamem|mem~931 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~931 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~932 (
// Equation(s):
// \datamem|mem~932_combout  = ( \datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem~931_combout  ) ) ) # ( 
// \datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~931_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[31][0]~1195_combout ),
	.dataf(!\datamem|mem[31][0]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~932 .extended_lut = "off";
defparam \datamem|mem~932 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~932 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[31][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~932_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~51_combout ),
	.ena(\datamem|mem[31][7]~1194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[31][5] .is_wysiwyg = "true";
defparam \datamem|mem[31][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~933 (
// Equation(s):
// \datamem|mem~933_combout  = ( \datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [13] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [5] ) ) ) # ( 
// \datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [21] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [29] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[63][5]~1193_combout ),
	.dataf(!\datamem|mem[63][5]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~933_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~933 .extended_lut = "off";
defparam \datamem|mem~933 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~933 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~934 (
// Equation(s):
// \datamem|mem~934_combout  = ( \datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem~933_combout  ) ) ) # ( 
// \datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~933_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[63][5]~1192_combout ),
	.dataf(!\datamem|mem[63][5]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~934_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~934 .extended_lut = "off";
defparam \datamem|mem~934 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~934 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[63][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~934_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~55_combout ),
	.ena(\datamem|mem[63][7]~1191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[63][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[63][5] .is_wysiwyg = "true";
defparam \datamem|mem[63][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~16 (
// Equation(s):
// \datamem|Mux58~16_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[63][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[31][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[47][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[15][5]~q  ) ) )

	.dataa(!\datamem|mem[15][5]~q ),
	.datab(!\datamem|mem[47][5]~q ),
	.datac(!\datamem|mem[31][5]~q ),
	.datad(!\datamem|mem[63][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~16 .extended_lut = "off";
defparam \datamem|Mux58~16 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~911 (
// Equation(s):
// \datamem|mem~911_combout  = ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[15][3]~251_combout ),
	.dataf(!\datamem|mem[11][3]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~911_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~911 .extended_lut = "off";
defparam \datamem|mem~911 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~911 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~912 (
// Equation(s):
// \datamem|mem~912_combout  = ( \datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem~911_combout  ) ) ) # ( 
// \datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~911_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[11][3]~1215_combout ),
	.dataf(!\datamem|mem[7][3]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~912 .extended_lut = "off";
defparam \datamem|mem~912 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~912 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[11][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~912_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~45_combout ),
	.ena(\datamem|mem[11][7]~1214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[11][5] .is_wysiwyg = "true";
defparam \datamem|mem[11][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~913 (
// Equation(s):
// \datamem|mem~913_combout  = ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[47][1]~257_combout ),
	.dataf(!\datamem|mem[43][1]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~913_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~913 .extended_lut = "off";
defparam \datamem|mem~913 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~913 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~914 (
// Equation(s):
// \datamem|mem~914_combout  = ( \datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem~913_combout  ) ) ) # ( 
// \datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~913_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[43][1]~1213_combout ),
	.dataf(!\datamem|mem[39][5]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~914_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~914 .extended_lut = "off";
defparam \datamem|mem~914 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~914 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[43][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~914_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~49_combout ),
	.ena(\datamem|mem[43][7]~1212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[43][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[43][5] .is_wysiwyg = "true";
defparam \datamem|mem[43][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~915 (
// Equation(s):
// \datamem|mem~915_combout  = ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[31][0]~263_combout ),
	.dataf(!\datamem|mem[27][3]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~915_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~915 .extended_lut = "off";
defparam \datamem|mem~915 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~915 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~916 (
// Equation(s):
// \datamem|mem~916_combout  = ( \datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem~915_combout  ) ) ) # ( 
// \datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~915_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[27][3]~1211_combout ),
	.dataf(!\datamem|mem[23][5]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~916_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~916 .extended_lut = "off";
defparam \datamem|mem~916 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~916 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[27][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~916_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~53_combout ),
	.ena(\datamem|mem[27][7]~1210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[27][5] .is_wysiwyg = "true";
defparam \datamem|mem[27][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~917 (
// Equation(s):
// \datamem|mem~917_combout  = ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[63][5]~269_combout ),
	.dataf(!\datamem|mem[59][6]~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~917_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~917 .extended_lut = "off";
defparam \datamem|mem~917 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~917 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~918 (
// Equation(s):
// \datamem|mem~918_combout  = ( \datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem~917_combout  ) ) ) # ( 
// \datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~917_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[59][6]~1209_combout ),
	.dataf(!\datamem|mem[55][0]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~918_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~918 .extended_lut = "off";
defparam \datamem|mem~918 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~918 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[59][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~918_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~57_combout ),
	.ena(\datamem|mem[59][7]~1208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[59][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[59][5] .is_wysiwyg = "true";
defparam \datamem|mem[59][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~14 (
// Equation(s):
// \datamem|Mux58~14_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[59][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[27][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[43][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[11][5]~q  ) ) )

	.dataa(!\datamem|mem[11][5]~q ),
	.datab(!\datamem|mem[43][5]~q ),
	.datac(!\datamem|mem[27][5]~q ),
	.datad(!\datamem|mem[59][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~14 .extended_lut = "off";
defparam \datamem|Mux58~14 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~907 (
// Equation(s):
// \datamem|mem~907_combout  = ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[23][5]~239_combout ),
	.dataf(!\datamem|mem[19][2]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~907_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~907 .extended_lut = "off";
defparam \datamem|mem~907 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~907 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~908 (
// Equation(s):
// \datamem|mem~908_combout  = ( \datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem~907_combout  ) ) ) # ( 
// \datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~907_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[19][2]~1219_combout ),
	.dataf(!\datamem|mem[15][3]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~908 .extended_lut = "off";
defparam \datamem|mem~908 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~908 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[19][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~908_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~37_combout ),
	.ena(\datamem|mem[19][7]~1218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[19][5] .is_wysiwyg = "true";
defparam \datamem|mem[19][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~909 (
// Equation(s):
// \datamem|mem~909_combout  = ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[55][0]~245_combout ),
	.dataf(!\datamem|mem[51][1]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~909_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~909 .extended_lut = "off";
defparam \datamem|mem~909 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~909 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~910 (
// Equation(s):
// \datamem|mem~910_combout  = ( \datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem~909_combout  ) ) ) # ( 
// \datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~909_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[51][1]~1217_combout ),
	.dataf(!\datamem|mem[47][1]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~910_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~910 .extended_lut = "off";
defparam \datamem|mem~910 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~910 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[51][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~910_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~41_combout ),
	.ena(\datamem|mem[51][7]~1216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[51][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[51][5] .is_wysiwyg = "true";
defparam \datamem|mem[51][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~905 (
// Equation(s):
// \datamem|mem~905_combout  = ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[39][5]~233_combout ),
	.dataf(!\datamem|mem[35][7]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~905_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~905 .extended_lut = "off";
defparam \datamem|mem~905 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~905 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~906 (
// Equation(s):
// \datamem|mem~906_combout  = ( \datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem~905_combout  ) ) ) # ( 
// \datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~905_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[35][7]~1221_combout ),
	.dataf(!\datamem|mem[31][0]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~906_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~906 .extended_lut = "off";
defparam \datamem|mem~906 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~906 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[35][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~906_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~33_combout ),
	.ena(\datamem|mem[35][7]~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[35][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[35][5] .is_wysiwyg = "true";
defparam \datamem|mem[35][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~24 (
// Equation(s):
// \datamem|Mux58~24_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[3][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[35][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[51][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[19][5]~q  ) ) )

	.dataa(!\datamem|mem[19][5]~q ),
	.datab(!\datamem|mem[51][5]~q ),
	.datac(!\datamem|mem[35][5]~q ),
	.datad(!\datamem|mem[3][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~24 .extended_lut = "off";
defparam \datamem|Mux58~24 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~25 (
// Equation(s):
// \datamem|Mux58~25_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~24_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~14_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~15_combout  ) ) )

	.dataa(!\datamem|Mux58~15_combout ),
	.datab(!\datamem|Mux58~16_combout ),
	.datac(!\datamem|Mux58~14_combout ),
	.datad(!\datamem|Mux58~24_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~25 .extended_lut = "off";
defparam \datamem|Mux58~25 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~880 (
// Equation(s):
// \datamem|mem~880_combout  = ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[9][4]~185_combout ),
	.dataf(!\datamem|mem[9][4]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~880 .extended_lut = "off";
defparam \datamem|mem~880 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~880 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~881 (
// Equation(s):
// \datamem|mem~881_combout  = ( \datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem~880_combout  ) ) ) # ( 
// \datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~880_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[9][4]~1245_combout ),
	.dataf(!\datamem|mem[9][4]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~881_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~881 .extended_lut = "off";
defparam \datamem|mem~881 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~881 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[9][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~881_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~46_combout ),
	.ena(\datamem|mem[9][7]~1244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[9][5] .is_wysiwyg = "true";
defparam \datamem|mem[9][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~882 (
// Equation(s):
// \datamem|mem~882_combout  = ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[41][4]~190_combout ),
	.dataf(!\datamem|mem[41][4]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~882_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~882 .extended_lut = "off";
defparam \datamem|mem~882 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~882 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~883 (
// Equation(s):
// \datamem|mem~883_combout  = ( \datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem~882_combout  ) ) ) # ( 
// \datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~882_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[41][4]~1243_combout ),
	.dataf(!\datamem|mem[41][4]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~883_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~883 .extended_lut = "off";
defparam \datamem|mem~883 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~883 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[41][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~883_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~50_combout ),
	.ena(\datamem|mem[41][7]~1242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[41][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[41][5] .is_wysiwyg = "true";
defparam \datamem|mem[41][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~884 (
// Equation(s):
// \datamem|mem~884_combout  = ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[25][6]~195_combout ),
	.dataf(!\datamem|mem[25][6]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~884_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~884 .extended_lut = "off";
defparam \datamem|mem~884 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~884 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~885 (
// Equation(s):
// \datamem|mem~885_combout  = ( \datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem~884_combout  ) ) ) # ( 
// \datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~884_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[25][6]~1241_combout ),
	.dataf(!\datamem|mem[25][6]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~885_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~885 .extended_lut = "off";
defparam \datamem|mem~885 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~885 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[25][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~885_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~54_combout ),
	.ena(\datamem|mem[25][7]~1240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[25][5] .is_wysiwyg = "true";
defparam \datamem|mem[25][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~886 (
// Equation(s):
// \datamem|mem~886_combout  = ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[57][2]~200_combout ),
	.dataf(!\datamem|mem[57][2]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~886_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~886 .extended_lut = "off";
defparam \datamem|mem~886 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~886 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~887 (
// Equation(s):
// \datamem|mem~887_combout  = ( \datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem~886_combout  ) ) ) # ( 
// \datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~886_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[57][2]~1239_combout ),
	.dataf(!\datamem|mem[57][2]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~887_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~887 .extended_lut = "off";
defparam \datamem|mem~887 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~887 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[57][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~887_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~58_combout ),
	.ena(\datamem|mem[57][7]~1238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[57][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[57][5] .is_wysiwyg = "true";
defparam \datamem|mem[57][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~9 (
// Equation(s):
// \datamem|Mux58~9_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[57][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[25][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[41][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[9][5]~q  ) ) )

	.dataa(!\datamem|mem[9][5]~q ),
	.datab(!\datamem|mem[41][5]~q ),
	.datac(!\datamem|mem[25][5]~q ),
	.datad(!\datamem|mem[57][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~9 .extended_lut = "off";
defparam \datamem|Mux58~9 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~876 (
// Equation(s):
// \datamem|mem~876_combout  = ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[17][7]~175_combout ),
	.dataf(!\datamem|mem[17][7]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~876 .extended_lut = "off";
defparam \datamem|mem~876 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~876 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~877 (
// Equation(s):
// \datamem|mem~877_combout  = ( \datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem~876_combout  ) ) ) # ( 
// \datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~876_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[17][7]~1249_combout ),
	.dataf(!\datamem|mem[17][7]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~877_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~877 .extended_lut = "off";
defparam \datamem|mem~877 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~877 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[17][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~877_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~38_combout ),
	.ena(\datamem|mem[17][7]~1248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[17][5] .is_wysiwyg = "true";
defparam \datamem|mem[17][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~878 (
// Equation(s):
// \datamem|mem~878_combout  = ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[49][7]~180_combout ),
	.dataf(!\datamem|mem[49][7]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~878_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~878 .extended_lut = "off";
defparam \datamem|mem~878 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~878 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~879 (
// Equation(s):
// \datamem|mem~879_combout  = ( \datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem~878_combout  ) ) ) # ( 
// \datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~878_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[49][7]~1247_combout ),
	.dataf(!\datamem|mem[49][7]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~879_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~879 .extended_lut = "off";
defparam \datamem|mem~879 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~879 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[49][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~879_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~42_combout ),
	.ena(\datamem|mem[49][7]~1246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[49][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[49][5] .is_wysiwyg = "true";
defparam \datamem|mem[49][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~20 (
// Equation(s):
// \datamem|Mux58~20_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[1][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[33][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[49][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[17][5]~q  ) ) )

	.dataa(!\datamem|mem[17][5]~q ),
	.datab(!\datamem|mem[49][5]~q ),
	.datac(!\datamem|mem[33][5]~q ),
	.datad(!\datamem|mem[1][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~20 .extended_lut = "off";
defparam \datamem|Mux58~20 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~896 (
// Equation(s):
// \datamem|mem~896_combout  = ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[17][7]~178_combout ),
	.dataf(!\datamem|mem[13][4]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~896 .extended_lut = "off";
defparam \datamem|mem~896 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~896 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~897 (
// Equation(s):
// \datamem|mem~897_combout  = ( \datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem~896_combout  ) ) ) # ( 
// \datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~896_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[13][4]~1230_combout ),
	.dataf(!\datamem|mem[9][4]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~897_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~897 .extended_lut = "off";
defparam \datamem|mem~897 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~897 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[13][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~897_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~44_combout ),
	.ena(\datamem|mem[13][7]~1229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[13][5] .is_wysiwyg = "true";
defparam \datamem|mem[13][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~898 (
// Equation(s):
// \datamem|mem~898_combout  = ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[49][7]~183_combout ),
	.dataf(!\datamem|mem[45][2]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~898_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~898 .extended_lut = "off";
defparam \datamem|mem~898 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~898 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~899 (
// Equation(s):
// \datamem|mem~899_combout  = ( \datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem~898_combout  ) ) ) # ( 
// \datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~898_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[45][2]~1228_combout ),
	.dataf(!\datamem|mem[41][4]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~899_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~899 .extended_lut = "off";
defparam \datamem|mem~899 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~899 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[45][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~899_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~48_combout ),
	.ena(\datamem|mem[45][7]~1227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[45][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[45][5] .is_wysiwyg = "true";
defparam \datamem|mem[45][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~900 (
// Equation(s):
// \datamem|mem~900_combout  = ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[33][3]~173_combout ),
	.dataf(!\datamem|mem[29][6]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~900 .extended_lut = "off";
defparam \datamem|mem~900 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~900 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~901 (
// Equation(s):
// \datamem|mem~901_combout  = ( \datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem~900_combout  ) ) ) # ( 
// \datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~900_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[29][6]~1226_combout ),
	.dataf(!\datamem|mem[25][6]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~901_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~901 .extended_lut = "off";
defparam \datamem|mem~901 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~901 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[29][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~901_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~52_combout ),
	.ena(\datamem|mem[29][7]~1225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[29][5] .is_wysiwyg = "true";
defparam \datamem|mem[29][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~902 (
// Equation(s):
// \datamem|mem~902_combout  = ( \datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[61][7]~226_combout ),
	.dataf(!\datamem|mem[61][7]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~902_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~902 .extended_lut = "off";
defparam \datamem|mem~902 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~902 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~903 (
// Equation(s):
// \datamem|mem~903_combout  = ( \datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem~902_combout  ) ) ) # ( 
// \datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~902_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[61][7]~1224_combout ),
	.dataf(!\datamem|mem[57][2]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~903_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~903 .extended_lut = "off";
defparam \datamem|mem~903 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~903 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[61][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~903_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~56_combout ),
	.ena(\datamem|mem[61][7]~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[61][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[61][5] .is_wysiwyg = "true";
defparam \datamem|mem[61][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~11 (
// Equation(s):
// \datamem|Mux58~11_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[61][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[29][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[45][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[13][5]~q  ) ) )

	.dataa(!\datamem|mem[13][5]~q ),
	.datab(!\datamem|mem[45][5]~q ),
	.datac(!\datamem|mem[29][5]~q ),
	.datad(!\datamem|mem[61][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~11 .extended_lut = "off";
defparam \datamem|Mux58~11 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~892 (
// Equation(s):
// \datamem|mem~892_combout  = ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[25][6]~198_combout ),
	.dataf(!\datamem|mem[21][3]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~892 .extended_lut = "off";
defparam \datamem|mem~892 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~892 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~893 (
// Equation(s):
// \datamem|mem~893_combout  = ( \datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem~892_combout  ) ) ) # ( 
// \datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~892_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[21][3]~1234_combout ),
	.dataf(!\datamem|mem[17][7]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~893_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~893 .extended_lut = "off";
defparam \datamem|mem~893 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~893 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[21][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~893_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~36_combout ),
	.ena(\datamem|mem[21][7]~1233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[21][5] .is_wysiwyg = "true";
defparam \datamem|mem[21][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~894 (
// Equation(s):
// \datamem|mem~894_combout  = ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[57][2]~203_combout ),
	.dataf(!\datamem|mem[53][4]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~894_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~894 .extended_lut = "off";
defparam \datamem|mem~894 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~894 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~895 (
// Equation(s):
// \datamem|mem~895_combout  = ( \datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem~894_combout  ) ) ) # ( 
// \datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~894_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[53][4]~1232_combout ),
	.dataf(!\datamem|mem[49][7]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~895_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~895 .extended_lut = "off";
defparam \datamem|mem~895 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~895 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[53][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~895_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~40_combout ),
	.ena(\datamem|mem[53][7]~1231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[53][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[53][5] .is_wysiwyg = "true";
defparam \datamem|mem[53][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~890 (
// Equation(s):
// \datamem|mem~890_combout  = ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[41][4]~193_combout ),
	.dataf(!\datamem|mem[37][5]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~890_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~890 .extended_lut = "off";
defparam \datamem|mem~890 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~890 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~891 (
// Equation(s):
// \datamem|mem~891_combout  = ( \datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem~890_combout  ) ) ) # ( 
// \datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~890_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[37][5]~1236_combout ),
	.dataf(!\datamem|mem[33][3]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~891_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~891 .extended_lut = "off";
defparam \datamem|mem~891 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~891 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[37][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~891_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~32_combout ),
	.ena(\datamem|mem[37][7]~1235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[37][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[37][5] .is_wysiwyg = "true";
defparam \datamem|mem[37][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~28 (
// Equation(s):
// \datamem|Mux58~28_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[5][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[37][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[53][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[21][5]~q  ) ) )

	.dataa(!\datamem|mem[21][5]~q ),
	.datab(!\datamem|mem[53][5]~q ),
	.datac(!\datamem|mem[37][5]~q ),
	.datad(!\datamem|mem[5][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~28 .extended_lut = "off";
defparam \datamem|Mux58~28 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~29 (
// Equation(s):
// \datamem|Mux58~29_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~28_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~11_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~9_combout  ) ) )

	.dataa(!\datamem|Mux58~9_combout ),
	.datab(!\datamem|Mux58~20_combout ),
	.datac(!\datamem|Mux58~11_combout ),
	.datad(!\datamem|Mux58~28_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~29 .extended_lut = "off";
defparam \datamem|Mux58~29 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~816 (
// Equation(s):
// \datamem|mem~816_combout  = ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[8][6]~23_combout ),
	.dataf(!\datamem|mem[8][6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~816 .extended_lut = "off";
defparam \datamem|mem~816 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~816 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~817 (
// Equation(s):
// \datamem|mem~817_combout  = ( \i3|writedata_out [45] & ( \i3|writedata_out [53] & ( (((\datamem|Decoder4~3_combout  & \i3|writedata_out [37])) # (\datamem|Decoder2~6_combout )) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( 
// \i3|writedata_out [53] & ( (!\datamem|Decoder1~13_combout  & ((!\datamem|Decoder4~3_combout  & (\datamem|Decoder2~6_combout )) # (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [37])))) ) ) ) # ( \i3|writedata_out [45] & 
// ( !\i3|writedata_out [53] & ( ((\datamem|Decoder4~3_combout  & ((\i3|writedata_out [37]) # (\datamem|Decoder2~6_combout )))) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( !\i3|writedata_out [53] & ( (!\datamem|Decoder1~13_combout 
//  & (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [37]))) ) ) )

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder4~3_combout ),
	.datac(!\datamem|Decoder2~6_combout ),
	.datad(!\i3|writedata_out [37]),
	.datae(!\i3|writedata_out [45]),
	.dataf(!\i3|writedata_out [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~817_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~817 .extended_lut = "off";
defparam \datamem|mem~817 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~817 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~818 (
// Equation(s):
// \datamem|mem~818_combout  = ( \datamem|mem~817_combout  & ( (!\datamem|Decoder1~12_combout ) # (\i3|writedata_out [61]) ) ) # ( !\datamem|mem~817_combout  & ( (!\datamem|Decoder1~12_combout  & (\datamem|mem[8][6]~22_combout  & ((\datamem|mem~816_combout 
// )))) # (\datamem|Decoder1~12_combout  & (((\i3|writedata_out [61])))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|mem[8][6]~22_combout ),
	.datac(!\i3|writedata_out [61]),
	.datad(!\datamem|mem~816_combout ),
	.datae(!\datamem|mem~817_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~818_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~818 .extended_lut = "off";
defparam \datamem|mem~818 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~818 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[8][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~818_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[8][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[8][5] .is_wysiwyg = "true";
defparam \datamem|mem[8][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~819 (
// Equation(s):
// \datamem|mem~819_combout  = ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[40][4]~31_combout ),
	.dataf(!\datamem|mem[40][4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~819_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~819 .extended_lut = "off";
defparam \datamem|mem~819 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~819 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~820 (
// Equation(s):
// \datamem|mem~820_combout  = ( \i3|writedata_out [45] & ( \i3|writedata_out [53] & ( (((\datamem|Decoder4~4_combout  & \i3|writedata_out [37])) # (\datamem|Decoder2~8_combout )) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( 
// \i3|writedata_out [53] & ( (!\datamem|Decoder1~17_combout  & ((!\datamem|Decoder4~4_combout  & (\datamem|Decoder2~8_combout )) # (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [37])))) ) ) ) # ( \i3|writedata_out [45] & 
// ( !\i3|writedata_out [53] & ( ((\datamem|Decoder4~4_combout  & ((\i3|writedata_out [37]) # (\datamem|Decoder2~8_combout )))) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( !\i3|writedata_out [53] & ( (!\datamem|Decoder1~17_combout 
//  & (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [37]))) ) ) )

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder4~4_combout ),
	.datac(!\datamem|Decoder2~8_combout ),
	.datad(!\i3|writedata_out [37]),
	.datae(!\i3|writedata_out [45]),
	.dataf(!\i3|writedata_out [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~820 .extended_lut = "off";
defparam \datamem|mem~820 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~820 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~821 (
// Equation(s):
// \datamem|mem~821_combout  = ( \datamem|mem~820_combout  & ( (!\datamem|Decoder1~16_combout ) # (\i3|writedata_out [61]) ) ) # ( !\datamem|mem~820_combout  & ( (!\datamem|Decoder1~16_combout  & (\datamem|mem[40][4]~30_combout  & ((\datamem|mem~819_combout 
// )))) # (\datamem|Decoder1~16_combout  & (((\i3|writedata_out [61])))) ) )

	.dataa(!\datamem|Decoder1~16_combout ),
	.datab(!\datamem|mem[40][4]~30_combout ),
	.datac(!\i3|writedata_out [61]),
	.datad(!\datamem|mem~819_combout ),
	.datae(!\datamem|mem~820_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~821_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~821 .extended_lut = "off";
defparam \datamem|mem~821 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~821 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[40][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~821_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[40][7]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[40][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[40][5] .is_wysiwyg = "true";
defparam \datamem|mem[40][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~822 (
// Equation(s):
// \datamem|mem~822_combout  = ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[24][1]~38_combout ),
	.dataf(!\datamem|mem[24][1]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~822_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~822 .extended_lut = "off";
defparam \datamem|mem~822 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~822 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~823 (
// Equation(s):
// \datamem|mem~823_combout  = ( \i3|writedata_out [45] & ( \i3|writedata_out [53] & ( (((\datamem|Decoder4~5_combout  & \i3|writedata_out [37])) # (\datamem|Decoder2~10_combout )) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( 
// \i3|writedata_out [53] & ( (!\datamem|Decoder1~21_combout  & ((!\datamem|Decoder4~5_combout  & (\datamem|Decoder2~10_combout )) # (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [37])))) ) ) ) # ( \i3|writedata_out [45] 
// & ( !\i3|writedata_out [53] & ( ((\datamem|Decoder4~5_combout  & ((\i3|writedata_out [37]) # (\datamem|Decoder2~10_combout )))) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( !\i3|writedata_out [53] & ( 
// (!\datamem|Decoder1~21_combout  & (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [37]))) ) ) )

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder4~5_combout ),
	.datac(!\datamem|Decoder2~10_combout ),
	.datad(!\i3|writedata_out [37]),
	.datae(!\i3|writedata_out [45]),
	.dataf(!\i3|writedata_out [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~823_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~823 .extended_lut = "off";
defparam \datamem|mem~823 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~823 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~824 (
// Equation(s):
// \datamem|mem~824_combout  = ( \datamem|mem~823_combout  & ( (!\datamem|Decoder1~20_combout ) # (\i3|writedata_out [61]) ) ) # ( !\datamem|mem~823_combout  & ( (!\datamem|Decoder1~20_combout  & (\datamem|mem[24][1]~37_combout  & ((\datamem|mem~822_combout 
// )))) # (\datamem|Decoder1~20_combout  & (((\i3|writedata_out [61])))) ) )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|mem[24][1]~37_combout ),
	.datac(!\i3|writedata_out [61]),
	.datad(!\datamem|mem~822_combout ),
	.datae(!\datamem|mem~823_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~824_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~824 .extended_lut = "off";
defparam \datamem|mem~824 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~824 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[24][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~824_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[24][7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[24][5] .is_wysiwyg = "true";
defparam \datamem|mem[24][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~825 (
// Equation(s):
// \datamem|mem~825_combout  = ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[56][1]~46_combout ),
	.dataf(!\datamem|mem[56][1]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~825_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~825 .extended_lut = "off";
defparam \datamem|mem~825 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~825 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~826 (
// Equation(s):
// \datamem|mem~826_combout  = ( \i3|writedata_out [45] & ( \i3|writedata_out [53] & ( (((\datamem|Decoder4~6_combout  & \i3|writedata_out [37])) # (\datamem|Decoder2~12_combout )) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( 
// \i3|writedata_out [53] & ( (!\datamem|Decoder1~25_combout  & ((!\datamem|Decoder4~6_combout  & (\datamem|Decoder2~12_combout )) # (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [37])))) ) ) ) # ( \i3|writedata_out [45] 
// & ( !\i3|writedata_out [53] & ( ((\datamem|Decoder4~6_combout  & ((\i3|writedata_out [37]) # (\datamem|Decoder2~12_combout )))) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( !\i3|writedata_out [53] & ( 
// (!\datamem|Decoder1~25_combout  & (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [37]))) ) ) )

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder4~6_combout ),
	.datac(!\datamem|Decoder2~12_combout ),
	.datad(!\i3|writedata_out [37]),
	.datae(!\i3|writedata_out [45]),
	.dataf(!\i3|writedata_out [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~826_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~826 .extended_lut = "off";
defparam \datamem|mem~826 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~826 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~827 (
// Equation(s):
// \datamem|mem~827_combout  = ( \datamem|mem~826_combout  & ( (!\datamem|Decoder1~24_combout ) # (\i3|writedata_out [61]) ) ) # ( !\datamem|mem~826_combout  & ( (!\datamem|Decoder1~24_combout  & (\datamem|mem[56][1]~45_combout  & ((\datamem|mem~825_combout 
// )))) # (\datamem|Decoder1~24_combout  & (((\i3|writedata_out [61])))) ) )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|mem[56][1]~45_combout ),
	.datac(!\i3|writedata_out [61]),
	.datad(!\datamem|mem~825_combout ),
	.datae(!\datamem|mem~826_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~827_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~827 .extended_lut = "off";
defparam \datamem|mem~827 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~827 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[56][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~827_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[56][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[56][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[56][5] .is_wysiwyg = "true";
defparam \datamem|mem[56][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~0 (
// Equation(s):
// \datamem|Mux58~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[56][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[24][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[40][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[8][5]~q  ) ) )

	.dataa(!\datamem|mem[8][5]~q ),
	.datab(!\datamem|mem[40][5]~q ),
	.datac(!\datamem|mem[24][5]~q ),
	.datad(!\datamem|mem[56][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~0 .extended_lut = "off";
defparam \datamem|Mux58~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~810 (
// Equation(s):
// \datamem|mem~810_combout  = ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[16][2]~9_combout ),
	.dataf(!\datamem|mem[16][2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~810_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~810 .extended_lut = "off";
defparam \datamem|mem~810 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~810 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~811 (
// Equation(s):
// \datamem|mem~811_combout  = ( \i3|writedata_out [45] & ( \i3|writedata_out [53] & ( (((\datamem|Decoder4~1_combout  & \i3|writedata_out [37])) # (\datamem|Decoder2~2_combout )) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( 
// \i3|writedata_out [53] & ( (!\datamem|Decoder1~5_combout  & ((!\datamem|Decoder4~1_combout  & (\datamem|Decoder2~2_combout )) # (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [37])))) ) ) ) # ( \i3|writedata_out [45] & 
// ( !\i3|writedata_out [53] & ( ((\datamem|Decoder4~1_combout  & ((\i3|writedata_out [37]) # (\datamem|Decoder2~2_combout )))) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( !\i3|writedata_out [53] & ( (!\datamem|Decoder1~5_combout  
// & (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [37]))) ) ) )

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder4~1_combout ),
	.datac(!\datamem|Decoder2~2_combout ),
	.datad(!\i3|writedata_out [37]),
	.datae(!\i3|writedata_out [45]),
	.dataf(!\i3|writedata_out [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~811_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~811 .extended_lut = "off";
defparam \datamem|mem~811 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~811 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~812 (
// Equation(s):
// \datamem|mem~812_combout  = ( \datamem|mem~811_combout  & ( (!\datamem|Decoder1~4_combout ) # (\i3|writedata_out [61]) ) ) # ( !\datamem|mem~811_combout  & ( (!\datamem|Decoder1~4_combout  & (\datamem|mem[16][2]~8_combout  & ((\datamem|mem~810_combout 
// )))) # (\datamem|Decoder1~4_combout  & (((\i3|writedata_out [61])))) ) )

	.dataa(!\datamem|Decoder1~4_combout ),
	.datab(!\datamem|mem[16][2]~8_combout ),
	.datac(!\i3|writedata_out [61]),
	.datad(!\datamem|mem~810_combout ),
	.datae(!\datamem|mem~811_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~812 .extended_lut = "off";
defparam \datamem|mem~812 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~812 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[16][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~812_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[16][7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[16][5] .is_wysiwyg = "true";
defparam \datamem|mem[16][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~813 (
// Equation(s):
// \datamem|mem~813_combout  = ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[48][7]~16_combout ),
	.dataf(!\datamem|mem[48][7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~813_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~813 .extended_lut = "off";
defparam \datamem|mem~813 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~813 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~814 (
// Equation(s):
// \datamem|mem~814_combout  = ( \i3|writedata_out [45] & ( \i3|writedata_out [53] & ( (((\datamem|Decoder4~2_combout  & \i3|writedata_out [37])) # (\datamem|Decoder2~4_combout )) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( 
// \i3|writedata_out [53] & ( (!\datamem|Decoder1~9_combout  & ((!\datamem|Decoder4~2_combout  & (\datamem|Decoder2~4_combout )) # (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [37])))) ) ) ) # ( \i3|writedata_out [45] & 
// ( !\i3|writedata_out [53] & ( ((\datamem|Decoder4~2_combout  & ((\i3|writedata_out [37]) # (\datamem|Decoder2~4_combout )))) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( !\i3|writedata_out [53] & ( (!\datamem|Decoder1~9_combout  
// & (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [37]))) ) ) )

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder4~2_combout ),
	.datac(!\datamem|Decoder2~4_combout ),
	.datad(!\i3|writedata_out [37]),
	.datae(!\i3|writedata_out [45]),
	.dataf(!\i3|writedata_out [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~814_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~814 .extended_lut = "off";
defparam \datamem|mem~814 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~814 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~815 (
// Equation(s):
// \datamem|mem~815_combout  = ( \datamem|mem~814_combout  & ( (!\datamem|Decoder1~8_combout ) # (\i3|writedata_out [61]) ) ) # ( !\datamem|mem~814_combout  & ( (!\datamem|Decoder1~8_combout  & (\datamem|mem[48][7]~15_combout  & ((\datamem|mem~813_combout 
// )))) # (\datamem|Decoder1~8_combout  & (((\i3|writedata_out [61])))) ) )

	.dataa(!\datamem|Decoder1~8_combout ),
	.datab(!\datamem|mem[48][7]~15_combout ),
	.datac(!\i3|writedata_out [61]),
	.datad(!\datamem|mem~813_combout ),
	.datae(!\datamem|mem~814_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~815_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~815 .extended_lut = "off";
defparam \datamem|mem~815 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~815 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[48][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~815_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[48][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[48][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[48][5] .is_wysiwyg = "true";
defparam \datamem|mem[48][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~18 (
// Equation(s):
// \datamem|Mux58~18_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[0][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[32][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[48][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[16][5]~q  ) ) )

	.dataa(!\datamem|mem[16][5]~q ),
	.datab(!\datamem|mem[48][5]~q ),
	.datac(!\datamem|mem[32][5]~q ),
	.datad(!\datamem|mem[0][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~18 .extended_lut = "off";
defparam \datamem|Mux58~18 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~835 (
// Equation(s):
// \datamem|mem~835_combout  = ( \datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[16][2]~72_combout ),
	.dataf(!\datamem|mem[12][4]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~835_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~835 .extended_lut = "off";
defparam \datamem|mem~835 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~835 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~836 (
// Equation(s):
// \datamem|mem~836_combout  = ( \datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem~835_combout  ) ) ) # ( 
// \datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~835_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[12][4]~1289_combout ),
	.dataf(!\datamem|mem[8][6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~836_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~836 .extended_lut = "off";
defparam \datamem|mem~836 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~836 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[12][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~836_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~15_combout ),
	.ena(\datamem|mem[12][7]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[12][5] .is_wysiwyg = "true";
defparam \datamem|mem[12][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~837 (
// Equation(s):
// \datamem|mem~837_combout  = ( \datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[48][7]~77_combout ),
	.dataf(!\datamem|mem[44][7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~837_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~837 .extended_lut = "off";
defparam \datamem|mem~837 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~837 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~838 (
// Equation(s):
// \datamem|mem~838_combout  = ( \datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem~837_combout  ) ) ) # ( 
// \datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~837_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[44][7]~1287_combout ),
	.dataf(!\datamem|mem[40][4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~838_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~838 .extended_lut = "off";
defparam \datamem|mem~838 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~838 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[44][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~838_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~19_combout ),
	.ena(\datamem|mem[44][7]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[44][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[44][5] .is_wysiwyg = "true";
defparam \datamem|mem[44][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~839 (
// Equation(s):
// \datamem|mem~839_combout  = ( \datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[32][5]~82_combout ),
	.dataf(!\datamem|mem[28][3]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~839_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~839 .extended_lut = "off";
defparam \datamem|mem~839 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~839 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~840 (
// Equation(s):
// \datamem|mem~840_combout  = ( \datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem~839_combout  ) ) ) # ( 
// \datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~839_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[28][3]~1285_combout ),
	.dataf(!\datamem|mem[24][1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~840_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~840 .extended_lut = "off";
defparam \datamem|mem~840 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~840 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[28][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~840_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~23_combout ),
	.ena(\datamem|mem[28][7]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[28][5] .is_wysiwyg = "true";
defparam \datamem|mem[28][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~841 (
// Equation(s):
// \datamem|mem~841_combout  = ( \datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[60][7]~87_combout ),
	.dataf(!\datamem|mem[60][7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~841_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~841 .extended_lut = "off";
defparam \datamem|mem~841 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~841 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~842 (
// Equation(s):
// \datamem|mem~842_combout  = ( \datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem~841_combout  ) ) ) # ( 
// \datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~841_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[60][7]~1283_combout ),
	.dataf(!\datamem|mem[56][1]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~842_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~842 .extended_lut = "off";
defparam \datamem|mem~842 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~842 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[60][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~842_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~27_combout ),
	.ena(\datamem|mem[60][7]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[60][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[60][5] .is_wysiwyg = "true";
defparam \datamem|mem[60][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~2 (
// Equation(s):
// \datamem|Mux58~2_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[60][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[28][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[44][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[12][5]~q  ) ) )

	.dataa(!\datamem|mem[12][5]~q ),
	.datab(!\datamem|mem[44][5]~q ),
	.datac(!\datamem|mem[28][5]~q ),
	.datad(!\datamem|mem[60][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~2 .extended_lut = "off";
defparam \datamem|Mux58~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~831 (
// Equation(s):
// \datamem|mem~831_combout  = ( \datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[24][1]~62_combout ),
	.dataf(!\datamem|mem[20][3]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~831_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~831 .extended_lut = "off";
defparam \datamem|mem~831 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~831 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~832 (
// Equation(s):
// \datamem|mem~832_combout  = ( \datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem~831_combout  ) ) ) # ( 
// \datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~831_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[20][3]~1293_combout ),
	.dataf(!\datamem|mem[16][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~832_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~832 .extended_lut = "off";
defparam \datamem|mem~832 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~832 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[20][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~832_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~7_combout ),
	.ena(\datamem|mem[20][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[20][5] .is_wysiwyg = "true";
defparam \datamem|mem[20][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~833 (
// Equation(s):
// \datamem|mem~833_combout  = ( \datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[56][1]~67_combout ),
	.dataf(!\datamem|mem[52][1]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~833_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~833 .extended_lut = "off";
defparam \datamem|mem~833 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~833 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~834 (
// Equation(s):
// \datamem|mem~834_combout  = ( \datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem~833_combout  ) ) ) # ( 
// \datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~833_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[52][1]~1291_combout ),
	.dataf(!\datamem|mem[48][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~834_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~834 .extended_lut = "off";
defparam \datamem|mem~834 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~834 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[52][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~834_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~11_combout ),
	.ena(\datamem|mem[52][7]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[52][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[52][5] .is_wysiwyg = "true";
defparam \datamem|mem[52][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~829 (
// Equation(s):
// \datamem|mem~829_combout  = ( \datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[40][4]~57_combout ),
	.dataf(!\datamem|mem[36][0]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~829_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~829 .extended_lut = "off";
defparam \datamem|mem~829 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~829 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~830 (
// Equation(s):
// \datamem|mem~830_combout  = ( \datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem~829_combout  ) ) ) # ( 
// \datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~829_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[36][0]~1295_combout ),
	.dataf(!\datamem|mem[32][5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~830_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~830 .extended_lut = "off";
defparam \datamem|mem~830 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~830 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[36][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~830_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~3_combout ),
	.ena(\datamem|mem[36][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[36][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[36][5] .is_wysiwyg = "true";
defparam \datamem|mem[36][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~26 (
// Equation(s):
// \datamem|Mux58~26_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[4][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[36][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[52][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[20][5]~q  ) ) )

	.dataa(!\datamem|mem[20][5]~q ),
	.datab(!\datamem|mem[52][5]~q ),
	.datac(!\datamem|mem[36][5]~q ),
	.datad(!\datamem|mem[4][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~26 .extended_lut = "off";
defparam \datamem|Mux58~26 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~27 (
// Equation(s):
// \datamem|Mux58~27_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~26_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~2_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~0_combout  ) ) )

	.dataa(!\datamem|Mux58~0_combout ),
	.datab(!\datamem|Mux58~18_combout ),
	.datac(!\datamem|Mux58~2_combout ),
	.datad(!\datamem|Mux58~26_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~27 .extended_lut = "off";
defparam \datamem|Mux58~27 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~850 (
// Equation(s):
// \datamem|mem~850_combout  = ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[10][6]~112_combout ),
	.dataf(!\datamem|mem[10][6]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~850_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~850 .extended_lut = "off";
defparam \datamem|mem~850 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~850 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~851 (
// Equation(s):
// \datamem|mem~851_combout  = ( \datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem~850_combout  ) ) ) # ( 
// \datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~850_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[10][6]~1275_combout ),
	.dataf(!\datamem|mem[10][6]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~851_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~851 .extended_lut = "off";
defparam \datamem|mem~851 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~851 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[10][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~851_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~13_combout ),
	.ena(\datamem|mem[10][7]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[10][5] .is_wysiwyg = "true";
defparam \datamem|mem[10][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~852 (
// Equation(s):
// \datamem|mem~852_combout  = ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[42][0]~118_combout ),
	.dataf(!\datamem|mem[42][0]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~852_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~852 .extended_lut = "off";
defparam \datamem|mem~852 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~852 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~853 (
// Equation(s):
// \datamem|mem~853_combout  = ( \datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem~852_combout  ) ) ) # ( 
// \datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~852_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[42][0]~1273_combout ),
	.dataf(!\datamem|mem[42][0]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~853_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~853 .extended_lut = "off";
defparam \datamem|mem~853 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~853 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[42][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~853_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~17_combout ),
	.ena(\datamem|mem[42][7]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[42][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[42][5] .is_wysiwyg = "true";
defparam \datamem|mem[42][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~854 (
// Equation(s):
// \datamem|mem~854_combout  = ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[26][2]~124_combout ),
	.dataf(!\datamem|mem[26][2]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~854_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~854 .extended_lut = "off";
defparam \datamem|mem~854 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~854 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~855 (
// Equation(s):
// \datamem|mem~855_combout  = ( \datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem~854_combout  ) ) ) # ( 
// \datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~854_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[26][2]~1271_combout ),
	.dataf(!\datamem|mem[26][2]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~855_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~855 .extended_lut = "off";
defparam \datamem|mem~855 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~855 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[26][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~855_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~21_combout ),
	.ena(\datamem|mem[26][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[26][5] .is_wysiwyg = "true";
defparam \datamem|mem[26][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~856 (
// Equation(s):
// \datamem|mem~856_combout  = ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[58][7]~130_combout ),
	.dataf(!\datamem|mem[58][7]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~856 .extended_lut = "off";
defparam \datamem|mem~856 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~856 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~857 (
// Equation(s):
// \datamem|mem~857_combout  = ( \datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem~856_combout  ) ) ) # ( 
// \datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~856_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[58][7]~1269_combout ),
	.dataf(!\datamem|mem[58][7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~857_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~857 .extended_lut = "off";
defparam \datamem|mem~857 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~857 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[58][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~857_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~25_combout ),
	.ena(\datamem|mem[58][7]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[58][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[58][5] .is_wysiwyg = "true";
defparam \datamem|mem[58][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~4 (
// Equation(s):
// \datamem|Mux58~4_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[58][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[26][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[42][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[10][5]~q  ) ) )

	.dataa(!\datamem|mem[10][5]~q ),
	.datab(!\datamem|mem[42][5]~q ),
	.datac(!\datamem|mem[26][5]~q ),
	.datad(!\datamem|mem[58][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~4 .extended_lut = "off";
defparam \datamem|Mux58~4 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~846 (
// Equation(s):
// \datamem|mem~846_combout  = ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[18][4]~100_combout ),
	.dataf(!\datamem|mem[18][4]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~846_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~846 .extended_lut = "off";
defparam \datamem|mem~846 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~846 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~847 (
// Equation(s):
// \datamem|mem~847_combout  = ( \datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem~846_combout  ) ) ) # ( 
// \datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~846_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[18][4]~1279_combout ),
	.dataf(!\datamem|mem[18][4]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~847_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~847 .extended_lut = "off";
defparam \datamem|mem~847 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~847 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[18][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~847_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~5_combout ),
	.ena(\datamem|mem[18][7]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[18][5] .is_wysiwyg = "true";
defparam \datamem|mem[18][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~848 (
// Equation(s):
// \datamem|mem~848_combout  = ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[50][3]~106_combout ),
	.dataf(!\datamem|mem[50][3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~848_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~848 .extended_lut = "off";
defparam \datamem|mem~848 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~848 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~849 (
// Equation(s):
// \datamem|mem~849_combout  = ( \datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem~848_combout  ) ) ) # ( 
// \datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~848_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[50][3]~1277_combout ),
	.dataf(!\datamem|mem[50][3]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~849_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~849 .extended_lut = "off";
defparam \datamem|mem~849 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~849 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[50][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~849_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~9_combout ),
	.ena(\datamem|mem[50][7]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[50][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[50][5] .is_wysiwyg = "true";
defparam \datamem|mem[50][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~22 (
// Equation(s):
// \datamem|Mux58~22_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[2][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[34][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[50][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[18][5]~q  ) ) )

	.dataa(!\datamem|mem[18][5]~q ),
	.datab(!\datamem|mem[50][5]~q ),
	.datac(!\datamem|mem[34][5]~q ),
	.datad(!\datamem|mem[2][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~22 .extended_lut = "off";
defparam \datamem|Mux58~22 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~866 (
// Equation(s):
// \datamem|mem~866_combout  = ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[18][4]~103_combout ),
	.dataf(!\datamem|mem[14][6]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~866_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~866 .extended_lut = "off";
defparam \datamem|mem~866 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~866 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~867 (
// Equation(s):
// \datamem|mem~867_combout  = ( \datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem~866_combout  ) ) ) # ( 
// \datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~866_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[14][6]~1261_combout ),
	.dataf(!\datamem|mem[10][6]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~867_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~867 .extended_lut = "off";
defparam \datamem|mem~867 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~867 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[14][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~867_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~14_combout ),
	.ena(\datamem|mem[14][7]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[14][5] .is_wysiwyg = "true";
defparam \datamem|mem[14][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~868 (
// Equation(s):
// \datamem|mem~868_combout  = ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[50][3]~109_combout ),
	.dataf(!\datamem|mem[46][4]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~868 .extended_lut = "off";
defparam \datamem|mem~868 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~868 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~869 (
// Equation(s):
// \datamem|mem~869_combout  = ( \datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem~868_combout  ) ) ) # ( 
// \datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~868_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[46][4]~1259_combout ),
	.dataf(!\datamem|mem[42][0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~869_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~869 .extended_lut = "off";
defparam \datamem|mem~869 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~869 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[46][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~869_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~18_combout ),
	.ena(\datamem|mem[46][7]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[46][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[46][5] .is_wysiwyg = "true";
defparam \datamem|mem[46][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~870 (
// Equation(s):
// \datamem|mem~870_combout  = ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[34][0]~97_combout ),
	.dataf(!\datamem|mem[30][5]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~870_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~870 .extended_lut = "off";
defparam \datamem|mem~870 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~870 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~871 (
// Equation(s):
// \datamem|mem~871_combout  = ( \datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem~870_combout  ) ) ) # ( 
// \datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~870_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[30][5]~1257_combout ),
	.dataf(!\datamem|mem[26][2]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~871_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~871 .extended_lut = "off";
defparam \datamem|mem~871 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~871 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[30][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~871_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~22_combout ),
	.ena(\datamem|mem[30][7]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[30][5] .is_wysiwyg = "true";
defparam \datamem|mem[30][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~872 (
// Equation(s):
// \datamem|mem~872_combout  = ( \datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [13] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [5] ) ) ) # ( 
// \datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [21] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [29] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[62][4]~1255_combout ),
	.dataf(!\datamem|mem[62][4]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~872_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~872 .extended_lut = "off";
defparam \datamem|mem~872 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~872 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~873 (
// Equation(s):
// \datamem|mem~873_combout  = ( \datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem~872_combout  ) ) ) # ( 
// \datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~872_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[62][4]~1254_combout ),
	.dataf(!\datamem|mem[58][7]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~873_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~873 .extended_lut = "off";
defparam \datamem|mem~873 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~873 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[62][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~873_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~26_combout ),
	.ena(\datamem|mem[62][7]~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[62][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[62][5] .is_wysiwyg = "true";
defparam \datamem|mem[62][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~6 (
// Equation(s):
// \datamem|Mux58~6_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[62][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[30][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[46][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[14][5]~q  ) ) )

	.dataa(!\datamem|mem[14][5]~q ),
	.datab(!\datamem|mem[46][5]~q ),
	.datac(!\datamem|mem[30][5]~q ),
	.datad(!\datamem|mem[62][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~6 .extended_lut = "off";
defparam \datamem|Mux58~6 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~862 (
// Equation(s):
// \datamem|mem~862_combout  = ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[26][2]~127_combout ),
	.dataf(!\datamem|mem[22][6]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~862_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~862 .extended_lut = "off";
defparam \datamem|mem~862 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~862 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~863 (
// Equation(s):
// \datamem|mem~863_combout  = ( \datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem~862_combout  ) ) ) # ( 
// \datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~862_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[22][6]~1265_combout ),
	.dataf(!\datamem|mem[18][4]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~863_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~863 .extended_lut = "off";
defparam \datamem|mem~863 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~863 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[22][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~863_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~6_combout ),
	.ena(\datamem|mem[22][7]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[22][5] .is_wysiwyg = "true";
defparam \datamem|mem[22][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~864 (
// Equation(s):
// \datamem|mem~864_combout  = ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[58][7]~133_combout ),
	.dataf(!\datamem|mem[54][1]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~864_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~864 .extended_lut = "off";
defparam \datamem|mem~864 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~864 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~865 (
// Equation(s):
// \datamem|mem~865_combout  = ( \datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem~864_combout  ) ) ) # ( 
// \datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~864_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[54][1]~1263_combout ),
	.dataf(!\datamem|mem[50][3]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~865_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~865 .extended_lut = "off";
defparam \datamem|mem~865 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~865 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[54][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~865_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~10_combout ),
	.ena(\datamem|mem[54][7]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[54][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[54][5] .is_wysiwyg = "true";
defparam \datamem|mem[54][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~30 (
// Equation(s):
// \datamem|Mux58~30_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[6][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[38][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[54][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[22][5]~q  ) ) )

	.dataa(!\datamem|mem[22][5]~q ),
	.datab(!\datamem|mem[54][5]~q ),
	.datac(!\datamem|mem[38][5]~q ),
	.datad(!\datamem|mem[6][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~30 .extended_lut = "off";
defparam \datamem|Mux58~30 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~31 (
// Equation(s):
// \datamem|Mux58~31_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~30_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~6_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~4_combout  ) ) )

	.dataa(!\datamem|Mux58~4_combout ),
	.datab(!\datamem|Mux58~22_combout ),
	.datac(!\datamem|Mux58~6_combout ),
	.datad(!\datamem|Mux58~30_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~31 .extended_lut = "off";
defparam \datamem|Mux58~31 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~32 (
// Equation(s):
// \datamem|Mux58~32_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~31_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~27_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux58~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux58~25_combout  ) ) )

	.dataa(!\datamem|Mux58~25_combout ),
	.datab(!\datamem|Mux58~29_combout ),
	.datac(!\datamem|Mux58~27_combout ),
	.datad(!\datamem|Mux58~31_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~32 .extended_lut = "off";
defparam \datamem|Mux58~32 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[61] (
// Equation(s):
// \datamem|read_data [61] = ( \datamem|read_data [61] & ( \i3|Memread~q  & ( \datamem|Mux58~32_combout  ) ) ) # ( !\datamem|read_data [61] & ( \i3|Memread~q  & ( \datamem|Mux58~32_combout  ) ) ) # ( \datamem|read_data [61] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux58~32_combout ),
	.datae(!\datamem|read_data [61]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [61]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[61] .extended_lut = "off";
defparam \datamem|read_data[61] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[61] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[61] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[61] .is_wysiwyg = "true";
defparam \i4|readdata[61] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[61]~38 (
// Equation(s):
// \mux1|Y[61]~38_combout  = (!\i2|Alusrc~q  & ((\m2|Mux2~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[61]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[61]~38 .extended_lut = "off";
defparam \mux1|Y[61]~38 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[61]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[61]~61_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[61] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[61] .is_wysiwyg = "true";
defparam \i2|readdata1[61] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux2~0 (
// Equation(s):
// \m1|Mux2~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [61]))) # (\m1|Mux40~5_combout  & (\mux3|Y[61]~61_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [61])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [61]))) ) )

	.dataa(!\mux3|Y[61]~61_combout ),
	.datab(!\i2|readdata1 [61]),
	.datac(!\i3|result_out_alu [61]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux2~0 .extended_lut = "off";
defparam \m1|Mux2~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~241 (
// Equation(s):
// \alu|Add0~241_sumout  = SUM(( \m1|Mux2~0_combout  ) + ( !\mux1|Y[61]~38_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~250  ))
// \alu|Add0~242  = CARRY(( \m1|Mux2~0_combout  ) + ( !\mux1|Y[61]~38_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~250  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[61]~38_combout ),
	.datag(gnd),
	.cin(\alu|Add0~250 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~241_sumout ),
	.cout(\alu|Add0~242 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~241 .extended_lut = "off";
defparam \alu|Add0~241 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~241 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~60 (
// Equation(s):
// \i3|result_out_alu~60_combout  = ( \alu|Add0~241_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[61]~38_combout  & \m1|Mux2~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux2~0_combout )) # (\mux1|Y[61]~38_combout 
// ))) ) ) # ( !\alu|Add0~241_sumout  & ( (!\mux1|Y[61]~38_combout  & (\m1|Mux2~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[61]~38_combout  & (((\m1|Mux2~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[61]~38_combout ),
	.datab(!\m1|Mux2~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~241_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~60 .extended_lut = "off";
defparam \i3|result_out_alu~60 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~60 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[61] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[61] .is_wysiwyg = "true";
defparam \i3|result_out_alu[61] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[61] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[61] .is_wysiwyg = "true";
defparam \i4|result_alu_out[61] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[61]~61 (
// Equation(s):
// \mux3|Y[61]~61_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [61]))) # (\i4|Memtoreg~q  & (\i4|readdata [61]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [61]),
	.datac(!\i4|result_alu_out [61]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[61]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[61]~61 .extended_lut = "off";
defparam \mux3|Y[61]~61 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[61]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a2 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[61]~61_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[61] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a2~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[61] .is_wysiwyg = "true";
defparam \i2|readdata2[61] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux2~0 (
// Equation(s):
// \m2|Mux2~0_combout  = ( \i3|result_out_alu [61] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[61]~61_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [61])))) ) ) # ( !\i3|result_out_alu [61] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[61]~61_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [61])))) ) )

	.dataa(!\mux3|Y[61]~61_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [61]),
	.datae(!\i3|result_out_alu [61]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux2~0 .extended_lut = "off";
defparam \m2|Mux2~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[61] (
	.clk(\clk~input_o ),
	.d(\m2|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[61] .is_wysiwyg = "true";
defparam \i3|writedata_out[61] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[38][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~861_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~2_combout ),
	.ena(\datamem|mem[38][7]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[38][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[38][5] .is_wysiwyg = "true";
defparam \datamem|mem[38][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~5 (
// Equation(s):
// \datamem|Mux58~5_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[54][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[22][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[38][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[6][5]~q  ) ) )

	.dataa(!\datamem|mem[6][5]~q ),
	.datab(!\datamem|mem[38][5]~q ),
	.datac(!\datamem|mem[22][5]~q ),
	.datad(!\datamem|mem[54][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~5 .extended_lut = "off";
defparam \datamem|Mux58~5 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~23 (
// Equation(s):
// \datamem|Mux58~23_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~4_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~5_combout  ) ) )

	.dataa(!\datamem|Mux58~5_combout ),
	.datab(!\datamem|Mux58~6_combout ),
	.datac(!\datamem|Mux58~4_combout ),
	.datad(!\datamem|Mux58~22_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~23 .extended_lut = "off";
defparam \datamem|Mux58~23 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux50~0 (
// Equation(s):
// \datamem|Mux50~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~25_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux58~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux58~23_combout  ) ) )

	.dataa(!\datamem|Mux58~23_combout ),
	.datab(!\datamem|Mux58~27_combout ),
	.datac(!\datamem|Mux58~25_combout ),
	.datad(!\datamem|Mux58~29_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux50~0 .extended_lut = "off";
defparam \datamem|Mux50~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[53] (
// Equation(s):
// \datamem|read_data [53] = ( \datamem|read_data [53] & ( \i3|Memread~q  & ( \datamem|Mux50~0_combout  ) ) ) # ( !\datamem|read_data [53] & ( \i3|Memread~q  & ( \datamem|Mux50~0_combout  ) ) ) # ( \datamem|read_data [53] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux50~0_combout ),
	.datae(!\datamem|read_data [53]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [53]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[53] .extended_lut = "off";
defparam \datamem|read_data[53] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[53] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[53] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[53] .is_wysiwyg = "true";
defparam \i4|readdata[53] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[53] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[53] .is_wysiwyg = "true";
defparam \i4|result_alu_out[53] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[53]~53 (
// Equation(s):
// \mux3|Y[53]~53_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [53]))) # (\i4|Memtoreg~q  & (\i4|readdata [53]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [53]),
	.datac(!\i4|result_alu_out [53]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[53]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[53]~53 .extended_lut = "off";
defparam \mux3|Y[53]~53 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[53]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[53]~53_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[53] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[53] .is_wysiwyg = "true";
defparam \i2|readdata1[53] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux10~0 (
// Equation(s):
// \m1|Mux10~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [53]))) # (\m1|Mux40~5_combout  & (\mux3|Y[53]~53_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [53])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [53]))) ) )

	.dataa(!\mux3|Y[53]~53_combout ),
	.datab(!\i2|readdata1 [53]),
	.datac(!\i3|result_out_alu [53]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux10~0 .extended_lut = "off";
defparam \m1|Mux10~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~213 (
// Equation(s):
// \alu|Add0~213_sumout  = SUM(( \m1|Mux9~0_combout  ) + ( !\mux1|Y[54]~31_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~222  ))
// \alu|Add0~214  = CARRY(( \m1|Mux9~0_combout  ) + ( !\mux1|Y[54]~31_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~222  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[54]~31_combout ),
	.datag(gnd),
	.cin(\alu|Add0~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~213_sumout ),
	.cout(\alu|Add0~214 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~213 .extended_lut = "off";
defparam \alu|Add0~213 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~213 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~53 (
// Equation(s):
// \i3|result_out_alu~53_combout  = ( \alu|Add0~213_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[54]~31_combout  & \m1|Mux9~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux9~0_combout )) # (\mux1|Y[54]~31_combout 
// ))) ) ) # ( !\alu|Add0~213_sumout  & ( (!\mux1|Y[54]~31_combout  & (\m1|Mux9~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[54]~31_combout  & (((\m1|Mux9~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[54]~31_combout ),
	.datab(!\m1|Mux9~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~213_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~53 .extended_lut = "off";
defparam \i3|result_out_alu~53 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~53 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[54] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[54] .is_wysiwyg = "true";
defparam \i3|result_out_alu[54] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux9~0 (
// Equation(s):
// \m2|Mux9~0_combout  = ( \i3|result_out_alu [54] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[54]~54_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [54])))) ) ) # ( !\i3|result_out_alu [54] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[54]~54_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [54])))) ) )

	.dataa(!\mux3|Y[54]~54_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [54]),
	.datae(!\i3|result_out_alu [54]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux9~0 .extended_lut = "off";
defparam \m2|Mux9~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux9~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[54] (
	.clk(\clk~input_o ),
	.d(\m2|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[54] .is_wysiwyg = "true";
defparam \i3|writedata_out[54] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~987 (
// Equation(s):
// \datamem|mem~987_combout  = ( \datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \datamem|mem~986_combout  ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [38] ) ) ) # ( 
// \datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [54] ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [46] ) ) )

	.dataa(!\datamem|mem~986_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[6][0]~138_combout ),
	.dataf(!\datamem|mem[6][0]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~987_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~987 .extended_lut = "off";
defparam \datamem|mem~987 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~987 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[6][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~987_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[6][7]~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[6][6] .is_wysiwyg = "true";
defparam \datamem|mem[6][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~988 (
// Equation(s):
// \datamem|mem~988_combout  = ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[42][0]~121_combout ),
	.dataf(!\datamem|mem[38][3]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~988 .extended_lut = "off";
defparam \datamem|mem~988 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~988 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~989 (
// Equation(s):
// \datamem|mem~989_combout  = ( \datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem~988_combout  ) ) ) # ( 
// \datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~988_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[38][3]~1267_combout ),
	.dataf(!\datamem|mem[34][0]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~989_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~989 .extended_lut = "off";
defparam \datamem|mem~989 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~989 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[38][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~989_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~2_combout ),
	.ena(\datamem|mem[38][7]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[38][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[38][6] .is_wysiwyg = "true";
defparam \datamem|mem[38][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~990 (
// Equation(s):
// \datamem|mem~990_combout  = ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[26][2]~127_combout ),
	.dataf(!\datamem|mem[22][6]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~990_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~990 .extended_lut = "off";
defparam \datamem|mem~990 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~990 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~991 (
// Equation(s):
// \datamem|mem~991_combout  = ( \datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem~990_combout  ) ) ) # ( 
// \datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~990_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[22][6]~1265_combout ),
	.dataf(!\datamem|mem[18][4]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~991_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~991 .extended_lut = "off";
defparam \datamem|mem~991 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~991 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[22][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~991_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~6_combout ),
	.ena(\datamem|mem[22][7]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[22][6] .is_wysiwyg = "true";
defparam \datamem|mem[22][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~992 (
// Equation(s):
// \datamem|mem~992_combout  = ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[58][7]~133_combout ),
	.dataf(!\datamem|mem[54][1]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~992_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~992 .extended_lut = "off";
defparam \datamem|mem~992 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~992 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~993 (
// Equation(s):
// \datamem|mem~993_combout  = ( \datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem~992_combout  ) ) ) # ( 
// \datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~992_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[54][1]~1263_combout ),
	.dataf(!\datamem|mem[50][3]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~993_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~993 .extended_lut = "off";
defparam \datamem|mem~993 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~993 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[54][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~993_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~10_combout ),
	.ena(\datamem|mem[54][7]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[54][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[54][6] .is_wysiwyg = "true";
defparam \datamem|mem[54][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~5 (
// Equation(s):
// \datamem|Mux57~5_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[54][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[22][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[38][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[6][6]~q  ) ) )

	.dataa(!\datamem|mem[6][6]~q ),
	.datab(!\datamem|mem[38][6]~q ),
	.datac(!\datamem|mem[22][6]~q ),
	.datad(!\datamem|mem[54][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~5 .extended_lut = "off";
defparam \datamem|Mux57~5 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~994 (
// Equation(s):
// \datamem|mem~994_combout  = ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[18][4]~103_combout ),
	.dataf(!\datamem|mem[14][6]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~994_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~994 .extended_lut = "off";
defparam \datamem|mem~994 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~994 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~995 (
// Equation(s):
// \datamem|mem~995_combout  = ( \datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem~994_combout  ) ) ) # ( 
// \datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~994_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[14][6]~1261_combout ),
	.dataf(!\datamem|mem[10][6]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~995_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~995 .extended_lut = "off";
defparam \datamem|mem~995 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~995 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[14][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~995_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~14_combout ),
	.ena(\datamem|mem[14][7]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[14][6] .is_wysiwyg = "true";
defparam \datamem|mem[14][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~996 (
// Equation(s):
// \datamem|mem~996_combout  = ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[50][3]~109_combout ),
	.dataf(!\datamem|mem[46][4]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~996_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~996 .extended_lut = "off";
defparam \datamem|mem~996 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~996 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~997 (
// Equation(s):
// \datamem|mem~997_combout  = ( \datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem~996_combout  ) ) ) # ( 
// \datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~996_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[46][4]~1259_combout ),
	.dataf(!\datamem|mem[42][0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~997_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~997 .extended_lut = "off";
defparam \datamem|mem~997 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~997 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[46][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~997_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~18_combout ),
	.ena(\datamem|mem[46][7]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[46][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[46][6] .is_wysiwyg = "true";
defparam \datamem|mem[46][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~998 (
// Equation(s):
// \datamem|mem~998_combout  = ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[34][0]~97_combout ),
	.dataf(!\datamem|mem[30][5]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~998_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~998 .extended_lut = "off";
defparam \datamem|mem~998 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~998 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~999 (
// Equation(s):
// \datamem|mem~999_combout  = ( \datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem~998_combout  ) ) ) # ( 
// \datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~998_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[30][5]~1257_combout ),
	.dataf(!\datamem|mem[26][2]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~999_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~999 .extended_lut = "off";
defparam \datamem|mem~999 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~999 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[30][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~999_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~22_combout ),
	.ena(\datamem|mem[30][7]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[30][6] .is_wysiwyg = "true";
defparam \datamem|mem[30][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1000 (
// Equation(s):
// \datamem|mem~1000_combout  = ( \datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [14] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [6] ) ) ) # ( 
// \datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [22] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [30] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[62][4]~1255_combout ),
	.dataf(!\datamem|mem[62][4]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1000_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1000 .extended_lut = "off";
defparam \datamem|mem~1000 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1000 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1001 (
// Equation(s):
// \datamem|mem~1001_combout  = ( \datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem~1000_combout  ) ) ) # ( 
// \datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1000_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[62][4]~1254_combout ),
	.dataf(!\datamem|mem[58][7]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1001_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1001 .extended_lut = "off";
defparam \datamem|mem~1001 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1001 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[62][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1001_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~26_combout ),
	.ena(\datamem|mem[62][7]~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[62][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[62][6] .is_wysiwyg = "true";
defparam \datamem|mem[62][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~6 (
// Equation(s):
// \datamem|Mux57~6_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[62][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[30][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[46][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[14][6]~q  ) ) )

	.dataa(!\datamem|mem[14][6]~q ),
	.datab(!\datamem|mem[46][6]~q ),
	.datac(!\datamem|mem[30][6]~q ),
	.datad(!\datamem|mem[62][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~6 .extended_lut = "off";
defparam \datamem|Mux57~6 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~978 (
// Equation(s):
// \datamem|mem~978_combout  = ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[10][6]~112_combout ),
	.dataf(!\datamem|mem[10][6]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~978_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~978 .extended_lut = "off";
defparam \datamem|mem~978 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~978 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~979 (
// Equation(s):
// \datamem|mem~979_combout  = ( \datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem~978_combout  ) ) ) # ( 
// \datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~978_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[10][6]~1275_combout ),
	.dataf(!\datamem|mem[10][6]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~979_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~979 .extended_lut = "off";
defparam \datamem|mem~979 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~979 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[10][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~979_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~13_combout ),
	.ena(\datamem|mem[10][7]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[10][6] .is_wysiwyg = "true";
defparam \datamem|mem[10][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~980 (
// Equation(s):
// \datamem|mem~980_combout  = ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[42][0]~118_combout ),
	.dataf(!\datamem|mem[42][0]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~980 .extended_lut = "off";
defparam \datamem|mem~980 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~980 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~981 (
// Equation(s):
// \datamem|mem~981_combout  = ( \datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem~980_combout  ) ) ) # ( 
// \datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~980_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[42][0]~1273_combout ),
	.dataf(!\datamem|mem[42][0]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~981_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~981 .extended_lut = "off";
defparam \datamem|mem~981 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~981 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[42][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~981_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~17_combout ),
	.ena(\datamem|mem[42][7]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[42][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[42][6] .is_wysiwyg = "true";
defparam \datamem|mem[42][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~982 (
// Equation(s):
// \datamem|mem~982_combout  = ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[26][2]~124_combout ),
	.dataf(!\datamem|mem[26][2]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~982_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~982 .extended_lut = "off";
defparam \datamem|mem~982 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~982 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~983 (
// Equation(s):
// \datamem|mem~983_combout  = ( \datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem~982_combout  ) ) ) # ( 
// \datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~982_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[26][2]~1271_combout ),
	.dataf(!\datamem|mem[26][2]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~983_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~983 .extended_lut = "off";
defparam \datamem|mem~983 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~983 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[26][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~983_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~21_combout ),
	.ena(\datamem|mem[26][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[26][6] .is_wysiwyg = "true";
defparam \datamem|mem[26][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~984 (
// Equation(s):
// \datamem|mem~984_combout  = ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[58][7]~130_combout ),
	.dataf(!\datamem|mem[58][7]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~984_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~984 .extended_lut = "off";
defparam \datamem|mem~984 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~984 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~985 (
// Equation(s):
// \datamem|mem~985_combout  = ( \datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem~984_combout  ) ) ) # ( 
// \datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~984_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[58][7]~1269_combout ),
	.dataf(!\datamem|mem[58][7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~985_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~985 .extended_lut = "off";
defparam \datamem|mem~985 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~985 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[58][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~985_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~25_combout ),
	.ena(\datamem|mem[58][7]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[58][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[58][6] .is_wysiwyg = "true";
defparam \datamem|mem[58][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~4 (
// Equation(s):
// \datamem|Mux57~4_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[58][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[26][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[42][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[10][6]~q  ) ) )

	.dataa(!\datamem|mem[10][6]~q ),
	.datab(!\datamem|mem[42][6]~q ),
	.datac(!\datamem|mem[26][6]~q ),
	.datad(!\datamem|mem[58][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~4 .extended_lut = "off";
defparam \datamem|Mux57~4 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~974 (
// Equation(s):
// \datamem|mem~974_combout  = ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[18][4]~100_combout ),
	.dataf(!\datamem|mem[18][4]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~974_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~974 .extended_lut = "off";
defparam \datamem|mem~974 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~974 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~975 (
// Equation(s):
// \datamem|mem~975_combout  = ( \datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem~974_combout  ) ) ) # ( 
// \datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~974_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[18][4]~1279_combout ),
	.dataf(!\datamem|mem[18][4]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~975_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~975 .extended_lut = "off";
defparam \datamem|mem~975 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~975 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[18][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~975_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~5_combout ),
	.ena(\datamem|mem[18][7]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[18][6] .is_wysiwyg = "true";
defparam \datamem|mem[18][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~976 (
// Equation(s):
// \datamem|mem~976_combout  = ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[50][3]~106_combout ),
	.dataf(!\datamem|mem[50][3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~976_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~976 .extended_lut = "off";
defparam \datamem|mem~976 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~976 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~977 (
// Equation(s):
// \datamem|mem~977_combout  = ( \datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem~976_combout  ) ) ) # ( 
// \datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~976_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[50][3]~1277_combout ),
	.dataf(!\datamem|mem[50][3]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~977_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~977 .extended_lut = "off";
defparam \datamem|mem~977 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~977 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[50][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~977_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~9_combout ),
	.ena(\datamem|mem[50][7]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[50][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[50][6] .is_wysiwyg = "true";
defparam \datamem|mem[50][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~22 (
// Equation(s):
// \datamem|Mux57~22_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[2][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[34][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[50][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[18][6]~q  ) ) )

	.dataa(!\datamem|mem[18][6]~q ),
	.datab(!\datamem|mem[50][6]~q ),
	.datac(!\datamem|mem[34][6]~q ),
	.datad(!\datamem|mem[2][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~22 .extended_lut = "off";
defparam \datamem|Mux57~22 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~23 (
// Equation(s):
// \datamem|Mux57~23_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~4_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~5_combout  ) ) )

	.dataa(!\datamem|Mux57~5_combout ),
	.datab(!\datamem|Mux57~6_combout ),
	.datac(!\datamem|Mux57~4_combout ),
	.datad(!\datamem|Mux57~22_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~23 .extended_lut = "off";
defparam \datamem|Mux57~23 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~944 (
// Equation(s):
// \datamem|mem~944_combout  = ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[8][6]~23_combout ),
	.dataf(!\datamem|mem[8][6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~944_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~944 .extended_lut = "off";
defparam \datamem|mem~944 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~944 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~945 (
// Equation(s):
// \datamem|mem~945_combout  = ( \i3|writedata_out [46] & ( \i3|writedata_out [54] & ( (((\datamem|Decoder4~3_combout  & \i3|writedata_out [38])) # (\datamem|Decoder2~6_combout )) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( 
// \i3|writedata_out [54] & ( (!\datamem|Decoder1~13_combout  & ((!\datamem|Decoder4~3_combout  & (\datamem|Decoder2~6_combout )) # (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [38])))) ) ) ) # ( \i3|writedata_out [46] & 
// ( !\i3|writedata_out [54] & ( ((\datamem|Decoder4~3_combout  & ((\i3|writedata_out [38]) # (\datamem|Decoder2~6_combout )))) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( !\i3|writedata_out [54] & ( (!\datamem|Decoder1~13_combout 
//  & (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [38]))) ) ) )

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder4~3_combout ),
	.datac(!\datamem|Decoder2~6_combout ),
	.datad(!\i3|writedata_out [38]),
	.datae(!\i3|writedata_out [46]),
	.dataf(!\i3|writedata_out [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~945_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~945 .extended_lut = "off";
defparam \datamem|mem~945 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~945 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~946 (
// Equation(s):
// \datamem|mem~946_combout  = ( \datamem|mem~945_combout  & ( (!\datamem|Decoder1~12_combout ) # (\i3|writedata_out [62]) ) ) # ( !\datamem|mem~945_combout  & ( (!\datamem|Decoder1~12_combout  & (\datamem|mem[8][6]~22_combout  & ((\datamem|mem~944_combout 
// )))) # (\datamem|Decoder1~12_combout  & (((\i3|writedata_out [62])))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|mem[8][6]~22_combout ),
	.datac(!\i3|writedata_out [62]),
	.datad(!\datamem|mem~944_combout ),
	.datae(!\datamem|mem~945_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~946_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~946 .extended_lut = "off";
defparam \datamem|mem~946 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~946 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[8][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~946_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[8][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[8][6] .is_wysiwyg = "true";
defparam \datamem|mem[8][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~947 (
// Equation(s):
// \datamem|mem~947_combout  = ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[40][4]~31_combout ),
	.dataf(!\datamem|mem[40][4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~947_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~947 .extended_lut = "off";
defparam \datamem|mem~947 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~947 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~948 (
// Equation(s):
// \datamem|mem~948_combout  = ( \i3|writedata_out [46] & ( \i3|writedata_out [54] & ( (((\datamem|Decoder4~4_combout  & \i3|writedata_out [38])) # (\datamem|Decoder2~8_combout )) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( 
// \i3|writedata_out [54] & ( (!\datamem|Decoder1~17_combout  & ((!\datamem|Decoder4~4_combout  & (\datamem|Decoder2~8_combout )) # (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [38])))) ) ) ) # ( \i3|writedata_out [46] & 
// ( !\i3|writedata_out [54] & ( ((\datamem|Decoder4~4_combout  & ((\i3|writedata_out [38]) # (\datamem|Decoder2~8_combout )))) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( !\i3|writedata_out [54] & ( (!\datamem|Decoder1~17_combout 
//  & (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [38]))) ) ) )

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder4~4_combout ),
	.datac(!\datamem|Decoder2~8_combout ),
	.datad(!\i3|writedata_out [38]),
	.datae(!\i3|writedata_out [46]),
	.dataf(!\i3|writedata_out [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~948_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~948 .extended_lut = "off";
defparam \datamem|mem~948 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~948 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~949 (
// Equation(s):
// \datamem|mem~949_combout  = ( \datamem|mem~948_combout  & ( (!\datamem|Decoder1~16_combout ) # (\i3|writedata_out [62]) ) ) # ( !\datamem|mem~948_combout  & ( (!\datamem|Decoder1~16_combout  & (\datamem|mem[40][4]~30_combout  & ((\datamem|mem~947_combout 
// )))) # (\datamem|Decoder1~16_combout  & (((\i3|writedata_out [62])))) ) )

	.dataa(!\datamem|Decoder1~16_combout ),
	.datab(!\datamem|mem[40][4]~30_combout ),
	.datac(!\i3|writedata_out [62]),
	.datad(!\datamem|mem~947_combout ),
	.datae(!\datamem|mem~948_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~949_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~949 .extended_lut = "off";
defparam \datamem|mem~949 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~949 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[40][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~949_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[40][7]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[40][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[40][6] .is_wysiwyg = "true";
defparam \datamem|mem[40][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~950 (
// Equation(s):
// \datamem|mem~950_combout  = ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[24][1]~38_combout ),
	.dataf(!\datamem|mem[24][1]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~950_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~950 .extended_lut = "off";
defparam \datamem|mem~950 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~950 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~951 (
// Equation(s):
// \datamem|mem~951_combout  = ( \i3|writedata_out [46] & ( \i3|writedata_out [54] & ( (((\datamem|Decoder4~5_combout  & \i3|writedata_out [38])) # (\datamem|Decoder2~10_combout )) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( 
// \i3|writedata_out [54] & ( (!\datamem|Decoder1~21_combout  & ((!\datamem|Decoder4~5_combout  & (\datamem|Decoder2~10_combout )) # (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [38])))) ) ) ) # ( \i3|writedata_out [46] 
// & ( !\i3|writedata_out [54] & ( ((\datamem|Decoder4~5_combout  & ((\i3|writedata_out [38]) # (\datamem|Decoder2~10_combout )))) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( !\i3|writedata_out [54] & ( 
// (!\datamem|Decoder1~21_combout  & (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [38]))) ) ) )

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder4~5_combout ),
	.datac(!\datamem|Decoder2~10_combout ),
	.datad(!\i3|writedata_out [38]),
	.datae(!\i3|writedata_out [46]),
	.dataf(!\i3|writedata_out [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~951_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~951 .extended_lut = "off";
defparam \datamem|mem~951 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~951 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~952 (
// Equation(s):
// \datamem|mem~952_combout  = ( \datamem|mem~951_combout  & ( (!\datamem|Decoder1~20_combout ) # (\i3|writedata_out [62]) ) ) # ( !\datamem|mem~951_combout  & ( (!\datamem|Decoder1~20_combout  & (\datamem|mem[24][1]~37_combout  & ((\datamem|mem~950_combout 
// )))) # (\datamem|Decoder1~20_combout  & (((\i3|writedata_out [62])))) ) )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|mem[24][1]~37_combout ),
	.datac(!\i3|writedata_out [62]),
	.datad(!\datamem|mem~950_combout ),
	.datae(!\datamem|mem~951_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~952_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~952 .extended_lut = "off";
defparam \datamem|mem~952 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~952 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[24][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~952_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[24][7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[24][6] .is_wysiwyg = "true";
defparam \datamem|mem[24][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~953 (
// Equation(s):
// \datamem|mem~953_combout  = ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[56][1]~46_combout ),
	.dataf(!\datamem|mem[56][1]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~953_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~953 .extended_lut = "off";
defparam \datamem|mem~953 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~953 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~954 (
// Equation(s):
// \datamem|mem~954_combout  = ( \i3|writedata_out [46] & ( \i3|writedata_out [54] & ( (((\datamem|Decoder4~6_combout  & \i3|writedata_out [38])) # (\datamem|Decoder2~12_combout )) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( 
// \i3|writedata_out [54] & ( (!\datamem|Decoder1~25_combout  & ((!\datamem|Decoder4~6_combout  & (\datamem|Decoder2~12_combout )) # (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [38])))) ) ) ) # ( \i3|writedata_out [46] 
// & ( !\i3|writedata_out [54] & ( ((\datamem|Decoder4~6_combout  & ((\i3|writedata_out [38]) # (\datamem|Decoder2~12_combout )))) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( !\i3|writedata_out [54] & ( 
// (!\datamem|Decoder1~25_combout  & (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [38]))) ) ) )

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder4~6_combout ),
	.datac(!\datamem|Decoder2~12_combout ),
	.datad(!\i3|writedata_out [38]),
	.datae(!\i3|writedata_out [46]),
	.dataf(!\i3|writedata_out [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~954_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~954 .extended_lut = "off";
defparam \datamem|mem~954 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~954 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~955 (
// Equation(s):
// \datamem|mem~955_combout  = ( \datamem|mem~954_combout  & ( (!\datamem|Decoder1~24_combout ) # (\i3|writedata_out [62]) ) ) # ( !\datamem|mem~954_combout  & ( (!\datamem|Decoder1~24_combout  & (\datamem|mem[56][1]~45_combout  & ((\datamem|mem~953_combout 
// )))) # (\datamem|Decoder1~24_combout  & (((\i3|writedata_out [62])))) ) )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|mem[56][1]~45_combout ),
	.datac(!\i3|writedata_out [62]),
	.datad(!\datamem|mem~953_combout ),
	.datae(!\datamem|mem~954_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~955_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~955 .extended_lut = "off";
defparam \datamem|mem~955 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~955 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[56][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~955_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[56][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[56][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[56][6] .is_wysiwyg = "true";
defparam \datamem|mem[56][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~0 (
// Equation(s):
// \datamem|Mux57~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[56][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[24][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[40][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[8][6]~q  ) ) )

	.dataa(!\datamem|mem[8][6]~q ),
	.datab(!\datamem|mem[40][6]~q ),
	.datac(!\datamem|mem[24][6]~q ),
	.datad(!\datamem|mem[56][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~0 .extended_lut = "off";
defparam \datamem|Mux57~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~938 (
// Equation(s):
// \datamem|mem~938_combout  = ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[16][2]~9_combout ),
	.dataf(!\datamem|mem[16][2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~938_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~938 .extended_lut = "off";
defparam \datamem|mem~938 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~938 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~939 (
// Equation(s):
// \datamem|mem~939_combout  = ( \i3|writedata_out [46] & ( \i3|writedata_out [54] & ( (((\datamem|Decoder4~1_combout  & \i3|writedata_out [38])) # (\datamem|Decoder2~2_combout )) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( 
// \i3|writedata_out [54] & ( (!\datamem|Decoder1~5_combout  & ((!\datamem|Decoder4~1_combout  & (\datamem|Decoder2~2_combout )) # (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [38])))) ) ) ) # ( \i3|writedata_out [46] & 
// ( !\i3|writedata_out [54] & ( ((\datamem|Decoder4~1_combout  & ((\i3|writedata_out [38]) # (\datamem|Decoder2~2_combout )))) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( !\i3|writedata_out [54] & ( (!\datamem|Decoder1~5_combout  
// & (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [38]))) ) ) )

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder4~1_combout ),
	.datac(!\datamem|Decoder2~2_combout ),
	.datad(!\i3|writedata_out [38]),
	.datae(!\i3|writedata_out [46]),
	.dataf(!\i3|writedata_out [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~939_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~939 .extended_lut = "off";
defparam \datamem|mem~939 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~939 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~940 (
// Equation(s):
// \datamem|mem~940_combout  = ( \datamem|mem~939_combout  & ( (!\datamem|Decoder1~4_combout ) # (\i3|writedata_out [62]) ) ) # ( !\datamem|mem~939_combout  & ( (!\datamem|Decoder1~4_combout  & (\datamem|mem[16][2]~8_combout  & ((\datamem|mem~938_combout 
// )))) # (\datamem|Decoder1~4_combout  & (((\i3|writedata_out [62])))) ) )

	.dataa(!\datamem|Decoder1~4_combout ),
	.datab(!\datamem|mem[16][2]~8_combout ),
	.datac(!\i3|writedata_out [62]),
	.datad(!\datamem|mem~938_combout ),
	.datae(!\datamem|mem~939_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~940_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~940 .extended_lut = "off";
defparam \datamem|mem~940 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~940 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[16][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~940_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[16][7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[16][6] .is_wysiwyg = "true";
defparam \datamem|mem[16][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~941 (
// Equation(s):
// \datamem|mem~941_combout  = ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[48][7]~16_combout ),
	.dataf(!\datamem|mem[48][7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~941_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~941 .extended_lut = "off";
defparam \datamem|mem~941 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~941 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~942 (
// Equation(s):
// \datamem|mem~942_combout  = ( \i3|writedata_out [46] & ( \i3|writedata_out [54] & ( (((\datamem|Decoder4~2_combout  & \i3|writedata_out [38])) # (\datamem|Decoder2~4_combout )) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( 
// \i3|writedata_out [54] & ( (!\datamem|Decoder1~9_combout  & ((!\datamem|Decoder4~2_combout  & (\datamem|Decoder2~4_combout )) # (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [38])))) ) ) ) # ( \i3|writedata_out [46] & 
// ( !\i3|writedata_out [54] & ( ((\datamem|Decoder4~2_combout  & ((\i3|writedata_out [38]) # (\datamem|Decoder2~4_combout )))) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( !\i3|writedata_out [54] & ( (!\datamem|Decoder1~9_combout  
// & (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [38]))) ) ) )

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder4~2_combout ),
	.datac(!\datamem|Decoder2~4_combout ),
	.datad(!\i3|writedata_out [38]),
	.datae(!\i3|writedata_out [46]),
	.dataf(!\i3|writedata_out [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~942_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~942 .extended_lut = "off";
defparam \datamem|mem~942 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~942 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~943 (
// Equation(s):
// \datamem|mem~943_combout  = ( \datamem|mem~942_combout  & ( (!\datamem|Decoder1~8_combout ) # (\i3|writedata_out [62]) ) ) # ( !\datamem|mem~942_combout  & ( (!\datamem|Decoder1~8_combout  & (\datamem|mem[48][7]~15_combout  & ((\datamem|mem~941_combout 
// )))) # (\datamem|Decoder1~8_combout  & (((\i3|writedata_out [62])))) ) )

	.dataa(!\datamem|Decoder1~8_combout ),
	.datab(!\datamem|mem[48][7]~15_combout ),
	.datac(!\i3|writedata_out [62]),
	.datad(!\datamem|mem~941_combout ),
	.datae(!\datamem|mem~942_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~943_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~943 .extended_lut = "off";
defparam \datamem|mem~943 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~943 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[48][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~943_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[48][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[48][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[48][6] .is_wysiwyg = "true";
defparam \datamem|mem[48][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~18 (
// Equation(s):
// \datamem|Mux57~18_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[0][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[32][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[48][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[16][6]~q  ) ) )

	.dataa(!\datamem|mem[16][6]~q ),
	.datab(!\datamem|mem[48][6]~q ),
	.datac(!\datamem|mem[32][6]~q ),
	.datad(!\datamem|mem[0][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~18 .extended_lut = "off";
defparam \datamem|Mux57~18 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~963 (
// Equation(s):
// \datamem|mem~963_combout  = ( \datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[16][2]~72_combout ),
	.dataf(!\datamem|mem[12][4]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~963_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~963 .extended_lut = "off";
defparam \datamem|mem~963 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~963 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~964 (
// Equation(s):
// \datamem|mem~964_combout  = ( \datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem~963_combout  ) ) ) # ( 
// \datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~963_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[12][4]~1289_combout ),
	.dataf(!\datamem|mem[8][6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~964_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~964 .extended_lut = "off";
defparam \datamem|mem~964 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~964 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[12][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~964_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~15_combout ),
	.ena(\datamem|mem[12][7]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[12][6] .is_wysiwyg = "true";
defparam \datamem|mem[12][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~965 (
// Equation(s):
// \datamem|mem~965_combout  = ( \datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[48][7]~77_combout ),
	.dataf(!\datamem|mem[44][7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~965_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~965 .extended_lut = "off";
defparam \datamem|mem~965 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~965 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~966 (
// Equation(s):
// \datamem|mem~966_combout  = ( \datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem~965_combout  ) ) ) # ( 
// \datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~965_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[44][7]~1287_combout ),
	.dataf(!\datamem|mem[40][4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~966_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~966 .extended_lut = "off";
defparam \datamem|mem~966 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~966 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[44][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~966_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~19_combout ),
	.ena(\datamem|mem[44][7]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[44][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[44][6] .is_wysiwyg = "true";
defparam \datamem|mem[44][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~967 (
// Equation(s):
// \datamem|mem~967_combout  = ( \datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[32][5]~82_combout ),
	.dataf(!\datamem|mem[28][3]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~967_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~967 .extended_lut = "off";
defparam \datamem|mem~967 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~967 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~968 (
// Equation(s):
// \datamem|mem~968_combout  = ( \datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem~967_combout  ) ) ) # ( 
// \datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~967_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[28][3]~1285_combout ),
	.dataf(!\datamem|mem[24][1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~968_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~968 .extended_lut = "off";
defparam \datamem|mem~968 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~968 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[28][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~968_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~23_combout ),
	.ena(\datamem|mem[28][7]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[28][6] .is_wysiwyg = "true";
defparam \datamem|mem[28][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~969 (
// Equation(s):
// \datamem|mem~969_combout  = ( \datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[60][7]~87_combout ),
	.dataf(!\datamem|mem[60][7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~969_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~969 .extended_lut = "off";
defparam \datamem|mem~969 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~969 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~970 (
// Equation(s):
// \datamem|mem~970_combout  = ( \datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem~969_combout  ) ) ) # ( 
// \datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~969_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[60][7]~1283_combout ),
	.dataf(!\datamem|mem[56][1]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~970_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~970 .extended_lut = "off";
defparam \datamem|mem~970 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~970 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[60][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~970_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~27_combout ),
	.ena(\datamem|mem[60][7]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[60][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[60][6] .is_wysiwyg = "true";
defparam \datamem|mem[60][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~2 (
// Equation(s):
// \datamem|Mux57~2_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[60][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[28][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[44][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[12][6]~q  ) ) )

	.dataa(!\datamem|mem[12][6]~q ),
	.datab(!\datamem|mem[44][6]~q ),
	.datac(!\datamem|mem[28][6]~q ),
	.datad(!\datamem|mem[60][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~2 .extended_lut = "off";
defparam \datamem|Mux57~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~959 (
// Equation(s):
// \datamem|mem~959_combout  = ( \datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[24][1]~62_combout ),
	.dataf(!\datamem|mem[20][3]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~959_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~959 .extended_lut = "off";
defparam \datamem|mem~959 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~959 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~960 (
// Equation(s):
// \datamem|mem~960_combout  = ( \datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem~959_combout  ) ) ) # ( 
// \datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~959_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[20][3]~1293_combout ),
	.dataf(!\datamem|mem[16][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~960_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~960 .extended_lut = "off";
defparam \datamem|mem~960 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~960 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[20][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~960_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~7_combout ),
	.ena(\datamem|mem[20][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[20][6] .is_wysiwyg = "true";
defparam \datamem|mem[20][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~961 (
// Equation(s):
// \datamem|mem~961_combout  = ( \datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[56][1]~67_combout ),
	.dataf(!\datamem|mem[52][1]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~961_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~961 .extended_lut = "off";
defparam \datamem|mem~961 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~961 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~962 (
// Equation(s):
// \datamem|mem~962_combout  = ( \datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem~961_combout  ) ) ) # ( 
// \datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~961_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[52][1]~1291_combout ),
	.dataf(!\datamem|mem[48][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~962_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~962 .extended_lut = "off";
defparam \datamem|mem~962 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~962 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[52][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~962_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~11_combout ),
	.ena(\datamem|mem[52][7]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[52][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[52][6] .is_wysiwyg = "true";
defparam \datamem|mem[52][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~957 (
// Equation(s):
// \datamem|mem~957_combout  = ( \datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[40][4]~57_combout ),
	.dataf(!\datamem|mem[36][0]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~957_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~957 .extended_lut = "off";
defparam \datamem|mem~957 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~957 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~958 (
// Equation(s):
// \datamem|mem~958_combout  = ( \datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem~957_combout  ) ) ) # ( 
// \datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~957_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[36][0]~1295_combout ),
	.dataf(!\datamem|mem[32][5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~958_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~958 .extended_lut = "off";
defparam \datamem|mem~958 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~958 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[36][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~958_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~3_combout ),
	.ena(\datamem|mem[36][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[36][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[36][6] .is_wysiwyg = "true";
defparam \datamem|mem[36][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~26 (
// Equation(s):
// \datamem|Mux57~26_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[4][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[36][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[52][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[20][6]~q  ) ) )

	.dataa(!\datamem|mem[20][6]~q ),
	.datab(!\datamem|mem[52][6]~q ),
	.datac(!\datamem|mem[36][6]~q ),
	.datad(!\datamem|mem[4][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~26 .extended_lut = "off";
defparam \datamem|Mux57~26 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~27 (
// Equation(s):
// \datamem|Mux57~27_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~26_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~2_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~0_combout  ) ) )

	.dataa(!\datamem|Mux57~0_combout ),
	.datab(!\datamem|Mux57~18_combout ),
	.datac(!\datamem|Mux57~2_combout ),
	.datad(!\datamem|Mux57~26_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~27 .extended_lut = "off";
defparam \datamem|Mux57~27 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1008 (
// Equation(s):
// \datamem|mem~1008_combout  = ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[9][4]~185_combout ),
	.dataf(!\datamem|mem[9][4]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1008_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1008 .extended_lut = "off";
defparam \datamem|mem~1008 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1008 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1009 (
// Equation(s):
// \datamem|mem~1009_combout  = ( \datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem~1008_combout  ) ) ) # ( 
// \datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1008_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[9][4]~1245_combout ),
	.dataf(!\datamem|mem[9][4]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1009_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1009 .extended_lut = "off";
defparam \datamem|mem~1009 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1009 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[9][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1009_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~46_combout ),
	.ena(\datamem|mem[9][7]~1244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[9][6] .is_wysiwyg = "true";
defparam \datamem|mem[9][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1010 (
// Equation(s):
// \datamem|mem~1010_combout  = ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[41][4]~190_combout ),
	.dataf(!\datamem|mem[41][4]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1010_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1010 .extended_lut = "off";
defparam \datamem|mem~1010 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1010 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1011 (
// Equation(s):
// \datamem|mem~1011_combout  = ( \datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem~1010_combout  ) ) ) # ( 
// \datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1010_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[41][4]~1243_combout ),
	.dataf(!\datamem|mem[41][4]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1011_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1011 .extended_lut = "off";
defparam \datamem|mem~1011 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1011 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[41][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1011_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~50_combout ),
	.ena(\datamem|mem[41][7]~1242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[41][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[41][6] .is_wysiwyg = "true";
defparam \datamem|mem[41][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1012 (
// Equation(s):
// \datamem|mem~1012_combout  = ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[25][6]~195_combout ),
	.dataf(!\datamem|mem[25][6]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1012 .extended_lut = "off";
defparam \datamem|mem~1012 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1012 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1013 (
// Equation(s):
// \datamem|mem~1013_combout  = ( \datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem~1012_combout  ) ) ) # ( 
// \datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1012_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[25][6]~1241_combout ),
	.dataf(!\datamem|mem[25][6]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1013_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1013 .extended_lut = "off";
defparam \datamem|mem~1013 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1013 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[25][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1013_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~54_combout ),
	.ena(\datamem|mem[25][7]~1240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[25][6] .is_wysiwyg = "true";
defparam \datamem|mem[25][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1014 (
// Equation(s):
// \datamem|mem~1014_combout  = ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[57][2]~200_combout ),
	.dataf(!\datamem|mem[57][2]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1014_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1014 .extended_lut = "off";
defparam \datamem|mem~1014 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1014 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1015 (
// Equation(s):
// \datamem|mem~1015_combout  = ( \datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem~1014_combout  ) ) ) # ( 
// \datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1014_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[57][2]~1239_combout ),
	.dataf(!\datamem|mem[57][2]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1015_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1015 .extended_lut = "off";
defparam \datamem|mem~1015 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1015 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[57][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1015_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~58_combout ),
	.ena(\datamem|mem[57][7]~1238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[57][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[57][6] .is_wysiwyg = "true";
defparam \datamem|mem[57][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~9 (
// Equation(s):
// \datamem|Mux57~9_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[57][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[25][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[41][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[9][6]~q  ) ) )

	.dataa(!\datamem|mem[9][6]~q ),
	.datab(!\datamem|mem[41][6]~q ),
	.datac(!\datamem|mem[25][6]~q ),
	.datad(!\datamem|mem[57][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~9 .extended_lut = "off";
defparam \datamem|Mux57~9 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1004 (
// Equation(s):
// \datamem|mem~1004_combout  = ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[17][7]~175_combout ),
	.dataf(!\datamem|mem[17][7]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1004_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1004 .extended_lut = "off";
defparam \datamem|mem~1004 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1004 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1005 (
// Equation(s):
// \datamem|mem~1005_combout  = ( \datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem~1004_combout  ) ) ) # ( 
// \datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1004_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[17][7]~1249_combout ),
	.dataf(!\datamem|mem[17][7]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1005_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1005 .extended_lut = "off";
defparam \datamem|mem~1005 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1005 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[17][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1005_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~38_combout ),
	.ena(\datamem|mem[17][7]~1248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[17][6] .is_wysiwyg = "true";
defparam \datamem|mem[17][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1006 (
// Equation(s):
// \datamem|mem~1006_combout  = ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[49][7]~180_combout ),
	.dataf(!\datamem|mem[49][7]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1006_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1006 .extended_lut = "off";
defparam \datamem|mem~1006 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1006 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1007 (
// Equation(s):
// \datamem|mem~1007_combout  = ( \datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem~1006_combout  ) ) ) # ( 
// \datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1006_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[49][7]~1247_combout ),
	.dataf(!\datamem|mem[49][7]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1007_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1007 .extended_lut = "off";
defparam \datamem|mem~1007 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1007 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[49][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1007_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~42_combout ),
	.ena(\datamem|mem[49][7]~1246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[49][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[49][6] .is_wysiwyg = "true";
defparam \datamem|mem[49][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~20 (
// Equation(s):
// \datamem|Mux57~20_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[1][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[33][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[49][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[17][6]~q  ) ) )

	.dataa(!\datamem|mem[17][6]~q ),
	.datab(!\datamem|mem[49][6]~q ),
	.datac(!\datamem|mem[33][6]~q ),
	.datad(!\datamem|mem[1][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~20 .extended_lut = "off";
defparam \datamem|Mux57~20 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1024 (
// Equation(s):
// \datamem|mem~1024_combout  = ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[17][7]~178_combout ),
	.dataf(!\datamem|mem[13][4]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1024 .extended_lut = "off";
defparam \datamem|mem~1024 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1024 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1025 (
// Equation(s):
// \datamem|mem~1025_combout  = ( \datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem~1024_combout  ) ) ) # ( 
// \datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1024_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[13][4]~1230_combout ),
	.dataf(!\datamem|mem[9][4]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1025_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1025 .extended_lut = "off";
defparam \datamem|mem~1025 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1025 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[13][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1025_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~44_combout ),
	.ena(\datamem|mem[13][7]~1229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[13][6] .is_wysiwyg = "true";
defparam \datamem|mem[13][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1026 (
// Equation(s):
// \datamem|mem~1026_combout  = ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[49][7]~183_combout ),
	.dataf(!\datamem|mem[45][2]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1026 .extended_lut = "off";
defparam \datamem|mem~1026 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1026 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1027 (
// Equation(s):
// \datamem|mem~1027_combout  = ( \datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem~1026_combout  ) ) ) # ( 
// \datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1026_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[45][2]~1228_combout ),
	.dataf(!\datamem|mem[41][4]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1027_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1027 .extended_lut = "off";
defparam \datamem|mem~1027 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1027 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[45][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1027_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~48_combout ),
	.ena(\datamem|mem[45][7]~1227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[45][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[45][6] .is_wysiwyg = "true";
defparam \datamem|mem[45][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1028 (
// Equation(s):
// \datamem|mem~1028_combout  = ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[33][3]~173_combout ),
	.dataf(!\datamem|mem[29][6]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1028 .extended_lut = "off";
defparam \datamem|mem~1028 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1028 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1029 (
// Equation(s):
// \datamem|mem~1029_combout  = ( \datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem~1028_combout  ) ) ) # ( 
// \datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1028_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[29][6]~1226_combout ),
	.dataf(!\datamem|mem[25][6]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1029_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1029 .extended_lut = "off";
defparam \datamem|mem~1029 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1029 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[29][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1029_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~52_combout ),
	.ena(\datamem|mem[29][7]~1225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[29][6] .is_wysiwyg = "true";
defparam \datamem|mem[29][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1030 (
// Equation(s):
// \datamem|mem~1030_combout  = ( \datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[61][7]~226_combout ),
	.dataf(!\datamem|mem[61][7]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1030 .extended_lut = "off";
defparam \datamem|mem~1030 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1030 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1031 (
// Equation(s):
// \datamem|mem~1031_combout  = ( \datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem~1030_combout  ) ) ) # ( 
// \datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1030_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[61][7]~1224_combout ),
	.dataf(!\datamem|mem[57][2]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1031_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1031 .extended_lut = "off";
defparam \datamem|mem~1031 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1031 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[61][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1031_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~56_combout ),
	.ena(\datamem|mem[61][7]~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[61][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[61][6] .is_wysiwyg = "true";
defparam \datamem|mem[61][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~11 (
// Equation(s):
// \datamem|Mux57~11_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[61][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[29][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[45][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[13][6]~q  ) ) )

	.dataa(!\datamem|mem[13][6]~q ),
	.datab(!\datamem|mem[45][6]~q ),
	.datac(!\datamem|mem[29][6]~q ),
	.datad(!\datamem|mem[61][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~11 .extended_lut = "off";
defparam \datamem|Mux57~11 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1020 (
// Equation(s):
// \datamem|mem~1020_combout  = ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[25][6]~198_combout ),
	.dataf(!\datamem|mem[21][3]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1020 .extended_lut = "off";
defparam \datamem|mem~1020 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1020 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1021 (
// Equation(s):
// \datamem|mem~1021_combout  = ( \datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem~1020_combout  ) ) ) # ( 
// \datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1020_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[21][3]~1234_combout ),
	.dataf(!\datamem|mem[17][7]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1021_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1021 .extended_lut = "off";
defparam \datamem|mem~1021 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1021 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[21][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1021_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~36_combout ),
	.ena(\datamem|mem[21][7]~1233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[21][6] .is_wysiwyg = "true";
defparam \datamem|mem[21][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1022 (
// Equation(s):
// \datamem|mem~1022_combout  = ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[57][2]~203_combout ),
	.dataf(!\datamem|mem[53][4]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1022_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1022 .extended_lut = "off";
defparam \datamem|mem~1022 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1022 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1023 (
// Equation(s):
// \datamem|mem~1023_combout  = ( \datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem~1022_combout  ) ) ) # ( 
// \datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1022_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[53][4]~1232_combout ),
	.dataf(!\datamem|mem[49][7]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1023_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1023 .extended_lut = "off";
defparam \datamem|mem~1023 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1023 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[53][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1023_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~40_combout ),
	.ena(\datamem|mem[53][7]~1231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[53][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[53][6] .is_wysiwyg = "true";
defparam \datamem|mem[53][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1018 (
// Equation(s):
// \datamem|mem~1018_combout  = ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[41][4]~193_combout ),
	.dataf(!\datamem|mem[37][5]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1018_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1018 .extended_lut = "off";
defparam \datamem|mem~1018 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1018 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1019 (
// Equation(s):
// \datamem|mem~1019_combout  = ( \datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem~1018_combout  ) ) ) # ( 
// \datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1018_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[37][5]~1236_combout ),
	.dataf(!\datamem|mem[33][3]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1019_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1019 .extended_lut = "off";
defparam \datamem|mem~1019 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1019 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[37][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1019_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~32_combout ),
	.ena(\datamem|mem[37][7]~1235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[37][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[37][6] .is_wysiwyg = "true";
defparam \datamem|mem[37][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~28 (
// Equation(s):
// \datamem|Mux57~28_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[5][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[37][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[53][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[21][6]~q  ) ) )

	.dataa(!\datamem|mem[21][6]~q ),
	.datab(!\datamem|mem[53][6]~q ),
	.datac(!\datamem|mem[37][6]~q ),
	.datad(!\datamem|mem[5][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~28 .extended_lut = "off";
defparam \datamem|Mux57~28 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~29 (
// Equation(s):
// \datamem|Mux57~29_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~28_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~11_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~9_combout  ) ) )

	.dataa(!\datamem|Mux57~9_combout ),
	.datab(!\datamem|Mux57~20_combout ),
	.datac(!\datamem|Mux57~11_combout ),
	.datad(!\datamem|Mux57~28_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~29 .extended_lut = "off";
defparam \datamem|Mux57~29 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux49~0 (
// Equation(s):
// \datamem|Mux49~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~25_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux57~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux57~23_combout  ) ) )

	.dataa(!\datamem|Mux57~23_combout ),
	.datab(!\datamem|Mux57~27_combout ),
	.datac(!\datamem|Mux57~25_combout ),
	.datad(!\datamem|Mux57~29_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux49~0 .extended_lut = "off";
defparam \datamem|Mux49~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux49~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[54] (
// Equation(s):
// \datamem|read_data [54] = ( \datamem|read_data [54] & ( \i3|Memread~q  & ( \datamem|Mux49~0_combout  ) ) ) # ( !\datamem|read_data [54] & ( \i3|Memread~q  & ( \datamem|Mux49~0_combout  ) ) ) # ( \datamem|read_data [54] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux49~0_combout ),
	.datae(!\datamem|read_data [54]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [54]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[54] .extended_lut = "off";
defparam \datamem|read_data[54] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[54] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[54] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[54] .is_wysiwyg = "true";
defparam \i4|readdata[54] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[54] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[54] .is_wysiwyg = "true";
defparam \i4|result_alu_out[54] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[54]~54 (
// Equation(s):
// \mux3|Y[54]~54_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [54]))) # (\i4|Memtoreg~q  & (\i4|readdata [54]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [54]),
	.datac(!\i4|result_alu_out [54]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[54]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[54]~54 .extended_lut = "off";
defparam \mux3|Y[54]~54 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[54]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[54]~54_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[54] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[54] .is_wysiwyg = "true";
defparam \i2|readdata1[54] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux9~0 (
// Equation(s):
// \m1|Mux9~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [54]))) # (\m1|Mux40~5_combout  & (\mux3|Y[54]~54_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [54])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [54]))) ) )

	.dataa(!\mux3|Y[54]~54_combout ),
	.datab(!\i2|readdata1 [54]),
	.datac(!\i3|result_out_alu [54]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux9~0 .extended_lut = "off";
defparam \m1|Mux9~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~217 (
// Equation(s):
// \alu|Add0~217_sumout  = SUM(( \m1|Mux8~0_combout  ) + ( !\mux1|Y[55]~42_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~214  ))
// \alu|Add0~218  = CARRY(( \m1|Mux8~0_combout  ) + ( !\mux1|Y[55]~42_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~214  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[55]~42_combout ),
	.datag(gnd),
	.cin(\alu|Add0~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~217_sumout ),
	.cout(\alu|Add0~218 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~217 .extended_lut = "off";
defparam \alu|Add0~217 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~217 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~54 (
// Equation(s):
// \i3|result_out_alu~54_combout  = ( \alu|Add0~217_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[55]~42_combout  & \m1|Mux8~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux8~0_combout )) # (\mux1|Y[55]~42_combout 
// ))) ) ) # ( !\alu|Add0~217_sumout  & ( (!\mux1|Y[55]~42_combout  & (\m1|Mux8~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[55]~42_combout  & (((\m1|Mux8~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[55]~42_combout ),
	.datab(!\m1|Mux8~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~217_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~54 .extended_lut = "off";
defparam \i3|result_out_alu~54 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~54 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[55] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[55] .is_wysiwyg = "true";
defparam \i3|result_out_alu[55] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux8~0 (
// Equation(s):
// \m2|Mux8~0_combout  = ( \i3|result_out_alu [55] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[55]~55_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [55])))) ) ) # ( !\i3|result_out_alu [55] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[55]~55_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [55])))) ) )

	.dataa(!\mux3|Y[55]~55_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [55]),
	.datae(!\i3|result_out_alu [55]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux8~0 .extended_lut = "off";
defparam \m2|Mux8~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[55] (
	.clk(\clk~input_o ),
	.d(\m2|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[55] .is_wysiwyg = "true";
defparam \i3|writedata_out[55] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1115 (
// Equation(s):
// \datamem|mem~1115_combout  = ( \datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \datamem|mem~1114_combout  ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [39] ) ) ) # ( 
// \datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [55] ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [47] ) ) )

	.dataa(!\datamem|mem~1114_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[6][0]~138_combout ),
	.dataf(!\datamem|mem[6][0]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1115 .extended_lut = "off";
defparam \datamem|mem~1115 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1115 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[6][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[6][7]~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[6][7] .is_wysiwyg = "true";
defparam \datamem|mem[6][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1116 (
// Equation(s):
// \datamem|mem~1116_combout  = ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[42][0]~121_combout ),
	.dataf(!\datamem|mem[38][3]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1116 .extended_lut = "off";
defparam \datamem|mem~1116 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1116 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1117 (
// Equation(s):
// \datamem|mem~1117_combout  = ( \datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem~1116_combout  ) ) ) # ( 
// \datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1116_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[38][3]~1267_combout ),
	.dataf(!\datamem|mem[34][0]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1117 .extended_lut = "off";
defparam \datamem|mem~1117 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1117 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[38][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1117_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~2_combout ),
	.ena(\datamem|mem[38][7]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[38][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[38][7] .is_wysiwyg = "true";
defparam \datamem|mem[38][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1118 (
// Equation(s):
// \datamem|mem~1118_combout  = ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[26][2]~127_combout ),
	.dataf(!\datamem|mem[22][6]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1118 .extended_lut = "off";
defparam \datamem|mem~1118 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1118 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1119 (
// Equation(s):
// \datamem|mem~1119_combout  = ( \datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem~1118_combout  ) ) ) # ( 
// \datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1118_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[22][6]~1265_combout ),
	.dataf(!\datamem|mem[18][4]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1119 .extended_lut = "off";
defparam \datamem|mem~1119 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1119 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[22][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1119_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~6_combout ),
	.ena(\datamem|mem[22][7]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[22][7] .is_wysiwyg = "true";
defparam \datamem|mem[22][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1120 (
// Equation(s):
// \datamem|mem~1120_combout  = ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[58][7]~133_combout ),
	.dataf(!\datamem|mem[54][1]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1120 .extended_lut = "off";
defparam \datamem|mem~1120 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1120 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1121 (
// Equation(s):
// \datamem|mem~1121_combout  = ( \datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem~1120_combout  ) ) ) # ( 
// \datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1120_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[54][1]~1263_combout ),
	.dataf(!\datamem|mem[50][3]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1121 .extended_lut = "off";
defparam \datamem|mem~1121 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1121 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[54][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1121_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~10_combout ),
	.ena(\datamem|mem[54][7]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[54][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[54][7] .is_wysiwyg = "true";
defparam \datamem|mem[54][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~5 (
// Equation(s):
// \datamem|Mux56~5_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[54][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[22][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[38][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[6][7]~q  ) ) )

	.dataa(!\datamem|mem[6][7]~q ),
	.datab(!\datamem|mem[38][7]~q ),
	.datac(!\datamem|mem[22][7]~q ),
	.datad(!\datamem|mem[54][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~5 .extended_lut = "off";
defparam \datamem|Mux56~5 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1122 (
// Equation(s):
// \datamem|mem~1122_combout  = ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[18][4]~103_combout ),
	.dataf(!\datamem|mem[14][6]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1122 .extended_lut = "off";
defparam \datamem|mem~1122 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1122 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1123 (
// Equation(s):
// \datamem|mem~1123_combout  = ( \datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem~1122_combout  ) ) ) # ( 
// \datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1122_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[14][6]~1261_combout ),
	.dataf(!\datamem|mem[10][6]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1123 .extended_lut = "off";
defparam \datamem|mem~1123 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1123 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[14][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1123_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~14_combout ),
	.ena(\datamem|mem[14][7]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[14][7] .is_wysiwyg = "true";
defparam \datamem|mem[14][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1124 (
// Equation(s):
// \datamem|mem~1124_combout  = ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[50][3]~109_combout ),
	.dataf(!\datamem|mem[46][4]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1124 .extended_lut = "off";
defparam \datamem|mem~1124 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1124 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1125 (
// Equation(s):
// \datamem|mem~1125_combout  = ( \datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem~1124_combout  ) ) ) # ( 
// \datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1124_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[46][4]~1259_combout ),
	.dataf(!\datamem|mem[42][0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1125 .extended_lut = "off";
defparam \datamem|mem~1125 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1125 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[46][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1125_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~18_combout ),
	.ena(\datamem|mem[46][7]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[46][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[46][7] .is_wysiwyg = "true";
defparam \datamem|mem[46][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1126 (
// Equation(s):
// \datamem|mem~1126_combout  = ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[34][0]~97_combout ),
	.dataf(!\datamem|mem[30][5]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1126 .extended_lut = "off";
defparam \datamem|mem~1126 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1126 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1127 (
// Equation(s):
// \datamem|mem~1127_combout  = ( \datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem~1126_combout  ) ) ) # ( 
// \datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1126_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[30][5]~1257_combout ),
	.dataf(!\datamem|mem[26][2]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1127 .extended_lut = "off";
defparam \datamem|mem~1127 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1127 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[30][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1127_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~22_combout ),
	.ena(\datamem|mem[30][7]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[30][7] .is_wysiwyg = "true";
defparam \datamem|mem[30][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1128 (
// Equation(s):
// \datamem|mem~1128_combout  = ( \datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [15] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [7] ) ) ) # ( 
// \datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [23] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [31] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[62][4]~1255_combout ),
	.dataf(!\datamem|mem[62][4]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1128 .extended_lut = "off";
defparam \datamem|mem~1128 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1128 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1129 (
// Equation(s):
// \datamem|mem~1129_combout  = ( \datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem~1128_combout  ) ) ) # ( 
// \datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1128_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[62][4]~1254_combout ),
	.dataf(!\datamem|mem[58][7]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1129 .extended_lut = "off";
defparam \datamem|mem~1129 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1129 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[62][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1129_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~26_combout ),
	.ena(\datamem|mem[62][7]~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[62][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[62][7] .is_wysiwyg = "true";
defparam \datamem|mem[62][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~6 (
// Equation(s):
// \datamem|Mux56~6_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[62][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[30][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[46][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[14][7]~q  ) ) )

	.dataa(!\datamem|mem[14][7]~q ),
	.datab(!\datamem|mem[46][7]~q ),
	.datac(!\datamem|mem[30][7]~q ),
	.datad(!\datamem|mem[62][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~6 .extended_lut = "off";
defparam \datamem|Mux56~6 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1106 (
// Equation(s):
// \datamem|mem~1106_combout  = ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[10][6]~112_combout ),
	.dataf(!\datamem|mem[10][6]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1106 .extended_lut = "off";
defparam \datamem|mem~1106 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1106 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1107 (
// Equation(s):
// \datamem|mem~1107_combout  = ( \datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem~1106_combout  ) ) ) # ( 
// \datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1106_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[10][6]~1275_combout ),
	.dataf(!\datamem|mem[10][6]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1107 .extended_lut = "off";
defparam \datamem|mem~1107 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1107 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[10][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1107_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~13_combout ),
	.ena(\datamem|mem[10][7]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[10][7] .is_wysiwyg = "true";
defparam \datamem|mem[10][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1108 (
// Equation(s):
// \datamem|mem~1108_combout  = ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[42][0]~118_combout ),
	.dataf(!\datamem|mem[42][0]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1108 .extended_lut = "off";
defparam \datamem|mem~1108 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1108 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1109 (
// Equation(s):
// \datamem|mem~1109_combout  = ( \datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem~1108_combout  ) ) ) # ( 
// \datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1108_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[42][0]~1273_combout ),
	.dataf(!\datamem|mem[42][0]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1109 .extended_lut = "off";
defparam \datamem|mem~1109 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1109 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[42][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1109_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~17_combout ),
	.ena(\datamem|mem[42][7]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[42][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[42][7] .is_wysiwyg = "true";
defparam \datamem|mem[42][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1110 (
// Equation(s):
// \datamem|mem~1110_combout  = ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[26][2]~124_combout ),
	.dataf(!\datamem|mem[26][2]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1110 .extended_lut = "off";
defparam \datamem|mem~1110 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1110 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1111 (
// Equation(s):
// \datamem|mem~1111_combout  = ( \datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem~1110_combout  ) ) ) # ( 
// \datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1110_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[26][2]~1271_combout ),
	.dataf(!\datamem|mem[26][2]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1111 .extended_lut = "off";
defparam \datamem|mem~1111 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1111 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[26][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1111_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~21_combout ),
	.ena(\datamem|mem[26][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[26][7] .is_wysiwyg = "true";
defparam \datamem|mem[26][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1112 (
// Equation(s):
// \datamem|mem~1112_combout  = ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[58][7]~130_combout ),
	.dataf(!\datamem|mem[58][7]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1112 .extended_lut = "off";
defparam \datamem|mem~1112 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1112 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1113 (
// Equation(s):
// \datamem|mem~1113_combout  = ( \datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem~1112_combout  ) ) ) # ( 
// \datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1112_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[58][7]~1269_combout ),
	.dataf(!\datamem|mem[58][7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1113 .extended_lut = "off";
defparam \datamem|mem~1113 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1113 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[58][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1113_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~25_combout ),
	.ena(\datamem|mem[58][7]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[58][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[58][7] .is_wysiwyg = "true";
defparam \datamem|mem[58][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~4 (
// Equation(s):
// \datamem|Mux56~4_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[58][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[26][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[42][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[10][7]~q  ) ) )

	.dataa(!\datamem|mem[10][7]~q ),
	.datab(!\datamem|mem[42][7]~q ),
	.datac(!\datamem|mem[26][7]~q ),
	.datad(!\datamem|mem[58][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~4 .extended_lut = "off";
defparam \datamem|Mux56~4 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1102 (
// Equation(s):
// \datamem|mem~1102_combout  = ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[18][4]~100_combout ),
	.dataf(!\datamem|mem[18][4]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1102 .extended_lut = "off";
defparam \datamem|mem~1102 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1102 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1103 (
// Equation(s):
// \datamem|mem~1103_combout  = ( \datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem~1102_combout  ) ) ) # ( 
// \datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1102_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[18][4]~1279_combout ),
	.dataf(!\datamem|mem[18][4]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1103 .extended_lut = "off";
defparam \datamem|mem~1103 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1103 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[18][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1103_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~5_combout ),
	.ena(\datamem|mem[18][7]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[18][7] .is_wysiwyg = "true";
defparam \datamem|mem[18][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1104 (
// Equation(s):
// \datamem|mem~1104_combout  = ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[50][3]~106_combout ),
	.dataf(!\datamem|mem[50][3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1104 .extended_lut = "off";
defparam \datamem|mem~1104 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1104 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1105 (
// Equation(s):
// \datamem|mem~1105_combout  = ( \datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem~1104_combout  ) ) ) # ( 
// \datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1104_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[50][3]~1277_combout ),
	.dataf(!\datamem|mem[50][3]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1105 .extended_lut = "off";
defparam \datamem|mem~1105 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1105 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[50][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1105_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~9_combout ),
	.ena(\datamem|mem[50][7]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[50][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[50][7] .is_wysiwyg = "true";
defparam \datamem|mem[50][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~22 (
// Equation(s):
// \datamem|Mux56~22_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[2][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[34][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[50][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[18][7]~q  ) ) )

	.dataa(!\datamem|mem[18][7]~q ),
	.datab(!\datamem|mem[50][7]~q ),
	.datac(!\datamem|mem[34][7]~q ),
	.datad(!\datamem|mem[2][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~22 .extended_lut = "off";
defparam \datamem|Mux56~22 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~23 (
// Equation(s):
// \datamem|Mux56~23_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~4_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~5_combout  ) ) )

	.dataa(!\datamem|Mux56~5_combout ),
	.datab(!\datamem|Mux56~6_combout ),
	.datac(!\datamem|Mux56~4_combout ),
	.datad(!\datamem|Mux56~22_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~23 .extended_lut = "off";
defparam \datamem|Mux56~23 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1072 (
// Equation(s):
// \datamem|mem~1072_combout  = ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[8][6]~23_combout ),
	.dataf(!\datamem|mem[8][6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1072 .extended_lut = "off";
defparam \datamem|mem~1072 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1072 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1073 (
// Equation(s):
// \datamem|mem~1073_combout  = ( \i3|writedata_out [47] & ( \i3|writedata_out [55] & ( (((\datamem|Decoder4~3_combout  & \i3|writedata_out [39])) # (\datamem|Decoder2~6_combout )) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( 
// \i3|writedata_out [55] & ( (!\datamem|Decoder1~13_combout  & ((!\datamem|Decoder4~3_combout  & (\datamem|Decoder2~6_combout )) # (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [39])))) ) ) ) # ( \i3|writedata_out [47] & 
// ( !\i3|writedata_out [55] & ( ((\datamem|Decoder4~3_combout  & ((\i3|writedata_out [39]) # (\datamem|Decoder2~6_combout )))) # (\datamem|Decoder1~13_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( !\i3|writedata_out [55] & ( (!\datamem|Decoder1~13_combout 
//  & (\datamem|Decoder4~3_combout  & (!\datamem|Decoder2~6_combout  & \i3|writedata_out [39]))) ) ) )

	.dataa(!\datamem|Decoder1~13_combout ),
	.datab(!\datamem|Decoder4~3_combout ),
	.datac(!\datamem|Decoder2~6_combout ),
	.datad(!\i3|writedata_out [39]),
	.datae(!\i3|writedata_out [47]),
	.dataf(!\i3|writedata_out [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1073 .extended_lut = "off";
defparam \datamem|mem~1073 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~1073 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1074 (
// Equation(s):
// \datamem|mem~1074_combout  = ( \datamem|mem~1073_combout  & ( (!\datamem|Decoder1~12_combout ) # (\i3|writedata_out [63]) ) ) # ( !\datamem|mem~1073_combout  & ( (!\datamem|Decoder1~12_combout  & (\datamem|mem[8][6]~22_combout  & 
// ((\datamem|mem~1072_combout )))) # (\datamem|Decoder1~12_combout  & (((\i3|writedata_out [63])))) ) )

	.dataa(!\datamem|Decoder1~12_combout ),
	.datab(!\datamem|mem[8][6]~22_combout ),
	.datac(!\i3|writedata_out [63]),
	.datad(!\datamem|mem~1072_combout ),
	.datae(!\datamem|mem~1073_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1074 .extended_lut = "off";
defparam \datamem|mem~1074 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~1074 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[8][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1074_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[8][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[8][7] .is_wysiwyg = "true";
defparam \datamem|mem[8][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1075 (
// Equation(s):
// \datamem|mem~1075_combout  = ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[40][4]~31_combout ),
	.dataf(!\datamem|mem[40][4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1075 .extended_lut = "off";
defparam \datamem|mem~1075 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1075 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1076 (
// Equation(s):
// \datamem|mem~1076_combout  = ( \i3|writedata_out [47] & ( \i3|writedata_out [55] & ( (((\datamem|Decoder4~4_combout  & \i3|writedata_out [39])) # (\datamem|Decoder2~8_combout )) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( 
// \i3|writedata_out [55] & ( (!\datamem|Decoder1~17_combout  & ((!\datamem|Decoder4~4_combout  & (\datamem|Decoder2~8_combout )) # (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [39])))) ) ) ) # ( \i3|writedata_out [47] & 
// ( !\i3|writedata_out [55] & ( ((\datamem|Decoder4~4_combout  & ((\i3|writedata_out [39]) # (\datamem|Decoder2~8_combout )))) # (\datamem|Decoder1~17_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( !\i3|writedata_out [55] & ( (!\datamem|Decoder1~17_combout 
//  & (\datamem|Decoder4~4_combout  & (!\datamem|Decoder2~8_combout  & \i3|writedata_out [39]))) ) ) )

	.dataa(!\datamem|Decoder1~17_combout ),
	.datab(!\datamem|Decoder4~4_combout ),
	.datac(!\datamem|Decoder2~8_combout ),
	.datad(!\i3|writedata_out [39]),
	.datae(!\i3|writedata_out [47]),
	.dataf(!\i3|writedata_out [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1076 .extended_lut = "off";
defparam \datamem|mem~1076 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~1076 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1077 (
// Equation(s):
// \datamem|mem~1077_combout  = ( \datamem|mem~1076_combout  & ( (!\datamem|Decoder1~16_combout ) # (\i3|writedata_out [63]) ) ) # ( !\datamem|mem~1076_combout  & ( (!\datamem|Decoder1~16_combout  & (\datamem|mem[40][4]~30_combout  & 
// ((\datamem|mem~1075_combout )))) # (\datamem|Decoder1~16_combout  & (((\i3|writedata_out [63])))) ) )

	.dataa(!\datamem|Decoder1~16_combout ),
	.datab(!\datamem|mem[40][4]~30_combout ),
	.datac(!\i3|writedata_out [63]),
	.datad(!\datamem|mem~1075_combout ),
	.datae(!\datamem|mem~1076_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1077 .extended_lut = "off";
defparam \datamem|mem~1077 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~1077 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[40][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1077_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[40][7]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[40][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[40][7] .is_wysiwyg = "true";
defparam \datamem|mem[40][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1078 (
// Equation(s):
// \datamem|mem~1078_combout  = ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[24][1]~38_combout ),
	.dataf(!\datamem|mem[24][1]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1078 .extended_lut = "off";
defparam \datamem|mem~1078 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1078 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1079 (
// Equation(s):
// \datamem|mem~1079_combout  = ( \i3|writedata_out [47] & ( \i3|writedata_out [55] & ( (((\datamem|Decoder4~5_combout  & \i3|writedata_out [39])) # (\datamem|Decoder2~10_combout )) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( 
// \i3|writedata_out [55] & ( (!\datamem|Decoder1~21_combout  & ((!\datamem|Decoder4~5_combout  & (\datamem|Decoder2~10_combout )) # (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [39])))) ) ) ) # ( \i3|writedata_out [47] 
// & ( !\i3|writedata_out [55] & ( ((\datamem|Decoder4~5_combout  & ((\i3|writedata_out [39]) # (\datamem|Decoder2~10_combout )))) # (\datamem|Decoder1~21_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( !\i3|writedata_out [55] & ( 
// (!\datamem|Decoder1~21_combout  & (\datamem|Decoder4~5_combout  & (!\datamem|Decoder2~10_combout  & \i3|writedata_out [39]))) ) ) )

	.dataa(!\datamem|Decoder1~21_combout ),
	.datab(!\datamem|Decoder4~5_combout ),
	.datac(!\datamem|Decoder2~10_combout ),
	.datad(!\i3|writedata_out [39]),
	.datae(!\i3|writedata_out [47]),
	.dataf(!\i3|writedata_out [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1079 .extended_lut = "off";
defparam \datamem|mem~1079 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~1079 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1080 (
// Equation(s):
// \datamem|mem~1080_combout  = ( \datamem|mem~1079_combout  & ( (!\datamem|Decoder1~20_combout ) # (\i3|writedata_out [63]) ) ) # ( !\datamem|mem~1079_combout  & ( (!\datamem|Decoder1~20_combout  & (\datamem|mem[24][1]~37_combout  & 
// ((\datamem|mem~1078_combout )))) # (\datamem|Decoder1~20_combout  & (((\i3|writedata_out [63])))) ) )

	.dataa(!\datamem|Decoder1~20_combout ),
	.datab(!\datamem|mem[24][1]~37_combout ),
	.datac(!\i3|writedata_out [63]),
	.datad(!\datamem|mem~1078_combout ),
	.datae(!\datamem|mem~1079_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1080 .extended_lut = "off";
defparam \datamem|mem~1080 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~1080 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[24][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1080_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[24][7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[24][7] .is_wysiwyg = "true";
defparam \datamem|mem[24][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1081 (
// Equation(s):
// \datamem|mem~1081_combout  = ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[56][1]~46_combout ),
	.dataf(!\datamem|mem[56][1]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1081 .extended_lut = "off";
defparam \datamem|mem~1081 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1081 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1082 (
// Equation(s):
// \datamem|mem~1082_combout  = ( \i3|writedata_out [47] & ( \i3|writedata_out [55] & ( (((\datamem|Decoder4~6_combout  & \i3|writedata_out [39])) # (\datamem|Decoder2~12_combout )) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( 
// \i3|writedata_out [55] & ( (!\datamem|Decoder1~25_combout  & ((!\datamem|Decoder4~6_combout  & (\datamem|Decoder2~12_combout )) # (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [39])))) ) ) ) # ( \i3|writedata_out [47] 
// & ( !\i3|writedata_out [55] & ( ((\datamem|Decoder4~6_combout  & ((\i3|writedata_out [39]) # (\datamem|Decoder2~12_combout )))) # (\datamem|Decoder1~25_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( !\i3|writedata_out [55] & ( 
// (!\datamem|Decoder1~25_combout  & (\datamem|Decoder4~6_combout  & (!\datamem|Decoder2~12_combout  & \i3|writedata_out [39]))) ) ) )

	.dataa(!\datamem|Decoder1~25_combout ),
	.datab(!\datamem|Decoder4~6_combout ),
	.datac(!\datamem|Decoder2~12_combout ),
	.datad(!\i3|writedata_out [39]),
	.datae(!\i3|writedata_out [47]),
	.dataf(!\i3|writedata_out [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1082 .extended_lut = "off";
defparam \datamem|mem~1082 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~1082 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1083 (
// Equation(s):
// \datamem|mem~1083_combout  = ( \datamem|mem~1082_combout  & ( (!\datamem|Decoder1~24_combout ) # (\i3|writedata_out [63]) ) ) # ( !\datamem|mem~1082_combout  & ( (!\datamem|Decoder1~24_combout  & (\datamem|mem[56][1]~45_combout  & 
// ((\datamem|mem~1081_combout )))) # (\datamem|Decoder1~24_combout  & (((\i3|writedata_out [63])))) ) )

	.dataa(!\datamem|Decoder1~24_combout ),
	.datab(!\datamem|mem[56][1]~45_combout ),
	.datac(!\i3|writedata_out [63]),
	.datad(!\datamem|mem~1081_combout ),
	.datae(!\datamem|mem~1082_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1083 .extended_lut = "off";
defparam \datamem|mem~1083 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~1083 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[56][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1083_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[56][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[56][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[56][7] .is_wysiwyg = "true";
defparam \datamem|mem[56][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~0 (
// Equation(s):
// \datamem|Mux56~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[56][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[24][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[40][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[8][7]~q  ) ) )

	.dataa(!\datamem|mem[8][7]~q ),
	.datab(!\datamem|mem[40][7]~q ),
	.datac(!\datamem|mem[24][7]~q ),
	.datad(!\datamem|mem[56][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~0 .extended_lut = "off";
defparam \datamem|Mux56~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1066 (
// Equation(s):
// \datamem|mem~1066_combout  = ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[16][2]~9_combout ),
	.dataf(!\datamem|mem[16][2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1066 .extended_lut = "off";
defparam \datamem|mem~1066 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1066 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1067 (
// Equation(s):
// \datamem|mem~1067_combout  = ( \i3|writedata_out [47] & ( \i3|writedata_out [55] & ( (((\datamem|Decoder4~1_combout  & \i3|writedata_out [39])) # (\datamem|Decoder2~2_combout )) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( 
// \i3|writedata_out [55] & ( (!\datamem|Decoder1~5_combout  & ((!\datamem|Decoder4~1_combout  & (\datamem|Decoder2~2_combout )) # (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [39])))) ) ) ) # ( \i3|writedata_out [47] & 
// ( !\i3|writedata_out [55] & ( ((\datamem|Decoder4~1_combout  & ((\i3|writedata_out [39]) # (\datamem|Decoder2~2_combout )))) # (\datamem|Decoder1~5_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( !\i3|writedata_out [55] & ( (!\datamem|Decoder1~5_combout  
// & (\datamem|Decoder4~1_combout  & (!\datamem|Decoder2~2_combout  & \i3|writedata_out [39]))) ) ) )

	.dataa(!\datamem|Decoder1~5_combout ),
	.datab(!\datamem|Decoder4~1_combout ),
	.datac(!\datamem|Decoder2~2_combout ),
	.datad(!\i3|writedata_out [39]),
	.datae(!\i3|writedata_out [47]),
	.dataf(!\i3|writedata_out [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1067 .extended_lut = "off";
defparam \datamem|mem~1067 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~1067 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1068 (
// Equation(s):
// \datamem|mem~1068_combout  = ( \datamem|mem~1067_combout  & ( (!\datamem|Decoder1~4_combout ) # (\i3|writedata_out [63]) ) ) # ( !\datamem|mem~1067_combout  & ( (!\datamem|Decoder1~4_combout  & (\datamem|mem[16][2]~8_combout  & ((\datamem|mem~1066_combout 
// )))) # (\datamem|Decoder1~4_combout  & (((\i3|writedata_out [63])))) ) )

	.dataa(!\datamem|Decoder1~4_combout ),
	.datab(!\datamem|mem[16][2]~8_combout ),
	.datac(!\i3|writedata_out [63]),
	.datad(!\datamem|mem~1066_combout ),
	.datae(!\datamem|mem~1067_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1068 .extended_lut = "off";
defparam \datamem|mem~1068 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~1068 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[16][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1068_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[16][7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[16][7] .is_wysiwyg = "true";
defparam \datamem|mem[16][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1069 (
// Equation(s):
// \datamem|mem~1069_combout  = ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[48][7]~16_combout ),
	.dataf(!\datamem|mem[48][7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1069 .extended_lut = "off";
defparam \datamem|mem~1069 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1069 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1070 (
// Equation(s):
// \datamem|mem~1070_combout  = ( \i3|writedata_out [47] & ( \i3|writedata_out [55] & ( (((\datamem|Decoder4~2_combout  & \i3|writedata_out [39])) # (\datamem|Decoder2~4_combout )) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( 
// \i3|writedata_out [55] & ( (!\datamem|Decoder1~9_combout  & ((!\datamem|Decoder4~2_combout  & (\datamem|Decoder2~4_combout )) # (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [39])))) ) ) ) # ( \i3|writedata_out [47] & 
// ( !\i3|writedata_out [55] & ( ((\datamem|Decoder4~2_combout  & ((\i3|writedata_out [39]) # (\datamem|Decoder2~4_combout )))) # (\datamem|Decoder1~9_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( !\i3|writedata_out [55] & ( (!\datamem|Decoder1~9_combout  
// & (\datamem|Decoder4~2_combout  & (!\datamem|Decoder2~4_combout  & \i3|writedata_out [39]))) ) ) )

	.dataa(!\datamem|Decoder1~9_combout ),
	.datab(!\datamem|Decoder4~2_combout ),
	.datac(!\datamem|Decoder2~4_combout ),
	.datad(!\i3|writedata_out [39]),
	.datae(!\i3|writedata_out [47]),
	.dataf(!\i3|writedata_out [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1070 .extended_lut = "off";
defparam \datamem|mem~1070 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~1070 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1071 (
// Equation(s):
// \datamem|mem~1071_combout  = ( \datamem|mem~1070_combout  & ( (!\datamem|Decoder1~8_combout ) # (\i3|writedata_out [63]) ) ) # ( !\datamem|mem~1070_combout  & ( (!\datamem|Decoder1~8_combout  & (\datamem|mem[48][7]~15_combout  & 
// ((\datamem|mem~1069_combout )))) # (\datamem|Decoder1~8_combout  & (((\i3|writedata_out [63])))) ) )

	.dataa(!\datamem|Decoder1~8_combout ),
	.datab(!\datamem|mem[48][7]~15_combout ),
	.datac(!\i3|writedata_out [63]),
	.datad(!\datamem|mem~1069_combout ),
	.datae(!\datamem|mem~1070_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1071 .extended_lut = "off";
defparam \datamem|mem~1071 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~1071 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[48][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1071_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[48][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[48][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[48][7] .is_wysiwyg = "true";
defparam \datamem|mem[48][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~18 (
// Equation(s):
// \datamem|Mux56~18_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[0][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[32][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[48][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[16][7]~q  ) ) )

	.dataa(!\datamem|mem[16][7]~q ),
	.datab(!\datamem|mem[48][7]~q ),
	.datac(!\datamem|mem[32][7]~q ),
	.datad(!\datamem|mem[0][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~18 .extended_lut = "off";
defparam \datamem|Mux56~18 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1091 (
// Equation(s):
// \datamem|mem~1091_combout  = ( \datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[16][2]~72_combout ),
	.dataf(!\datamem|mem[12][4]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1091 .extended_lut = "off";
defparam \datamem|mem~1091 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1091 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1092 (
// Equation(s):
// \datamem|mem~1092_combout  = ( \datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem~1091_combout  ) ) ) # ( 
// \datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1091_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[12][4]~1289_combout ),
	.dataf(!\datamem|mem[8][6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1092 .extended_lut = "off";
defparam \datamem|mem~1092 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1092 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[12][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1092_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~15_combout ),
	.ena(\datamem|mem[12][7]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[12][7] .is_wysiwyg = "true";
defparam \datamem|mem[12][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1093 (
// Equation(s):
// \datamem|mem~1093_combout  = ( \datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[48][7]~77_combout ),
	.dataf(!\datamem|mem[44][7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1093 .extended_lut = "off";
defparam \datamem|mem~1093 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1093 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1094 (
// Equation(s):
// \datamem|mem~1094_combout  = ( \datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem~1093_combout  ) ) ) # ( 
// \datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1093_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[44][7]~1287_combout ),
	.dataf(!\datamem|mem[40][4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1094 .extended_lut = "off";
defparam \datamem|mem~1094 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1094 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[44][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1094_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~19_combout ),
	.ena(\datamem|mem[44][7]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[44][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[44][7] .is_wysiwyg = "true";
defparam \datamem|mem[44][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1095 (
// Equation(s):
// \datamem|mem~1095_combout  = ( \datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[32][5]~82_combout ),
	.dataf(!\datamem|mem[28][3]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1095 .extended_lut = "off";
defparam \datamem|mem~1095 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1095 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1096 (
// Equation(s):
// \datamem|mem~1096_combout  = ( \datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem~1095_combout  ) ) ) # ( 
// \datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1095_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[28][3]~1285_combout ),
	.dataf(!\datamem|mem[24][1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1096 .extended_lut = "off";
defparam \datamem|mem~1096 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1096 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[28][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1096_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~23_combout ),
	.ena(\datamem|mem[28][7]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[28][7] .is_wysiwyg = "true";
defparam \datamem|mem[28][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1097 (
// Equation(s):
// \datamem|mem~1097_combout  = ( \datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[60][7]~87_combout ),
	.dataf(!\datamem|mem[60][7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1097_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1097 .extended_lut = "off";
defparam \datamem|mem~1097 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1097 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1098 (
// Equation(s):
// \datamem|mem~1098_combout  = ( \datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem~1097_combout  ) ) ) # ( 
// \datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1097_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[60][7]~1283_combout ),
	.dataf(!\datamem|mem[56][1]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1098 .extended_lut = "off";
defparam \datamem|mem~1098 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1098 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[60][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1098_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~27_combout ),
	.ena(\datamem|mem[60][7]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[60][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[60][7] .is_wysiwyg = "true";
defparam \datamem|mem[60][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~2 (
// Equation(s):
// \datamem|Mux56~2_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[60][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[28][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[44][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[12][7]~q  ) ) )

	.dataa(!\datamem|mem[12][7]~q ),
	.datab(!\datamem|mem[44][7]~q ),
	.datac(!\datamem|mem[28][7]~q ),
	.datad(!\datamem|mem[60][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~2 .extended_lut = "off";
defparam \datamem|Mux56~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1087 (
// Equation(s):
// \datamem|mem~1087_combout  = ( \datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[24][1]~62_combout ),
	.dataf(!\datamem|mem[20][3]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1087 .extended_lut = "off";
defparam \datamem|mem~1087 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1087 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1088 (
// Equation(s):
// \datamem|mem~1088_combout  = ( \datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem~1087_combout  ) ) ) # ( 
// \datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1087_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[20][3]~1293_combout ),
	.dataf(!\datamem|mem[16][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1088 .extended_lut = "off";
defparam \datamem|mem~1088 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1088 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[20][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1088_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~7_combout ),
	.ena(\datamem|mem[20][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[20][7] .is_wysiwyg = "true";
defparam \datamem|mem[20][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1089 (
// Equation(s):
// \datamem|mem~1089_combout  = ( \datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[56][1]~67_combout ),
	.dataf(!\datamem|mem[52][1]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1089 .extended_lut = "off";
defparam \datamem|mem~1089 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1089 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1090 (
// Equation(s):
// \datamem|mem~1090_combout  = ( \datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem~1089_combout  ) ) ) # ( 
// \datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1089_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[52][1]~1291_combout ),
	.dataf(!\datamem|mem[48][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1090 .extended_lut = "off";
defparam \datamem|mem~1090 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1090 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[52][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1090_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~11_combout ),
	.ena(\datamem|mem[52][7]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[52][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[52][7] .is_wysiwyg = "true";
defparam \datamem|mem[52][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1085 (
// Equation(s):
// \datamem|mem~1085_combout  = ( \datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[40][4]~57_combout ),
	.dataf(!\datamem|mem[36][0]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1085 .extended_lut = "off";
defparam \datamem|mem~1085 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1085 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1086 (
// Equation(s):
// \datamem|mem~1086_combout  = ( \datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem~1085_combout  ) ) ) # ( 
// \datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1085_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[36][0]~1295_combout ),
	.dataf(!\datamem|mem[32][5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1086 .extended_lut = "off";
defparam \datamem|mem~1086 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1086 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[36][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1086_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~3_combout ),
	.ena(\datamem|mem[36][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[36][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[36][7] .is_wysiwyg = "true";
defparam \datamem|mem[36][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~26 (
// Equation(s):
// \datamem|Mux56~26_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[4][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[36][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[52][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[20][7]~q  ) ) )

	.dataa(!\datamem|mem[20][7]~q ),
	.datab(!\datamem|mem[52][7]~q ),
	.datac(!\datamem|mem[36][7]~q ),
	.datad(!\datamem|mem[4][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~26 .extended_lut = "off";
defparam \datamem|Mux56~26 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~27 (
// Equation(s):
// \datamem|Mux56~27_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~26_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~2_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~0_combout  ) ) )

	.dataa(!\datamem|Mux56~0_combout ),
	.datab(!\datamem|Mux56~18_combout ),
	.datac(!\datamem|Mux56~2_combout ),
	.datad(!\datamem|Mux56~26_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~27 .extended_lut = "off";
defparam \datamem|Mux56~27 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1136 (
// Equation(s):
// \datamem|mem~1136_combout  = ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[9][4]~185_combout ),
	.dataf(!\datamem|mem[9][4]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1136 .extended_lut = "off";
defparam \datamem|mem~1136 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1136 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1137 (
// Equation(s):
// \datamem|mem~1137_combout  = ( \datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem~1136_combout  ) ) ) # ( 
// \datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1136_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[9][4]~1245_combout ),
	.dataf(!\datamem|mem[9][4]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1137 .extended_lut = "off";
defparam \datamem|mem~1137 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1137 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[9][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1137_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~46_combout ),
	.ena(\datamem|mem[9][7]~1244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[9][7] .is_wysiwyg = "true";
defparam \datamem|mem[9][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1138 (
// Equation(s):
// \datamem|mem~1138_combout  = ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[41][4]~190_combout ),
	.dataf(!\datamem|mem[41][4]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1138 .extended_lut = "off";
defparam \datamem|mem~1138 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1138 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1139 (
// Equation(s):
// \datamem|mem~1139_combout  = ( \datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem~1138_combout  ) ) ) # ( 
// \datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1138_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[41][4]~1243_combout ),
	.dataf(!\datamem|mem[41][4]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1139 .extended_lut = "off";
defparam \datamem|mem~1139 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1139 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[41][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1139_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~50_combout ),
	.ena(\datamem|mem[41][7]~1242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[41][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[41][7] .is_wysiwyg = "true";
defparam \datamem|mem[41][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1140 (
// Equation(s):
// \datamem|mem~1140_combout  = ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[25][6]~195_combout ),
	.dataf(!\datamem|mem[25][6]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1140 .extended_lut = "off";
defparam \datamem|mem~1140 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1140 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1141 (
// Equation(s):
// \datamem|mem~1141_combout  = ( \datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem~1140_combout  ) ) ) # ( 
// \datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1140_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[25][6]~1241_combout ),
	.dataf(!\datamem|mem[25][6]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1141 .extended_lut = "off";
defparam \datamem|mem~1141 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1141 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[25][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1141_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~54_combout ),
	.ena(\datamem|mem[25][7]~1240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[25][7] .is_wysiwyg = "true";
defparam \datamem|mem[25][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1142 (
// Equation(s):
// \datamem|mem~1142_combout  = ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[57][2]~200_combout ),
	.dataf(!\datamem|mem[57][2]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1142 .extended_lut = "off";
defparam \datamem|mem~1142 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1142 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1143 (
// Equation(s):
// \datamem|mem~1143_combout  = ( \datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem~1142_combout  ) ) ) # ( 
// \datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1142_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[57][2]~1239_combout ),
	.dataf(!\datamem|mem[57][2]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1143 .extended_lut = "off";
defparam \datamem|mem~1143 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1143 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[57][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1143_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~58_combout ),
	.ena(\datamem|mem[57][7]~1238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[57][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[57][7] .is_wysiwyg = "true";
defparam \datamem|mem[57][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~9 (
// Equation(s):
// \datamem|Mux56~9_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[57][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[25][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[41][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[9][7]~q  ) ) )

	.dataa(!\datamem|mem[9][7]~q ),
	.datab(!\datamem|mem[41][7]~q ),
	.datac(!\datamem|mem[25][7]~q ),
	.datad(!\datamem|mem[57][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~9 .extended_lut = "off";
defparam \datamem|Mux56~9 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1132 (
// Equation(s):
// \datamem|mem~1132_combout  = ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[17][7]~175_combout ),
	.dataf(!\datamem|mem[17][7]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1132 .extended_lut = "off";
defparam \datamem|mem~1132 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1132 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1133 (
// Equation(s):
// \datamem|mem~1133_combout  = ( \datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem~1132_combout  ) ) ) # ( 
// \datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1132_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[17][7]~1249_combout ),
	.dataf(!\datamem|mem[17][7]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1133 .extended_lut = "off";
defparam \datamem|mem~1133 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1133 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[17][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1133_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~38_combout ),
	.ena(\datamem|mem[17][7]~1248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[17][7] .is_wysiwyg = "true";
defparam \datamem|mem[17][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1134 (
// Equation(s):
// \datamem|mem~1134_combout  = ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[49][7]~180_combout ),
	.dataf(!\datamem|mem[49][7]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1134 .extended_lut = "off";
defparam \datamem|mem~1134 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1134 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1135 (
// Equation(s):
// \datamem|mem~1135_combout  = ( \datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem~1134_combout  ) ) ) # ( 
// \datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1134_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[49][7]~1247_combout ),
	.dataf(!\datamem|mem[49][7]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1135 .extended_lut = "off";
defparam \datamem|mem~1135 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1135 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[49][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1135_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~42_combout ),
	.ena(\datamem|mem[49][7]~1246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[49][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[49][7] .is_wysiwyg = "true";
defparam \datamem|mem[49][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~20 (
// Equation(s):
// \datamem|Mux56~20_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[1][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[33][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[49][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[17][7]~q  ) ) )

	.dataa(!\datamem|mem[17][7]~q ),
	.datab(!\datamem|mem[49][7]~q ),
	.datac(!\datamem|mem[33][7]~q ),
	.datad(!\datamem|mem[1][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~20 .extended_lut = "off";
defparam \datamem|Mux56~20 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1152 (
// Equation(s):
// \datamem|mem~1152_combout  = ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[17][7]~178_combout ),
	.dataf(!\datamem|mem[13][4]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1152 .extended_lut = "off";
defparam \datamem|mem~1152 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1152 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1153 (
// Equation(s):
// \datamem|mem~1153_combout  = ( \datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem~1152_combout  ) ) ) # ( 
// \datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1152_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[13][4]~1230_combout ),
	.dataf(!\datamem|mem[9][4]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1153 .extended_lut = "off";
defparam \datamem|mem~1153 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1153 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[13][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1153_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~44_combout ),
	.ena(\datamem|mem[13][7]~1229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[13][7] .is_wysiwyg = "true";
defparam \datamem|mem[13][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1154 (
// Equation(s):
// \datamem|mem~1154_combout  = ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[49][7]~183_combout ),
	.dataf(!\datamem|mem[45][2]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1154 .extended_lut = "off";
defparam \datamem|mem~1154 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1154 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1155 (
// Equation(s):
// \datamem|mem~1155_combout  = ( \datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem~1154_combout  ) ) ) # ( 
// \datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1154_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[45][2]~1228_combout ),
	.dataf(!\datamem|mem[41][4]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1155 .extended_lut = "off";
defparam \datamem|mem~1155 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1155 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[45][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1155_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~48_combout ),
	.ena(\datamem|mem[45][7]~1227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[45][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[45][7] .is_wysiwyg = "true";
defparam \datamem|mem[45][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1156 (
// Equation(s):
// \datamem|mem~1156_combout  = ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[33][3]~173_combout ),
	.dataf(!\datamem|mem[29][6]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1156 .extended_lut = "off";
defparam \datamem|mem~1156 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1156 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1157 (
// Equation(s):
// \datamem|mem~1157_combout  = ( \datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem~1156_combout  ) ) ) # ( 
// \datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1156_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[29][6]~1226_combout ),
	.dataf(!\datamem|mem[25][6]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1157 .extended_lut = "off";
defparam \datamem|mem~1157 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1157 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[29][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1157_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~52_combout ),
	.ena(\datamem|mem[29][7]~1225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[29][7] .is_wysiwyg = "true";
defparam \datamem|mem[29][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1158 (
// Equation(s):
// \datamem|mem~1158_combout  = ( \datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[61][7]~226_combout ),
	.dataf(!\datamem|mem[61][7]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1158 .extended_lut = "off";
defparam \datamem|mem~1158 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1158 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1159 (
// Equation(s):
// \datamem|mem~1159_combout  = ( \datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem~1158_combout  ) ) ) # ( 
// \datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1158_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[61][7]~1224_combout ),
	.dataf(!\datamem|mem[57][2]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1159 .extended_lut = "off";
defparam \datamem|mem~1159 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1159 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[61][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1159_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~56_combout ),
	.ena(\datamem|mem[61][7]~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[61][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[61][7] .is_wysiwyg = "true";
defparam \datamem|mem[61][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~11 (
// Equation(s):
// \datamem|Mux56~11_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[61][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[29][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[45][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[13][7]~q  ) ) )

	.dataa(!\datamem|mem[13][7]~q ),
	.datab(!\datamem|mem[45][7]~q ),
	.datac(!\datamem|mem[29][7]~q ),
	.datad(!\datamem|mem[61][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~11 .extended_lut = "off";
defparam \datamem|Mux56~11 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1148 (
// Equation(s):
// \datamem|mem~1148_combout  = ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[25][6]~198_combout ),
	.dataf(!\datamem|mem[21][3]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1148 .extended_lut = "off";
defparam \datamem|mem~1148 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1148 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1149 (
// Equation(s):
// \datamem|mem~1149_combout  = ( \datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem~1148_combout  ) ) ) # ( 
// \datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1148_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[21][3]~1234_combout ),
	.dataf(!\datamem|mem[17][7]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1149 .extended_lut = "off";
defparam \datamem|mem~1149 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1149 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[21][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1149_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~36_combout ),
	.ena(\datamem|mem[21][7]~1233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[21][7] .is_wysiwyg = "true";
defparam \datamem|mem[21][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1150 (
// Equation(s):
// \datamem|mem~1150_combout  = ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[57][2]~203_combout ),
	.dataf(!\datamem|mem[53][4]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1150 .extended_lut = "off";
defparam \datamem|mem~1150 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1150 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1151 (
// Equation(s):
// \datamem|mem~1151_combout  = ( \datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem~1150_combout  ) ) ) # ( 
// \datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1150_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[53][4]~1232_combout ),
	.dataf(!\datamem|mem[49][7]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1151 .extended_lut = "off";
defparam \datamem|mem~1151 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1151 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[53][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1151_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~40_combout ),
	.ena(\datamem|mem[53][7]~1231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[53][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[53][7] .is_wysiwyg = "true";
defparam \datamem|mem[53][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1146 (
// Equation(s):
// \datamem|mem~1146_combout  = ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[41][4]~193_combout ),
	.dataf(!\datamem|mem[37][5]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1146 .extended_lut = "off";
defparam \datamem|mem~1146 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1146 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1147 (
// Equation(s):
// \datamem|mem~1147_combout  = ( \datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem~1146_combout  ) ) ) # ( 
// \datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1146_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[37][5]~1236_combout ),
	.dataf(!\datamem|mem[33][3]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1147 .extended_lut = "off";
defparam \datamem|mem~1147 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1147 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[37][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1147_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~32_combout ),
	.ena(\datamem|mem[37][7]~1235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[37][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[37][7] .is_wysiwyg = "true";
defparam \datamem|mem[37][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~28 (
// Equation(s):
// \datamem|Mux56~28_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[5][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[37][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[53][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[21][7]~q  ) ) )

	.dataa(!\datamem|mem[21][7]~q ),
	.datab(!\datamem|mem[53][7]~q ),
	.datac(!\datamem|mem[37][7]~q ),
	.datad(!\datamem|mem[5][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~28 .extended_lut = "off";
defparam \datamem|Mux56~28 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~29 (
// Equation(s):
// \datamem|Mux56~29_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~28_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~11_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~9_combout  ) ) )

	.dataa(!\datamem|Mux56~9_combout ),
	.datab(!\datamem|Mux56~20_combout ),
	.datac(!\datamem|Mux56~11_combout ),
	.datad(!\datamem|Mux56~28_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~29 .extended_lut = "off";
defparam \datamem|Mux56~29 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux48~0 (
// Equation(s):
// \datamem|Mux48~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~25_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux56~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux56~23_combout  ) ) )

	.dataa(!\datamem|Mux56~23_combout ),
	.datab(!\datamem|Mux56~27_combout ),
	.datac(!\datamem|Mux56~25_combout ),
	.datad(!\datamem|Mux56~29_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux48~0 .extended_lut = "off";
defparam \datamem|Mux48~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux48~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[55] (
// Equation(s):
// \datamem|read_data [55] = ( \datamem|read_data [55] & ( \i3|Memread~q  & ( \datamem|Mux48~0_combout  ) ) ) # ( !\datamem|read_data [55] & ( \i3|Memread~q  & ( \datamem|Mux48~0_combout  ) ) ) # ( \datamem|read_data [55] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux48~0_combout ),
	.datae(!\datamem|read_data [55]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [55]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[55] .extended_lut = "off";
defparam \datamem|read_data[55] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[55] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[55] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[55] .is_wysiwyg = "true";
defparam \i4|readdata[55] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[55] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[55] .is_wysiwyg = "true";
defparam \i4|result_alu_out[55] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[55]~55 (
// Equation(s):
// \mux3|Y[55]~55_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [55]))) # (\i4|Memtoreg~q  & (\i4|readdata [55]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [55]),
	.datac(!\i4|result_alu_out [55]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[55]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[55]~55 .extended_lut = "off";
defparam \mux3|Y[55]~55 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[55]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[55]~55_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[55] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[55] .is_wysiwyg = "true";
defparam \i2|readdata1[55] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux8~0 (
// Equation(s):
// \m1|Mux8~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [55]))) # (\m1|Mux40~5_combout  & (\mux3|Y[55]~55_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [55])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [55]))) ) )

	.dataa(!\mux3|Y[55]~55_combout ),
	.datab(!\i2|readdata1 [55]),
	.datac(!\i3|result_out_alu [55]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux8~0 .extended_lut = "off";
defparam \m1|Mux8~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~209 (
// Equation(s):
// \alu|Add0~209_sumout  = SUM(( \m1|Mux7~0_combout  ) + ( !\mux1|Y[56]~41_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~218  ))
// \alu|Add0~210  = CARRY(( \m1|Mux7~0_combout  ) + ( !\mux1|Y[56]~41_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~218  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[56]~41_combout ),
	.datag(gnd),
	.cin(\alu|Add0~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~209_sumout ),
	.cout(\alu|Add0~210 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~209 .extended_lut = "off";
defparam \alu|Add0~209 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~209 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~52 (
// Equation(s):
// \i3|result_out_alu~52_combout  = ( \alu|Add0~209_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[56]~41_combout  & \m1|Mux7~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux7~0_combout )) # (\mux1|Y[56]~41_combout 
// ))) ) ) # ( !\alu|Add0~209_sumout  & ( (!\mux1|Y[56]~41_combout  & (\m1|Mux7~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[56]~41_combout  & (((\m1|Mux7~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[56]~41_combout ),
	.datab(!\m1|Mux7~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~209_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~52 .extended_lut = "off";
defparam \i3|result_out_alu~52 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~52 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[56] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[56] .is_wysiwyg = "true";
defparam \i3|result_out_alu[56] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux7~0 (
// Equation(s):
// \m1|Mux7~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [56]))) # (\m1|Mux40~5_combout  & (\mux3|Y[56]~56_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [56])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [56]))) ) )

	.dataa(!\mux3|Y[56]~56_combout ),
	.datab(!\i2|readdata1 [56]),
	.datac(!\i3|result_out_alu [56]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux7~0 .extended_lut = "off";
defparam \m1|Mux7~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~229 (
// Equation(s):
// \alu|Add0~229_sumout  = SUM(( \m1|Mux6~0_combout  ) + ( !\mux1|Y[57]~36_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~210  ))
// \alu|Add0~230  = CARRY(( \m1|Mux6~0_combout  ) + ( !\mux1|Y[57]~36_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~210  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[57]~36_combout ),
	.datag(gnd),
	.cin(\alu|Add0~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~229_sumout ),
	.cout(\alu|Add0~230 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~229 .extended_lut = "off";
defparam \alu|Add0~229 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~229 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~57 (
// Equation(s):
// \i3|result_out_alu~57_combout  = ( \alu|Add0~229_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[57]~36_combout  & \m1|Mux6~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux6~0_combout )) # (\mux1|Y[57]~36_combout 
// ))) ) ) # ( !\alu|Add0~229_sumout  & ( (!\mux1|Y[57]~36_combout  & (\m1|Mux6~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[57]~36_combout  & (((\m1|Mux6~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[57]~36_combout ),
	.datab(!\m1|Mux6~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~229_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~57 .extended_lut = "off";
defparam \i3|result_out_alu~57 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~57 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[57] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[57] .is_wysiwyg = "true";
defparam \i3|result_out_alu[57] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux6~0 (
// Equation(s):
// \m1|Mux6~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [57]))) # (\m1|Mux40~5_combout  & (\mux3|Y[57]~57_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [57])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [57]))) ) )

	.dataa(!\mux3|Y[57]~57_combout ),
	.datab(!\i2|readdata1 [57]),
	.datac(!\i3|result_out_alu [57]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux6~0 .extended_lut = "off";
defparam \m1|Mux6~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~63 (
// Equation(s):
// \i3|result_out_alu~63_combout  = ( \alu|Add0~253_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[58]~40_combout  & \m1|Mux5~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux5~0_combout )) # (\mux1|Y[58]~40_combout 
// ))) ) ) # ( !\alu|Add0~253_sumout  & ( (!\mux1|Y[58]~40_combout  & (\m1|Mux5~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[58]~40_combout  & (((\m1|Mux5~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[58]~40_combout ),
	.datab(!\m1|Mux5~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~253_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~63 .extended_lut = "off";
defparam \i3|result_out_alu~63 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~63 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[58] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[58] .is_wysiwyg = "true";
defparam \i3|result_out_alu[58] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[58] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[58] .is_wysiwyg = "true";
defparam \i4|result_alu_out[58] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[58]~58 (
// Equation(s):
// \mux3|Y[58]~58_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [58]))) # (\i4|Memtoreg~q  & (\i4|readdata [58]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [58]),
	.datac(!\i4|result_alu_out [58]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[58]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[58]~58 .extended_lut = "off";
defparam \mux3|Y[58]~58 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[58]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a5 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[58]~58_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[58] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a5~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[58] .is_wysiwyg = "true";
defparam \i2|readdata2[58] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux5~0 (
// Equation(s):
// \m2|Mux5~0_combout  = ( \i3|result_out_alu [58] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[58]~58_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [58])))) ) ) # ( !\i3|result_out_alu [58] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[58]~58_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [58])))) ) )

	.dataa(!\mux3|Y[58]~58_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [58]),
	.datae(!\i3|result_out_alu [58]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux5~0 .extended_lut = "off";
defparam \m2|Mux5~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[58] (
	.clk(\clk~input_o ),
	.d(\m2|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[58] .is_wysiwyg = "true";
defparam \i3|writedata_out[58] .power_up = "low";
// synopsys translate_on

dffeas \datamem|mem[37][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~506_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~32_combout ),
	.ena(\datamem|mem[37][7]~1235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[37][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[37][2] .is_wysiwyg = "true";
defparam \datamem|mem[37][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~10 (
// Equation(s):
// \datamem|Mux61~10_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[53][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[21][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[37][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[5][2]~q  ) ) )

	.dataa(!\datamem|mem[5][2]~q ),
	.datab(!\datamem|mem[37][2]~q ),
	.datac(!\datamem|mem[21][2]~q ),
	.datad(!\datamem|mem[53][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~10 .extended_lut = "off";
defparam \datamem|Mux61~10 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~21 (
// Equation(s):
// \datamem|Mux61~21_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~9_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~10_combout  ) ) )

	.dataa(!\datamem|Mux61~10_combout ),
	.datab(!\datamem|Mux61~11_combout ),
	.datac(!\datamem|Mux61~9_combout ),
	.datad(!\datamem|Mux61~20_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~21 .extended_lut = "off";
defparam \datamem|Mux61~21 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux45~0 (
// Equation(s):
// \datamem|Mux45~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~23_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux61~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux61~21_combout  ) ) )

	.dataa(!\datamem|Mux61~21_combout ),
	.datab(!\datamem|Mux61~25_combout ),
	.datac(!\datamem|Mux61~23_combout ),
	.datad(!\datamem|Mux61~27_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux45~0 .extended_lut = "off";
defparam \datamem|Mux45~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux45~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[42] (
// Equation(s):
// \datamem|read_data [42] = ( \datamem|read_data [42] & ( \i3|Memread~q  & ( \datamem|Mux45~0_combout  ) ) ) # ( !\datamem|read_data [42] & ( \i3|Memread~q  & ( \datamem|Mux45~0_combout  ) ) ) # ( \datamem|read_data [42] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux45~0_combout ),
	.datae(!\datamem|read_data [42]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [42]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[42] .extended_lut = "off";
defparam \datamem|read_data[42] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[42] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[42] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[42] .is_wysiwyg = "true";
defparam \i4|readdata[42] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[42] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[42] .is_wysiwyg = "true";
defparam \i4|result_alu_out[42] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[42]~42 (
// Equation(s):
// \mux3|Y[42]~42_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [42]))) # (\i4|Memtoreg~q  & (\i4|readdata [42]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [42]),
	.datac(!\i4|result_alu_out [42]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[42]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[42]~42 .extended_lut = "off";
defparam \mux3|Y[42]~42 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[42]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[42]~42_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[42] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[42] .is_wysiwyg = "true";
defparam \i2|readdata1[42] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux21~0 (
// Equation(s):
// \m1|Mux21~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [42]))) # (\m1|Mux40~5_combout  & (\mux3|Y[42]~42_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [42])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [42]))) ) )

	.dataa(!\mux3|Y[42]~42_combout ),
	.datab(!\i2|readdata1 [42]),
	.datac(!\i3|result_out_alu [42]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux21~0 .extended_lut = "off";
defparam \m1|Mux21~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( \m1|Mux20~0_combout  ) + ( !\mux1|Y[43]~4_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~178  ))
// \alu|Add0~26  = CARRY(( \m1|Mux20~0_combout  ) + ( !\mux1|Y[43]~4_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~178  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux20~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[43]~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~6 (
// Equation(s):
// \i3|result_out_alu~6_combout  = ( \alu|Add0~25_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[43]~4_combout  & \m1|Mux20~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux20~0_combout )) # (\mux1|Y[43]~4_combout 
// ))) ) ) # ( !\alu|Add0~25_sumout  & ( (!\mux1|Y[43]~4_combout  & (\m1|Mux20~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[43]~4_combout  & (((\m1|Mux20~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[43]~4_combout ),
	.datab(!\m1|Mux20~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~6 .extended_lut = "off";
defparam \i3|result_out_alu~6 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~6 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[43] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[43] .is_wysiwyg = "true";
defparam \i3|result_out_alu[43] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux20~0 (
// Equation(s):
// \m2|Mux20~0_combout  = ( \i3|result_out_alu [43] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[43]~43_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [43])))) ) ) # ( !\i3|result_out_alu [43] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[43]~43_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [43])))) ) )

	.dataa(!\mux3|Y[43]~43_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [43]),
	.datae(!\i3|result_out_alu [43]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux20~0 .extended_lut = "off";
defparam \m2|Mux20~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux20~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[43] (
	.clk(\clk~input_o ),
	.d(\m2|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[43] .is_wysiwyg = "true";
defparam \i3|writedata_out[43] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~632 (
// Equation(s):
// \datamem|mem~632_combout  = ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[9][4]~188_combout ),
	.dataf(!\datamem|mem[5][6]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~632 .extended_lut = "off";
defparam \datamem|mem~632 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~632 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~633 (
// Equation(s):
// \datamem|mem~633_combout  = ( \datamem|mem~632_combout  & ( (!\datamem|Decoder1~30_combout  & ((!\datamem|Decoder4~9_combout ) # ((\i3|writedata_out [35])))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [43])))) ) ) # ( 
// !\datamem|mem~632_combout  & ( (!\datamem|Decoder1~30_combout  & (\datamem|Decoder4~9_combout  & (\i3|writedata_out [35]))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [43])))) ) )

	.dataa(!\datamem|Decoder1~30_combout ),
	.datab(!\datamem|Decoder4~9_combout ),
	.datac(!\i3|writedata_out [35]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem~632_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~633 .extended_lut = "off";
defparam \datamem|mem~633 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~633 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[5][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~633_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[5][7]~1237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[5][3] .is_wysiwyg = "true";
defparam \datamem|mem[5][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~10 (
// Equation(s):
// \datamem|Mux60~10_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[53][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[21][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[37][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[5][3]~q  ) ) )

	.dataa(!\datamem|mem[5][3]~q ),
	.datab(!\datamem|mem[37][3]~q ),
	.datac(!\datamem|mem[21][3]~q ),
	.datad(!\datamem|mem[53][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~10 .extended_lut = "off";
defparam \datamem|Mux60~10 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~21 (
// Equation(s):
// \datamem|Mux60~21_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~9_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~10_combout  ) ) )

	.dataa(!\datamem|Mux60~10_combout ),
	.datab(!\datamem|Mux60~11_combout ),
	.datac(!\datamem|Mux60~9_combout ),
	.datad(!\datamem|Mux60~20_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~21 .extended_lut = "off";
defparam \datamem|Mux60~21 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux44~0 (
// Equation(s):
// \datamem|Mux44~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~23_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux60~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux60~21_combout  ) ) )

	.dataa(!\datamem|Mux60~21_combout ),
	.datab(!\datamem|Mux60~25_combout ),
	.datac(!\datamem|Mux60~23_combout ),
	.datad(!\datamem|Mux60~27_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux44~0 .extended_lut = "off";
defparam \datamem|Mux44~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux44~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[43] (
// Equation(s):
// \datamem|read_data [43] = ( \datamem|read_data [43] & ( \i3|Memread~q  & ( \datamem|Mux44~0_combout  ) ) ) # ( !\datamem|read_data [43] & ( \i3|Memread~q  & ( \datamem|Mux44~0_combout  ) ) ) # ( \datamem|read_data [43] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux44~0_combout ),
	.datae(!\datamem|read_data [43]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [43]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[43] .extended_lut = "off";
defparam \datamem|read_data[43] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[43] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[43] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[43] .is_wysiwyg = "true";
defparam \i4|readdata[43] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[43] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[43] .is_wysiwyg = "true";
defparam \i4|result_alu_out[43] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[43]~43 (
// Equation(s):
// \mux3|Y[43]~43_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [43]))) # (\i4|Memtoreg~q  & (\i4|readdata [43]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [43]),
	.datac(!\i4|result_alu_out [43]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[43]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[43]~43 .extended_lut = "off";
defparam \mux3|Y[43]~43 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[43]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[43]~43_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[43] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[43] .is_wysiwyg = "true";
defparam \i2|readdata1[43] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux20~0 (
// Equation(s):
// \m1|Mux20~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [43]))) # (\m1|Mux40~5_combout  & (\mux3|Y[43]~43_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [43])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [43]))) ) )

	.dataa(!\mux3|Y[43]~43_combout ),
	.datab(!\i2|readdata1 [43]),
	.datac(!\i3|result_out_alu [43]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux20~0 .extended_lut = "off";
defparam \m1|Mux20~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( \m1|Mux19~0_combout  ) + ( !\mux1|Y[44]~3_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~26  ))
// \alu|Add0~22  = CARRY(( \m1|Mux19~0_combout  ) + ( !\mux1|Y[44]~3_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~26  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[44]~3_combout ),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~5 (
// Equation(s):
// \i3|result_out_alu~5_combout  = ( \alu|Add0~21_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[44]~3_combout  & \m1|Mux19~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux19~0_combout )) # (\mux1|Y[44]~3_combout 
// ))) ) ) # ( !\alu|Add0~21_sumout  & ( (!\mux1|Y[44]~3_combout  & (\m1|Mux19~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[44]~3_combout  & (((\m1|Mux19~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[44]~3_combout ),
	.datab(!\m1|Mux19~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~5 .extended_lut = "off";
defparam \i3|result_out_alu~5 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~5 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[44] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[44] .is_wysiwyg = "true";
defparam \i3|result_out_alu[44] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux19~0 (
// Equation(s):
// \m2|Mux19~0_combout  = ( \i3|result_out_alu [44] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[44]~44_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [44])))) ) ) # ( !\i3|result_out_alu [44] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[44]~44_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [44])))) ) )

	.dataa(!\mux3|Y[44]~44_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [44]),
	.datae(!\i3|result_out_alu [44]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux19~0 .extended_lut = "off";
defparam \m2|Mux19~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux19~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[44] (
	.clk(\clk~input_o ),
	.d(\m2|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[44] .is_wysiwyg = "true";
defparam \i3|writedata_out[44] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~760 (
// Equation(s):
// \datamem|mem~760_combout  = ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[9][4]~188_combout ),
	.dataf(!\datamem|mem[5][6]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~760 .extended_lut = "off";
defparam \datamem|mem~760 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~760 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~761 (
// Equation(s):
// \datamem|mem~761_combout  = ( \datamem|mem~760_combout  & ( (!\datamem|Decoder1~30_combout  & ((!\datamem|Decoder4~9_combout ) # ((\i3|writedata_out [36])))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [44])))) ) ) # ( 
// !\datamem|mem~760_combout  & ( (!\datamem|Decoder1~30_combout  & (\datamem|Decoder4~9_combout  & (\i3|writedata_out [36]))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [44])))) ) )

	.dataa(!\datamem|Decoder1~30_combout ),
	.datab(!\datamem|Decoder4~9_combout ),
	.datac(!\i3|writedata_out [36]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem~760_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~761_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~761 .extended_lut = "off";
defparam \datamem|mem~761 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~761 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[5][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~761_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[5][7]~1237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[5][4] .is_wysiwyg = "true";
defparam \datamem|mem[5][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~10 (
// Equation(s):
// \datamem|Mux59~10_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[53][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[21][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[37][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[5][4]~q  ) ) )

	.dataa(!\datamem|mem[5][4]~q ),
	.datab(!\datamem|mem[37][4]~q ),
	.datac(!\datamem|mem[21][4]~q ),
	.datad(!\datamem|mem[53][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~10 .extended_lut = "off";
defparam \datamem|Mux59~10 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~21 (
// Equation(s):
// \datamem|Mux59~21_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~9_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~10_combout  ) ) )

	.dataa(!\datamem|Mux59~10_combout ),
	.datab(!\datamem|Mux59~11_combout ),
	.datac(!\datamem|Mux59~9_combout ),
	.datad(!\datamem|Mux59~20_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~21 .extended_lut = "off";
defparam \datamem|Mux59~21 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux43~0 (
// Equation(s):
// \datamem|Mux43~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~23_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux59~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux59~21_combout  ) ) )

	.dataa(!\datamem|Mux59~21_combout ),
	.datab(!\datamem|Mux59~25_combout ),
	.datac(!\datamem|Mux59~23_combout ),
	.datad(!\datamem|Mux59~27_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux43~0 .extended_lut = "off";
defparam \datamem|Mux43~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux43~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[44] (
// Equation(s):
// \datamem|read_data [44] = ( \datamem|read_data [44] & ( \i3|Memread~q  & ( \datamem|Mux43~0_combout  ) ) ) # ( !\datamem|read_data [44] & ( \i3|Memread~q  & ( \datamem|Mux43~0_combout  ) ) ) # ( \datamem|read_data [44] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux43~0_combout ),
	.datae(!\datamem|read_data [44]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [44]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[44] .extended_lut = "off";
defparam \datamem|read_data[44] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[44] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[44] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[44] .is_wysiwyg = "true";
defparam \i4|readdata[44] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[44] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[44] .is_wysiwyg = "true";
defparam \i4|result_alu_out[44] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[44]~44 (
// Equation(s):
// \mux3|Y[44]~44_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [44]))) # (\i4|Memtoreg~q  & (\i4|readdata [44]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [44]),
	.datac(!\i4|result_alu_out [44]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[44]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[44]~44 .extended_lut = "off";
defparam \mux3|Y[44]~44 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[44]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[44]~44_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[44] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[44] .is_wysiwyg = "true";
defparam \i2|readdata1[44] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux19~0 (
// Equation(s):
// \m1|Mux19~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [44]))) # (\m1|Mux40~5_combout  & (\mux3|Y[44]~44_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [44])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [44]))) ) )

	.dataa(!\mux3|Y[44]~44_combout ),
	.datab(!\i2|readdata1 [44]),
	.datac(!\i3|result_out_alu [44]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux19~0 .extended_lut = "off";
defparam \m1|Mux19~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( \m1|Mux18~0_combout  ) + ( !\mux1|Y[45]~0_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~22  ))
// \alu|Add0~2  = CARRY(( \m1|Mux18~0_combout  ) + ( !\mux1|Y[45]~0_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~22  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux18~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[45]~0_combout ),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~0 (
// Equation(s):
// \i3|result_out_alu~0_combout  = ( \alu|Add0~1_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[45]~0_combout  & \m1|Mux18~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux18~0_combout )) # (\mux1|Y[45]~0_combout ))) 
// ) ) # ( !\alu|Add0~1_sumout  & ( (!\mux1|Y[45]~0_combout  & (\m1|Mux18~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[45]~0_combout  & (((\m1|Mux18~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[45]~0_combout ),
	.datab(!\m1|Mux18~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~0 .extended_lut = "off";
defparam \i3|result_out_alu~0 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[45] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[45] .is_wysiwyg = "true";
defparam \i3|result_out_alu[45] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux18~0 (
// Equation(s):
// \m2|Mux18~0_combout  = ( \i3|result_out_alu [45] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[45]~45_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [45])))) ) ) # ( !\i3|result_out_alu [45] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[45]~45_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [45])))) ) )

	.dataa(!\mux3|Y[45]~45_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [45]),
	.datae(!\i3|result_out_alu [45]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux18~0 .extended_lut = "off";
defparam \m2|Mux18~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux18~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[45] (
	.clk(\clk~input_o ),
	.d(\m2|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[45] .is_wysiwyg = "true";
defparam \i3|writedata_out[45] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~888 (
// Equation(s):
// \datamem|mem~888_combout  = ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[9][4]~188_combout ),
	.dataf(!\datamem|mem[5][6]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~888 .extended_lut = "off";
defparam \datamem|mem~888 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~888 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~889 (
// Equation(s):
// \datamem|mem~889_combout  = ( \datamem|mem~888_combout  & ( (!\datamem|Decoder1~30_combout  & ((!\datamem|Decoder4~9_combout ) # ((\i3|writedata_out [37])))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [45])))) ) ) # ( 
// !\datamem|mem~888_combout  & ( (!\datamem|Decoder1~30_combout  & (\datamem|Decoder4~9_combout  & (\i3|writedata_out [37]))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [45])))) ) )

	.dataa(!\datamem|Decoder1~30_combout ),
	.datab(!\datamem|Decoder4~9_combout ),
	.datac(!\i3|writedata_out [37]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem~888_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~889_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~889 .extended_lut = "off";
defparam \datamem|mem~889 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~889 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[5][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~889_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[5][7]~1237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[5][5] .is_wysiwyg = "true";
defparam \datamem|mem[5][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~10 (
// Equation(s):
// \datamem|Mux58~10_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[53][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[21][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[37][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[5][5]~q  ) ) )

	.dataa(!\datamem|mem[5][5]~q ),
	.datab(!\datamem|mem[37][5]~q ),
	.datac(!\datamem|mem[21][5]~q ),
	.datad(!\datamem|mem[53][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~10 .extended_lut = "off";
defparam \datamem|Mux58~10 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~21 (
// Equation(s):
// \datamem|Mux58~21_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~9_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~10_combout  ) ) )

	.dataa(!\datamem|Mux58~10_combout ),
	.datab(!\datamem|Mux58~11_combout ),
	.datac(!\datamem|Mux58~9_combout ),
	.datad(!\datamem|Mux58~20_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~21 .extended_lut = "off";
defparam \datamem|Mux58~21 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux42~0 (
// Equation(s):
// \datamem|Mux42~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~23_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux58~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux58~21_combout  ) ) )

	.dataa(!\datamem|Mux58~21_combout ),
	.datab(!\datamem|Mux58~25_combout ),
	.datac(!\datamem|Mux58~23_combout ),
	.datad(!\datamem|Mux58~27_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux42~0 .extended_lut = "off";
defparam \datamem|Mux42~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux42~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[45] (
// Equation(s):
// \datamem|read_data [45] = ( \datamem|read_data [45] & ( \i3|Memread~q  & ( \datamem|Mux42~0_combout  ) ) ) # ( !\datamem|read_data [45] & ( \i3|Memread~q  & ( \datamem|Mux42~0_combout  ) ) ) # ( \datamem|read_data [45] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux42~0_combout ),
	.datae(!\datamem|read_data [45]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[45] .extended_lut = "off";
defparam \datamem|read_data[45] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[45] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[45] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[45] .is_wysiwyg = "true";
defparam \i4|readdata[45] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[45] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[45] .is_wysiwyg = "true";
defparam \i4|result_alu_out[45] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[45]~45 (
// Equation(s):
// \mux3|Y[45]~45_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [45]))) # (\i4|Memtoreg~q  & (\i4|readdata [45]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [45]),
	.datac(!\i4|result_alu_out [45]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[45]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[45]~45 .extended_lut = "off";
defparam \mux3|Y[45]~45 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[45]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[45]~45_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[45] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[45] .is_wysiwyg = "true";
defparam \i2|readdata1[45] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux18~0 (
// Equation(s):
// \m1|Mux18~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [45]))) # (\m1|Mux40~5_combout  & (\mux3|Y[45]~45_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [45])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [45]))) ) )

	.dataa(!\mux3|Y[45]~45_combout ),
	.datab(!\i2|readdata1 [45]),
	.datac(!\i3|result_out_alu [45]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux18~0 .extended_lut = "off";
defparam \m1|Mux18~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( \m1|Mux17~0_combout  ) + ( !\mux1|Y[46]~2_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~2  ))
// \alu|Add0~18  = CARRY(( \m1|Mux17~0_combout  ) + ( !\mux1|Y[46]~2_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~2  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[46]~2_combout ),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~4 (
// Equation(s):
// \i3|result_out_alu~4_combout  = ( \alu|Add0~17_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[46]~2_combout  & \m1|Mux17~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux17~0_combout )) # (\mux1|Y[46]~2_combout 
// ))) ) ) # ( !\alu|Add0~17_sumout  & ( (!\mux1|Y[46]~2_combout  & (\m1|Mux17~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[46]~2_combout  & (((\m1|Mux17~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[46]~2_combout ),
	.datab(!\m1|Mux17~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~4 .extended_lut = "off";
defparam \i3|result_out_alu~4 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~4 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[46] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[46] .is_wysiwyg = "true";
defparam \i3|result_out_alu[46] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux17~0 (
// Equation(s):
// \m2|Mux17~0_combout  = ( \i3|result_out_alu [46] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[46]~46_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [46])))) ) ) # ( !\i3|result_out_alu [46] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[46]~46_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [46])))) ) )

	.dataa(!\mux3|Y[46]~46_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [46]),
	.datae(!\i3|result_out_alu [46]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux17~0 .extended_lut = "off";
defparam \m2|Mux17~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux17~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[46] (
	.clk(\clk~input_o ),
	.d(\m2|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[46] .is_wysiwyg = "true";
defparam \i3|writedata_out[46] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1016 (
// Equation(s):
// \datamem|mem~1016_combout  = ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[9][4]~188_combout ),
	.dataf(!\datamem|mem[5][6]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1016_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1016 .extended_lut = "off";
defparam \datamem|mem~1016 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1016 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1017 (
// Equation(s):
// \datamem|mem~1017_combout  = ( \datamem|mem~1016_combout  & ( (!\datamem|Decoder1~30_combout  & ((!\datamem|Decoder4~9_combout ) # ((\i3|writedata_out [38])))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [46])))) ) ) # ( 
// !\datamem|mem~1016_combout  & ( (!\datamem|Decoder1~30_combout  & (\datamem|Decoder4~9_combout  & (\i3|writedata_out [38]))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [46])))) ) )

	.dataa(!\datamem|Decoder1~30_combout ),
	.datab(!\datamem|Decoder4~9_combout ),
	.datac(!\i3|writedata_out [38]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem~1016_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1017_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1017 .extended_lut = "off";
defparam \datamem|mem~1017 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~1017 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[5][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1017_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[5][7]~1237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[5][6] .is_wysiwyg = "true";
defparam \datamem|mem[5][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~10 (
// Equation(s):
// \datamem|Mux57~10_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[53][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[21][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[37][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[5][6]~q  ) ) )

	.dataa(!\datamem|mem[5][6]~q ),
	.datab(!\datamem|mem[37][6]~q ),
	.datac(!\datamem|mem[21][6]~q ),
	.datad(!\datamem|mem[53][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~10 .extended_lut = "off";
defparam \datamem|Mux57~10 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~21 (
// Equation(s):
// \datamem|Mux57~21_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~9_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~10_combout  ) ) )

	.dataa(!\datamem|Mux57~10_combout ),
	.datab(!\datamem|Mux57~11_combout ),
	.datac(!\datamem|Mux57~9_combout ),
	.datad(!\datamem|Mux57~20_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~21 .extended_lut = "off";
defparam \datamem|Mux57~21 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux41~0 (
// Equation(s):
// \datamem|Mux41~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~23_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux57~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux57~21_combout  ) ) )

	.dataa(!\datamem|Mux57~21_combout ),
	.datab(!\datamem|Mux57~25_combout ),
	.datac(!\datamem|Mux57~23_combout ),
	.datad(!\datamem|Mux57~27_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux41~0 .extended_lut = "off";
defparam \datamem|Mux41~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux41~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[46] (
// Equation(s):
// \datamem|read_data [46] = ( \datamem|read_data [46] & ( \i3|Memread~q  & ( \datamem|Mux41~0_combout  ) ) ) # ( !\datamem|read_data [46] & ( \i3|Memread~q  & ( \datamem|Mux41~0_combout  ) ) ) # ( \datamem|read_data [46] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux41~0_combout ),
	.datae(!\datamem|read_data [46]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [46]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[46] .extended_lut = "off";
defparam \datamem|read_data[46] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[46] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[46] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[46] .is_wysiwyg = "true";
defparam \i4|readdata[46] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[46] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[46] .is_wysiwyg = "true";
defparam \i4|result_alu_out[46] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[46]~46 (
// Equation(s):
// \mux3|Y[46]~46_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [46]))) # (\i4|Memtoreg~q  & (\i4|readdata [46]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [46]),
	.datac(!\i4|result_alu_out [46]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[46]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[46]~46 .extended_lut = "off";
defparam \mux3|Y[46]~46 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[46]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[46]~46_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[46] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[46] .is_wysiwyg = "true";
defparam \i2|readdata1[46] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux17~0 (
// Equation(s):
// \m1|Mux17~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [46]))) # (\m1|Mux40~5_combout  & (\mux3|Y[46]~46_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [46])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [46]))) ) )

	.dataa(!\mux3|Y[46]~46_combout ),
	.datab(!\i2|readdata1 [46]),
	.datac(!\i3|result_out_alu [46]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux17~0 .extended_lut = "off";
defparam \m1|Mux17~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( \m1|Mux16~0_combout  ) + ( !\mux1|Y[47]~1_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~18  ))
// \alu|Add0~10  = CARRY(( \m1|Mux16~0_combout  ) + ( !\mux1|Y[47]~1_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~18  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux16~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[47]~1_combout ),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~2 (
// Equation(s):
// \i3|result_out_alu~2_combout  = ( \alu|Add0~9_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[47]~1_combout  & \m1|Mux16~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux16~0_combout )) # (\mux1|Y[47]~1_combout ))) 
// ) ) # ( !\alu|Add0~9_sumout  & ( (!\mux1|Y[47]~1_combout  & (\m1|Mux16~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[47]~1_combout  & (((\m1|Mux16~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[47]~1_combout ),
	.datab(!\m1|Mux16~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~2 .extended_lut = "off";
defparam \i3|result_out_alu~2 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~2 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[47] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[47] .is_wysiwyg = "true";
defparam \i3|result_out_alu[47] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux16~0 (
// Equation(s):
// \m2|Mux16~0_combout  = ( \i3|result_out_alu [47] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[47]~47_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [47])))) ) ) # ( !\i3|result_out_alu [47] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[47]~47_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [47])))) ) )

	.dataa(!\mux3|Y[47]~47_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [47]),
	.datae(!\i3|result_out_alu [47]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux16~0 .extended_lut = "off";
defparam \m2|Mux16~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux16~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[47] (
	.clk(\clk~input_o ),
	.d(\m2|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[47] .is_wysiwyg = "true";
defparam \i3|writedata_out[47] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1144 (
// Equation(s):
// \datamem|mem~1144_combout  = ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[9][4]~188_combout ),
	.dataf(!\datamem|mem[5][6]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1144 .extended_lut = "off";
defparam \datamem|mem~1144 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1144 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1145 (
// Equation(s):
// \datamem|mem~1145_combout  = ( \datamem|mem~1144_combout  & ( (!\datamem|Decoder1~30_combout  & ((!\datamem|Decoder4~9_combout ) # ((\i3|writedata_out [39])))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [47])))) ) ) # ( 
// !\datamem|mem~1144_combout  & ( (!\datamem|Decoder1~30_combout  & (\datamem|Decoder4~9_combout  & (\i3|writedata_out [39]))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [47])))) ) )

	.dataa(!\datamem|Decoder1~30_combout ),
	.datab(!\datamem|Decoder4~9_combout ),
	.datac(!\i3|writedata_out [39]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem~1144_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1145 .extended_lut = "off";
defparam \datamem|mem~1145 .lut_mask = 64'h02578ADF02578ADF;
defparam \datamem|mem~1145 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[5][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[5][7]~1237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[5][7] .is_wysiwyg = "true";
defparam \datamem|mem[5][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~10 (
// Equation(s):
// \datamem|Mux56~10_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[53][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[21][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[37][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[5][7]~q  ) ) )

	.dataa(!\datamem|mem[5][7]~q ),
	.datab(!\datamem|mem[37][7]~q ),
	.datac(!\datamem|mem[21][7]~q ),
	.datad(!\datamem|mem[53][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~10 .extended_lut = "off";
defparam \datamem|Mux56~10 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~21 (
// Equation(s):
// \datamem|Mux56~21_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~9_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~10_combout  ) ) )

	.dataa(!\datamem|Mux56~10_combout ),
	.datab(!\datamem|Mux56~11_combout ),
	.datac(!\datamem|Mux56~9_combout ),
	.datad(!\datamem|Mux56~20_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~21 .extended_lut = "off";
defparam \datamem|Mux56~21 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux40~0 (
// Equation(s):
// \datamem|Mux40~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~23_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux56~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux56~21_combout  ) ) )

	.dataa(!\datamem|Mux56~21_combout ),
	.datab(!\datamem|Mux56~25_combout ),
	.datac(!\datamem|Mux56~23_combout ),
	.datad(!\datamem|Mux56~27_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux40~0 .extended_lut = "off";
defparam \datamem|Mux40~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux40~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[47] (
// Equation(s):
// \datamem|read_data [47] = ( \datamem|read_data [47] & ( \i3|Memread~q  & ( \datamem|Mux40~0_combout  ) ) ) # ( !\datamem|read_data [47] & ( \i3|Memread~q  & ( \datamem|Mux40~0_combout  ) ) ) # ( \datamem|read_data [47] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux40~0_combout ),
	.datae(!\datamem|read_data [47]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [47]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[47] .extended_lut = "off";
defparam \datamem|read_data[47] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[47] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[47] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[47] .is_wysiwyg = "true";
defparam \i4|readdata[47] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[47] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[47] .is_wysiwyg = "true";
defparam \i4|result_alu_out[47] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[47]~47 (
// Equation(s):
// \mux3|Y[47]~47_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [47]))) # (\i4|Memtoreg~q  & (\i4|readdata [47]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [47]),
	.datac(!\i4|result_alu_out [47]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[47]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[47]~47 .extended_lut = "off";
defparam \mux3|Y[47]~47 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[47]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[47]~47_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[47] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[47] .is_wysiwyg = "true";
defparam \i2|readdata1[47] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux16~0 (
// Equation(s):
// \m1|Mux16~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [47]))) # (\m1|Mux40~5_combout  & (\mux3|Y[47]~47_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [47])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [47]))) ) )

	.dataa(!\mux3|Y[47]~47_combout ),
	.datab(!\i2|readdata1 [47]),
	.datac(!\i3|result_out_alu [47]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux16~0 .extended_lut = "off";
defparam \m1|Mux16~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( \m1|Mux15~0_combout  ) + ( !\mux1|Y[48]~35_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~10  ))
// \alu|Add0~14  = CARRY(( \m1|Mux15~0_combout  ) + ( !\mux1|Y[48]~35_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~10  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[48]~35_combout ),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~3 (
// Equation(s):
// \i3|result_out_alu~3_combout  = ( \alu|Add0~13_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[48]~35_combout  & \m1|Mux15~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux15~0_combout )) # (\mux1|Y[48]~35_combout 
// ))) ) ) # ( !\alu|Add0~13_sumout  & ( (!\mux1|Y[48]~35_combout  & (\m1|Mux15~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[48]~35_combout  & (((\m1|Mux15~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[48]~35_combout ),
	.datab(!\m1|Mux15~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~3 .extended_lut = "off";
defparam \i3|result_out_alu~3 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~3 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[48] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[48] .is_wysiwyg = "true";
defparam \i3|result_out_alu[48] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux15~0 (
// Equation(s):
// \m1|Mux15~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [48]))) # (\m1|Mux40~5_combout  & (\mux3|Y[48]~48_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [48])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [48]))) ) )

	.dataa(!\mux3|Y[48]~48_combout ),
	.datab(!\i2|readdata1 [48]),
	.datac(!\i3|result_out_alu [48]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux15~0 .extended_lut = "off";
defparam \m1|Mux15~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( \m1|Mux14~0_combout  ) + ( !\mux1|Y[49]~34_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~14  ))
// \alu|Add0~6  = CARRY(( \m1|Mux14~0_combout  ) + ( !\mux1|Y[49]~34_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~14  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[49]~34_combout ),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~1 (
// Equation(s):
// \i3|result_out_alu~1_combout  = ( \alu|Add0~5_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[49]~34_combout  & \m1|Mux14~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux14~0_combout )) # (\mux1|Y[49]~34_combout 
// ))) ) ) # ( !\alu|Add0~5_sumout  & ( (!\mux1|Y[49]~34_combout  & (\m1|Mux14~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[49]~34_combout  & (((\m1|Mux14~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[49]~34_combout ),
	.datab(!\m1|Mux14~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~1 .extended_lut = "off";
defparam \i3|result_out_alu~1 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[49] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[49] .is_wysiwyg = "true";
defparam \i3|result_out_alu[49] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux14~0 (
// Equation(s):
// \m1|Mux14~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [49]))) # (\m1|Mux40~5_combout  & (\mux3|Y[49]~49_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [49])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [49]))) ) )

	.dataa(!\mux3|Y[49]~49_combout ),
	.datab(!\i2|readdata1 [49]),
	.datac(!\i3|result_out_alu [49]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux14~0 .extended_lut = "off";
defparam \m1|Mux14~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~50 (
// Equation(s):
// \i3|result_out_alu~50_combout  = ( \alu|Add0~201_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[50]~29_combout  & \m1|Mux13~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux13~0_combout )) # 
// (\mux1|Y[50]~29_combout ))) ) ) # ( !\alu|Add0~201_sumout  & ( (!\mux1|Y[50]~29_combout  & (\m1|Mux13~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[50]~29_combout  & (((\m1|Mux13~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[50]~29_combout ),
	.datab(!\m1|Mux13~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~201_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~50 .extended_lut = "off";
defparam \i3|result_out_alu~50 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~50 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[50] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[50] .is_wysiwyg = "true";
defparam \i3|result_out_alu[50] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux13~0 (
// Equation(s):
// \m2|Mux13~0_combout  = ( \i3|result_out_alu [50] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[50]~50_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [50])))) ) ) # ( !\i3|result_out_alu [50] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[50]~50_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [50])))) ) )

	.dataa(!\mux3|Y[50]~50_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [50]),
	.datae(!\i3|result_out_alu [50]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux13~0 .extended_lut = "off";
defparam \m2|Mux13~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux13~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[50] (
	.clk(\clk~input_o ),
	.d(\m2|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[50] .is_wysiwyg = "true";
defparam \i3|writedata_out[50] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[34][0]~1281 (
// Equation(s):
// \datamem|mem[34][0]~1281_combout  = ( \i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (\i3|result_out_alu [2] & (\i3|result_out_alu [3] & (!\i3|result_out_alu [0] $ (!\i3|result_out_alu [1])))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[34][0]~1281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[34][0]~1281 .extended_lut = "off";
defparam \datamem|mem[34][0]~1281 .lut_mask = 64'h0000000600000000;
defparam \datamem|mem[34][0]~1281 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~460 (
// Equation(s):
// \datamem|mem~460_combout  = ( \datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem~459_combout  ) ) ) # ( 
// \datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~459_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[34][0]~1281_combout ),
	.dataf(!\datamem|mem[34][0]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~460 .extended_lut = "off";
defparam \datamem|mem~460 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~460 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[34][0]~1280 (
// Equation(s):
// \datamem|mem[34][0]~1280_combout  = ( !\i3|result_out_alu [4] & ( \i3|result_out_alu [5] & ( (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & ((!\i3|result_out_alu [0]) # (!\i3|result_out_alu [1])))) ) ) ) # ( \i3|result_out_alu [4] & ( 
// !\i3|result_out_alu [5] & ( (\i3|result_out_alu [1] & (\i3|result_out_alu [2] & \i3|result_out_alu [3])) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[34][0]~1280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[34][0]~1280 .extended_lut = "off";
defparam \datamem|mem[34][0]~1280 .lut_mask = 64'h00000003E0000000;
defparam \datamem|mem[34][0]~1280 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[34][7]~99 (
// Equation(s):
// \datamem|mem[34][7]~99_combout  = (\i3|Memwrite~q  & (((!\datamem|mem[34][0]~97_combout ) # (\datamem|mem[34][0]~1280_combout )) # (\datamem|Decoder1~1_combout )))

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder1~1_combout ),
	.datac(!\datamem|mem[34][0]~97_combout ),
	.datad(!\datamem|mem[34][0]~1280_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[34][7]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[34][7]~99 .extended_lut = "off";
defparam \datamem|mem[34][7]~99 .lut_mask = 64'h5155515551555155;
defparam \datamem|mem[34][7]~99 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[34][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~460_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~1_combout ),
	.ena(\datamem|mem[34][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[34][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[34][2] .is_wysiwyg = "true";
defparam \datamem|mem[34][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~3 (
// Equation(s):
// \datamem|Mux61~3_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[50][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[18][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[34][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[2][2]~q  ) ) )

	.dataa(!\datamem|mem[2][2]~q ),
	.datab(!\datamem|mem[34][2]~q ),
	.datac(!\datamem|mem[18][2]~q ),
	.datad(!\datamem|mem[50][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~3 .extended_lut = "off";
defparam \datamem|Mux61~3 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~7 (
// Equation(s):
// \datamem|Mux61~7_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~5_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~4_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~3_combout  ) ) )

	.dataa(!\datamem|Mux61~3_combout ),
	.datab(!\datamem|Mux61~4_combout ),
	.datac(!\datamem|Mux61~5_combout ),
	.datad(!\datamem|Mux61~6_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~7 .extended_lut = "off";
defparam \datamem|Mux61~7 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux21~0 (
// Equation(s):
// \datamem|Mux21~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~17_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux61~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux61~7_combout  ) ) )

	.dataa(!\datamem|Mux61~7_combout ),
	.datab(!\datamem|Mux61~19_combout ),
	.datac(!\datamem|Mux61~17_combout ),
	.datad(!\datamem|Mux61~21_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux21~0 .extended_lut = "off";
defparam \datamem|Mux21~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[18] (
// Equation(s):
// \datamem|read_data [18] = ( \datamem|read_data [18] & ( \i3|Memread~q  & ( \datamem|Mux21~0_combout  ) ) ) # ( !\datamem|read_data [18] & ( \i3|Memread~q  & ( \datamem|Mux21~0_combout  ) ) ) # ( \datamem|read_data [18] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux21~0_combout ),
	.datae(!\datamem|read_data [18]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[18] .extended_lut = "off";
defparam \datamem|read_data[18] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[18] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[18] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[18] .is_wysiwyg = "true";
defparam \i4|readdata[18] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[18] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[18] .is_wysiwyg = "true";
defparam \i4|result_alu_out[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[18]~18 (
// Equation(s):
// \mux3|Y[18]~18_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [18]))) # (\i4|Memtoreg~q  & (\i4|readdata [18]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [18]),
	.datac(!\i4|result_alu_out [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[18]~18 .extended_lut = "off";
defparam \mux3|Y[18]~18 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[18]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux45~0 (
// Equation(s):
// \m2|Mux45~0_combout  = ( \i3|result_out_alu [18] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[18]~18_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [18])))) ) ) # ( !\i3|result_out_alu [18] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[18]~18_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [18])))) ) )

	.dataa(!\mux3|Y[18]~18_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [18]),
	.datae(!\i3|result_out_alu [18]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux45~0 .extended_lut = "off";
defparam \m2|Mux45~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux45~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[18] (
	.clk(\clk~input_o ),
	.d(\m2|Mux45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[18] .is_wysiwyg = "true";
defparam \i3|writedata_out[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[3][5]~231 (
// Equation(s):
// \datamem|mem[3][5]~231_combout  = (!\datamem|Decoder1~30_combout  & !\datamem|Decoder2~46_combout )

	.dataa(!\datamem|Decoder1~30_combout ),
	.datab(!\datamem|Decoder2~46_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[3][5]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[3][5]~231 .extended_lut = "off";
defparam \datamem|mem[3][5]~231 .lut_mask = 64'h8888888888888888;
defparam \datamem|mem[3][5]~231 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~519 (
// Equation(s):
// \datamem|mem~519_combout  = ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[7][3]~230_combout ),
	.dataf(!\datamem|mem[3][5]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~519_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~519 .extended_lut = "off";
defparam \datamem|mem~519 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~519 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[3][7]~1222 (
// Equation(s):
// \datamem|mem[3][7]~1222_combout  = ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & (!\i3|result_out_alu [4] & !\i3|result_out_alu [5]))) ) )

	.dataa(!\i3|result_out_alu [2]),
	.datab(!\i3|result_out_alu [3]),
	.datac(!\i3|result_out_alu [4]),
	.datad(!\i3|result_out_alu [5]),
	.datae(!\i3|Memwrite~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[3][7]~1222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[3][7]~1222 .extended_lut = "off";
defparam \datamem|mem[3][7]~1222 .lut_mask = 64'h0000800000008000;
defparam \datamem|mem[3][7]~1222 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[3][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~519_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[3][7]~1222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[3][2] .is_wysiwyg = "true";
defparam \datamem|mem[3][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~13 (
// Equation(s):
// \datamem|Mux61~13_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[51][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[19][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[35][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[3][2]~q  ) ) )

	.dataa(!\datamem|mem[3][2]~q ),
	.datab(!\datamem|mem[35][2]~q ),
	.datac(!\datamem|mem[19][2]~q ),
	.datad(!\datamem|mem[51][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~13 .extended_lut = "off";
defparam \datamem|Mux61~13 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~17 (
// Equation(s):
// \datamem|Mux61~17_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~15_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~14_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~13_combout  ) ) )

	.dataa(!\datamem|Mux61~13_combout ),
	.datab(!\datamem|Mux61~14_combout ),
	.datac(!\datamem|Mux61~15_combout ),
	.datad(!\datamem|Mux61~16_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~17 .extended_lut = "off";
defparam \datamem|Mux61~17 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux29~0 (
// Equation(s):
// \datamem|Mux29~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~19_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux61~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux61~17_combout  ) ) )

	.dataa(!\datamem|Mux61~17_combout ),
	.datab(!\datamem|Mux61~21_combout ),
	.datac(!\datamem|Mux61~19_combout ),
	.datad(!\datamem|Mux61~23_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux29~0 .extended_lut = "off";
defparam \datamem|Mux29~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[26] (
// Equation(s):
// \datamem|read_data [26] = ( \datamem|read_data [26] & ( \i3|Memread~q  & ( \datamem|Mux29~0_combout  ) ) ) # ( !\datamem|read_data [26] & ( \i3|Memread~q  & ( \datamem|Mux29~0_combout  ) ) ) # ( \datamem|read_data [26] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux29~0_combout ),
	.datae(!\datamem|read_data [26]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[26] .extended_lut = "off";
defparam \datamem|read_data[26] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[26] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[26] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[26] .is_wysiwyg = "true";
defparam \i4|readdata[26] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[26] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[26] .is_wysiwyg = "true";
defparam \i4|result_alu_out[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[26]~26 (
// Equation(s):
// \mux3|Y[26]~26_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [26]))) # (\i4|Memtoreg~q  & (\i4|readdata [26]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [26]),
	.datac(!\i4|result_alu_out [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[26]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[26]~26 .extended_lut = "off";
defparam \mux3|Y[26]~26 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[26]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux37~0 (
// Equation(s):
// \m2|Mux37~0_combout  = ( \i3|result_out_alu [26] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[26]~26_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [26])))) ) ) # ( !\i3|result_out_alu [26] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[26]~26_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [26])))) ) )

	.dataa(!\mux3|Y[26]~26_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [26]),
	.datae(!\i3|result_out_alu [26]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux37~0 .extended_lut = "off";
defparam \m2|Mux37~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux37~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[26] (
	.clk(\clk~input_o ),
	.d(\m2|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[26] .is_wysiwyg = "true";
defparam \i3|writedata_out[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~489 (
// Equation(s):
// \datamem|mem~489_combout  = ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[33][3]~170_combout ),
	.dataf(!\datamem|mem[33][3]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~489_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~489 .extended_lut = "off";
defparam \datamem|mem~489 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~489 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~490 (
// Equation(s):
// \datamem|mem~490_combout  = ( \datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [34] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem~489_combout  ) ) ) # ( 
// \datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [42] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [50] ) ) )

	.dataa(!\datamem|mem~489_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[33][3]~1251_combout ),
	.dataf(!\datamem|mem[33][3]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~490 .extended_lut = "off";
defparam \datamem|mem~490 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~490 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[33][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~490_combout ),
	.asdata(\i3|writedata_out [58]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~34_combout ),
	.ena(\datamem|mem[33][7]~1250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[33][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[33][2] .is_wysiwyg = "true";
defparam \datamem|mem[33][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~8 (
// Equation(s):
// \datamem|Mux61~8_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[49][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[17][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[33][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[1][2]~q  ) ) )

	.dataa(!\datamem|mem[1][2]~q ),
	.datab(!\datamem|mem[33][2]~q ),
	.datac(!\datamem|mem[17][2]~q ),
	.datad(!\datamem|mem[49][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~8 .extended_lut = "off";
defparam \datamem|Mux61~8 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~12 (
// Equation(s):
// \datamem|Mux61~12_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~10_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~9_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~8_combout  ) ) )

	.dataa(!\datamem|Mux61~8_combout ),
	.datab(!\datamem|Mux61~9_combout ),
	.datac(!\datamem|Mux61~10_combout ),
	.datad(!\datamem|Mux61~11_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~12 .extended_lut = "off";
defparam \datamem|Mux61~12 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux13~0 (
// Equation(s):
// \datamem|Mux13~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~7_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux61~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux61~12_combout  ) ) )

	.dataa(!\datamem|Mux61~12_combout ),
	.datab(!\datamem|Mux61~17_combout ),
	.datac(!\datamem|Mux61~7_combout ),
	.datad(!\datamem|Mux61~19_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux13~0 .extended_lut = "off";
defparam \datamem|Mux13~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[10] (
// Equation(s):
// \datamem|read_data [10] = ( \datamem|read_data [10] & ( \i3|Memread~q  & ( \datamem|Mux13~0_combout  ) ) ) # ( !\datamem|read_data [10] & ( \i3|Memread~q  & ( \datamem|Mux13~0_combout  ) ) ) # ( \datamem|read_data [10] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux13~0_combout ),
	.datae(!\datamem|read_data [10]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[10] .extended_lut = "off";
defparam \datamem|read_data[10] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[10] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[10] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[10] .is_wysiwyg = "true";
defparam \i4|readdata[10] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[10] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[10] .is_wysiwyg = "true";
defparam \i4|result_alu_out[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[10]~10 (
// Equation(s):
// \mux3|Y[10]~10_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [10]))) # (\i4|Memtoreg~q  & (\i4|readdata [10]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [10]),
	.datac(!\i4|result_alu_out [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[10]~10 .extended_lut = "off";
defparam \mux3|Y[10]~10 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[10]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a53 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[10]~10_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_first_bit_number = 53;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_first_bit_number = 53;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[10] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a53~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[10] .is_wysiwyg = "true";
defparam \i2|readdata2[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux53~0 (
// Equation(s):
// \m2|Mux53~0_combout  = ( \i3|result_out_alu [10] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[10]~10_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [10])))) ) ) # ( !\i3|result_out_alu [10] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[10]~10_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [10])))) ) )

	.dataa(!\mux3|Y[10]~10_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [10]),
	.datae(!\i3|result_out_alu [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux53~0 .extended_lut = "off";
defparam \m2|Mux53~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux53~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[10] (
	.clk(\clk~input_o ),
	.d(\m2|Mux53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[10] .is_wysiwyg = "true";
defparam \i3|writedata_out[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~443 (
// Equation(s):
// \datamem|mem~443_combout  = ( \datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[8][6]~53_combout ),
	.dataf(!\datamem|mem[4][4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~443 .extended_lut = "off";
defparam \datamem|mem~443 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~443 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[4][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~443_combout ),
	.asdata(\i3|writedata_out [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder4~7_combout ),
	.ena(\datamem|mem[4][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[4][2] .is_wysiwyg = "true";
defparam \datamem|mem[4][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~1 (
// Equation(s):
// \datamem|Mux61~1_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[52][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[20][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[36][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[4][2]~q  ) ) )

	.dataa(!\datamem|mem[4][2]~q ),
	.datab(!\datamem|mem[36][2]~q ),
	.datac(!\datamem|mem[20][2]~q ),
	.datad(!\datamem|mem[52][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~1 .extended_lut = "off";
defparam \datamem|Mux61~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~19 (
// Equation(s):
// \datamem|Mux61~19_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~0_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~1_combout  ) ) )

	.dataa(!\datamem|Mux61~1_combout ),
	.datab(!\datamem|Mux61~2_combout ),
	.datac(!\datamem|Mux61~0_combout ),
	.datad(!\datamem|Mux61~18_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~19 .extended_lut = "off";
defparam \datamem|Mux61~19 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux37~0 (
// Equation(s):
// \datamem|Mux37~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~21_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux61~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux61~19_combout  ) ) )

	.dataa(!\datamem|Mux61~19_combout ),
	.datab(!\datamem|Mux61~23_combout ),
	.datac(!\datamem|Mux61~21_combout ),
	.datad(!\datamem|Mux61~25_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux37~0 .extended_lut = "off";
defparam \datamem|Mux37~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux37~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[34] (
// Equation(s):
// \datamem|read_data [34] = ( \datamem|read_data [34] & ( \i3|Memread~q  & ( \datamem|Mux37~0_combout  ) ) ) # ( !\datamem|read_data [34] & ( \i3|Memread~q  & ( \datamem|Mux37~0_combout  ) ) ) # ( \datamem|read_data [34] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux37~0_combout ),
	.datae(!\datamem|read_data [34]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [34]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[34] .extended_lut = "off";
defparam \datamem|read_data[34] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[34] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[34] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[34] .is_wysiwyg = "true";
defparam \i4|readdata[34] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[34] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[34] .is_wysiwyg = "true";
defparam \i4|result_alu_out[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[34]~34 (
// Equation(s):
// \mux3|Y[34]~34_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [34]))) # (\i4|Memtoreg~q  & (\i4|readdata [34]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [34]),
	.datac(!\i4|result_alu_out [34]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[34]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[34]~34 .extended_lut = "off";
defparam \mux3|Y[34]~34 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[34]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[34]~34_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[34] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[34] .is_wysiwyg = "true";
defparam \i2|readdata1[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux29~0 (
// Equation(s):
// \m1|Mux29~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [34]))) # (\m1|Mux40~5_combout  & (\mux3|Y[34]~34_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [34])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [34]))) ) )

	.dataa(!\mux3|Y[34]~34_combout ),
	.datab(!\i2|readdata1 [34]),
	.datac(!\i3|result_out_alu [34]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux29~0 .extended_lut = "off";
defparam \m1|Mux29~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux29~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~149 (
// Equation(s):
// \alu|Add0~149_sumout  = SUM(( \m1|Mux28~0_combout  ) + ( !\mux1|Y[35]~22_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~154  ))
// \alu|Add0~150  = CARRY(( \m1|Mux28~0_combout  ) + ( !\mux1|Y[35]~22_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~154  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[35]~22_combout ),
	.datag(gnd),
	.cin(\alu|Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~149_sumout ),
	.cout(\alu|Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~149 .extended_lut = "off";
defparam \alu|Add0~149 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~149 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~37 (
// Equation(s):
// \i3|result_out_alu~37_combout  = ( \alu|Add0~149_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[35]~22_combout  & \m1|Mux28~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux28~0_combout )) # 
// (\mux1|Y[35]~22_combout ))) ) ) # ( !\alu|Add0~149_sumout  & ( (!\mux1|Y[35]~22_combout  & (\m1|Mux28~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[35]~22_combout  & (((\m1|Mux28~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[35]~22_combout ),
	.datab(!\m1|Mux28~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~149_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~37 .extended_lut = "off";
defparam \i3|result_out_alu~37 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~37 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[35] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[35] .is_wysiwyg = "true";
defparam \i3|result_out_alu[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux28~0 (
// Equation(s):
// \m2|Mux28~0_combout  = ( \i3|result_out_alu [35] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[35]~35_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [35])))) ) ) # ( !\i3|result_out_alu [35] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[35]~35_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [35])))) ) )

	.dataa(!\mux3|Y[35]~35_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [35]),
	.datae(!\i3|result_out_alu [35]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux28~0 .extended_lut = "off";
defparam \m2|Mux28~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux28~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[35] (
	.clk(\clk~input_o ),
	.d(\m2|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[35] .is_wysiwyg = "true";
defparam \i3|writedata_out[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~589 (
// Equation(s):
// \datamem|mem~589_combout  = ( \datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem~588_combout  ) ) ) # ( 
// \datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~588_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[34][0]~1281_combout ),
	.dataf(!\datamem|mem[34][0]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~589_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~589 .extended_lut = "off";
defparam \datamem|mem~589 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~589 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[34][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~589_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~1_combout ),
	.ena(\datamem|mem[34][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[34][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[34][3] .is_wysiwyg = "true";
defparam \datamem|mem[34][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~3 (
// Equation(s):
// \datamem|Mux60~3_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[50][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[18][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[34][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[2][3]~q  ) ) )

	.dataa(!\datamem|mem[2][3]~q ),
	.datab(!\datamem|mem[34][3]~q ),
	.datac(!\datamem|mem[18][3]~q ),
	.datad(!\datamem|mem[50][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~3 .extended_lut = "off";
defparam \datamem|Mux60~3 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~7 (
// Equation(s):
// \datamem|Mux60~7_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~5_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~4_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~3_combout  ) ) )

	.dataa(!\datamem|Mux60~3_combout ),
	.datab(!\datamem|Mux60~4_combout ),
	.datac(!\datamem|Mux60~5_combout ),
	.datad(!\datamem|Mux60~6_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~7 .extended_lut = "off";
defparam \datamem|Mux60~7 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux20~0 (
// Equation(s):
// \datamem|Mux20~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~17_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux60~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux60~7_combout  ) ) )

	.dataa(!\datamem|Mux60~7_combout ),
	.datab(!\datamem|Mux60~19_combout ),
	.datac(!\datamem|Mux60~17_combout ),
	.datad(!\datamem|Mux60~21_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux20~0 .extended_lut = "off";
defparam \datamem|Mux20~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux20~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[19] (
// Equation(s):
// \datamem|read_data [19] = ( \datamem|read_data [19] & ( \i3|Memread~q  & ( \datamem|Mux20~0_combout  ) ) ) # ( !\datamem|read_data [19] & ( \i3|Memread~q  & ( \datamem|Mux20~0_combout  ) ) ) # ( \datamem|read_data [19] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux20~0_combout ),
	.datae(!\datamem|read_data [19]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[19] .extended_lut = "off";
defparam \datamem|read_data[19] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[19] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[19] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[19] .is_wysiwyg = "true";
defparam \i4|readdata[19] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[19] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[19] .is_wysiwyg = "true";
defparam \i4|result_alu_out[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[19]~19 (
// Equation(s):
// \mux3|Y[19]~19_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [19]))) # (\i4|Memtoreg~q  & (\i4|readdata [19]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [19]),
	.datac(!\i4|result_alu_out [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[19]~19 .extended_lut = "off";
defparam \mux3|Y[19]~19 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[19]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux44~0 (
// Equation(s):
// \m2|Mux44~0_combout  = ( \i3|result_out_alu [19] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[19]~19_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [19])))) ) ) # ( !\i3|result_out_alu [19] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[19]~19_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [19])))) ) )

	.dataa(!\mux3|Y[19]~19_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [19]),
	.datae(!\i3|result_out_alu [19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux44~0 .extended_lut = "off";
defparam \m2|Mux44~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux44~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[19] (
	.clk(\clk~input_o ),
	.d(\m2|Mux44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[19] .is_wysiwyg = "true";
defparam \i3|writedata_out[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~648 (
// Equation(s):
// \datamem|mem~648_combout  = ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[7][3]~230_combout ),
	.dataf(!\datamem|mem[3][5]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~648 .extended_lut = "off";
defparam \datamem|mem~648 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~648 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[3][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~648_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[3][7]~1222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[3][3] .is_wysiwyg = "true";
defparam \datamem|mem[3][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~649 (
// Equation(s):
// \datamem|mem~649_combout  = ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[39][5]~233_combout ),
	.dataf(!\datamem|mem[35][7]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~649_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~649 .extended_lut = "off";
defparam \datamem|mem~649 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~649 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~650 (
// Equation(s):
// \datamem|mem~650_combout  = ( \datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem~649_combout  ) ) ) # ( 
// \datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~649_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[35][7]~1221_combout ),
	.dataf(!\datamem|mem[31][0]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~650_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~650 .extended_lut = "off";
defparam \datamem|mem~650 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~650 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[35][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~650_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~33_combout ),
	.ena(\datamem|mem[35][7]~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[35][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[35][3] .is_wysiwyg = "true";
defparam \datamem|mem[35][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~651 (
// Equation(s):
// \datamem|mem~651_combout  = ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[23][5]~239_combout ),
	.dataf(!\datamem|mem[19][2]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~651 .extended_lut = "off";
defparam \datamem|mem~651 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~651 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~652 (
// Equation(s):
// \datamem|mem~652_combout  = ( \datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem~651_combout  ) ) ) # ( 
// \datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~651_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[19][2]~1219_combout ),
	.dataf(!\datamem|mem[15][3]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~652 .extended_lut = "off";
defparam \datamem|mem~652 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~652 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[19][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~652_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~37_combout ),
	.ena(\datamem|mem[19][7]~1218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[19][3] .is_wysiwyg = "true";
defparam \datamem|mem[19][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~653 (
// Equation(s):
// \datamem|mem~653_combout  = ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[55][0]~245_combout ),
	.dataf(!\datamem|mem[51][1]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~653_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~653 .extended_lut = "off";
defparam \datamem|mem~653 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~653 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~654 (
// Equation(s):
// \datamem|mem~654_combout  = ( \datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem~653_combout  ) ) ) # ( 
// \datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~653_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[51][1]~1217_combout ),
	.dataf(!\datamem|mem[47][1]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~654_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~654 .extended_lut = "off";
defparam \datamem|mem~654 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~654 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[51][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~654_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~41_combout ),
	.ena(\datamem|mem[51][7]~1216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[51][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[51][3] .is_wysiwyg = "true";
defparam \datamem|mem[51][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~13 (
// Equation(s):
// \datamem|Mux60~13_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[51][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[19][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[35][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[3][3]~q  ) ) )

	.dataa(!\datamem|mem[3][3]~q ),
	.datab(!\datamem|mem[35][3]~q ),
	.datac(!\datamem|mem[19][3]~q ),
	.datad(!\datamem|mem[51][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~13 .extended_lut = "off";
defparam \datamem|Mux60~13 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~655 (
// Equation(s):
// \datamem|mem~655_combout  = ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[15][3]~251_combout ),
	.dataf(!\datamem|mem[11][3]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~655 .extended_lut = "off";
defparam \datamem|mem~655 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~655 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~656 (
// Equation(s):
// \datamem|mem~656_combout  = ( \datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem~655_combout  ) ) ) # ( 
// \datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~655_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[11][3]~1215_combout ),
	.dataf(!\datamem|mem[7][3]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~656 .extended_lut = "off";
defparam \datamem|mem~656 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~656 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[11][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~656_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~45_combout ),
	.ena(\datamem|mem[11][7]~1214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[11][3] .is_wysiwyg = "true";
defparam \datamem|mem[11][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~657 (
// Equation(s):
// \datamem|mem~657_combout  = ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[47][1]~257_combout ),
	.dataf(!\datamem|mem[43][1]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~657_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~657 .extended_lut = "off";
defparam \datamem|mem~657 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~657 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~658 (
// Equation(s):
// \datamem|mem~658_combout  = ( \datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem~657_combout  ) ) ) # ( 
// \datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~657_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[43][1]~1213_combout ),
	.dataf(!\datamem|mem[39][5]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~658_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~658 .extended_lut = "off";
defparam \datamem|mem~658 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~658 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[43][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~658_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~49_combout ),
	.ena(\datamem|mem[43][7]~1212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[43][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[43][3] .is_wysiwyg = "true";
defparam \datamem|mem[43][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~659 (
// Equation(s):
// \datamem|mem~659_combout  = ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[31][0]~263_combout ),
	.dataf(!\datamem|mem[27][3]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~659 .extended_lut = "off";
defparam \datamem|mem~659 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~659 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~660 (
// Equation(s):
// \datamem|mem~660_combout  = ( \datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem~659_combout  ) ) ) # ( 
// \datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~659_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[27][3]~1211_combout ),
	.dataf(!\datamem|mem[23][5]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~660 .extended_lut = "off";
defparam \datamem|mem~660 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~660 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[27][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~660_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~53_combout ),
	.ena(\datamem|mem[27][7]~1210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[27][3] .is_wysiwyg = "true";
defparam \datamem|mem[27][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~661 (
// Equation(s):
// \datamem|mem~661_combout  = ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[63][5]~269_combout ),
	.dataf(!\datamem|mem[59][6]~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~661_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~661 .extended_lut = "off";
defparam \datamem|mem~661 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~661 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~662 (
// Equation(s):
// \datamem|mem~662_combout  = ( \datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem~661_combout  ) ) ) # ( 
// \datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~661_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[59][6]~1209_combout ),
	.dataf(!\datamem|mem[55][0]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~662_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~662 .extended_lut = "off";
defparam \datamem|mem~662 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~662 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[59][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~662_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~57_combout ),
	.ena(\datamem|mem[59][7]~1208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[59][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[59][3] .is_wysiwyg = "true";
defparam \datamem|mem[59][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~14 (
// Equation(s):
// \datamem|Mux60~14_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[59][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[27][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[43][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[11][3]~q  ) ) )

	.dataa(!\datamem|mem[11][3]~q ),
	.datab(!\datamem|mem[43][3]~q ),
	.datac(!\datamem|mem[27][3]~q ),
	.datad(!\datamem|mem[59][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~14 .extended_lut = "off";
defparam \datamem|Mux60~14 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~671 (
// Equation(s):
// \datamem|mem~671_combout  = ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[15][3]~242_combout ),
	.dataf(!\datamem|mem[15][3]~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~671_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~671 .extended_lut = "off";
defparam \datamem|mem~671 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~671 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~672 (
// Equation(s):
// \datamem|mem~672_combout  = ( \datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem~671_combout  ) ) ) # ( 
// \datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~671_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[15][3]~1199_combout ),
	.dataf(!\datamem|mem[15][3]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~672 .extended_lut = "off";
defparam \datamem|mem~672 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~672 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[15][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~672_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~43_combout ),
	.ena(\datamem|mem[15][7]~1198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[15][3] .is_wysiwyg = "true";
defparam \datamem|mem[15][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~673 (
// Equation(s):
// \datamem|mem~673_combout  = ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[47][1]~248_combout ),
	.dataf(!\datamem|mem[47][1]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~673 .extended_lut = "off";
defparam \datamem|mem~673 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~673 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~674 (
// Equation(s):
// \datamem|mem~674_combout  = ( \datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem~673_combout  ) ) ) # ( 
// \datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~673_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[47][1]~1197_combout ),
	.dataf(!\datamem|mem[47][1]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~674_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~674 .extended_lut = "off";
defparam \datamem|mem~674 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~674 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[47][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~674_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~47_combout ),
	.ena(\datamem|mem[47][7]~1196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[47][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[47][3] .is_wysiwyg = "true";
defparam \datamem|mem[47][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~675 (
// Equation(s):
// \datamem|mem~675_combout  = ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[31][0]~236_combout ),
	.dataf(!\datamem|mem[31][0]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~675_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~675 .extended_lut = "off";
defparam \datamem|mem~675 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~675 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~676 (
// Equation(s):
// \datamem|mem~676_combout  = ( \datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem~675_combout  ) ) ) # ( 
// \datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~675_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[31][0]~1195_combout ),
	.dataf(!\datamem|mem[31][0]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~676 .extended_lut = "off";
defparam \datamem|mem~676 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~676 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[31][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~676_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~51_combout ),
	.ena(\datamem|mem[31][7]~1194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[31][3] .is_wysiwyg = "true";
defparam \datamem|mem[31][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~677 (
// Equation(s):
// \datamem|mem~677_combout  = ( \datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [11] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [3] ) ) ) # ( 
// \datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [19] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [27] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[63][5]~1193_combout ),
	.dataf(!\datamem|mem[63][5]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~677 .extended_lut = "off";
defparam \datamem|mem~677 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~677 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~678 (
// Equation(s):
// \datamem|mem~678_combout  = ( \datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem~677_combout  ) ) ) # ( 
// \datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~677_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[63][5]~1192_combout ),
	.dataf(!\datamem|mem[63][5]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~678_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~678 .extended_lut = "off";
defparam \datamem|mem~678 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~678 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[63][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~678_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~55_combout ),
	.ena(\datamem|mem[63][7]~1191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[63][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[63][3] .is_wysiwyg = "true";
defparam \datamem|mem[63][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~16 (
// Equation(s):
// \datamem|Mux60~16_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[63][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[31][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[47][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[15][3]~q  ) ) )

	.dataa(!\datamem|mem[15][3]~q ),
	.datab(!\datamem|mem[47][3]~q ),
	.datac(!\datamem|mem[31][3]~q ),
	.datad(!\datamem|mem[63][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~16 .extended_lut = "off";
defparam \datamem|Mux60~16 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~17 (
// Equation(s):
// \datamem|Mux60~17_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~15_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~14_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~13_combout  ) ) )

	.dataa(!\datamem|Mux60~13_combout ),
	.datab(!\datamem|Mux60~14_combout ),
	.datac(!\datamem|Mux60~15_combout ),
	.datad(!\datamem|Mux60~16_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~17 .extended_lut = "off";
defparam \datamem|Mux60~17 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux28~0 (
// Equation(s):
// \datamem|Mux28~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~19_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux60~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux60~17_combout  ) ) )

	.dataa(!\datamem|Mux60~17_combout ),
	.datab(!\datamem|Mux60~21_combout ),
	.datac(!\datamem|Mux60~19_combout ),
	.datad(!\datamem|Mux60~23_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux28~0 .extended_lut = "off";
defparam \datamem|Mux28~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[27] (
// Equation(s):
// \datamem|read_data [27] = ( \datamem|read_data [27] & ( \i3|Memread~q  & ( \datamem|Mux28~0_combout  ) ) ) # ( !\datamem|read_data [27] & ( \i3|Memread~q  & ( \datamem|Mux28~0_combout  ) ) ) # ( \datamem|read_data [27] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux28~0_combout ),
	.datae(!\datamem|read_data [27]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[27] .extended_lut = "off";
defparam \datamem|read_data[27] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[27] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[27] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[27] .is_wysiwyg = "true";
defparam \i4|readdata[27] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[27] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[27] .is_wysiwyg = "true";
defparam \i4|result_alu_out[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[27]~27 (
// Equation(s):
// \mux3|Y[27]~27_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [27]))) # (\i4|Memtoreg~q  & (\i4|readdata [27]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [27]),
	.datac(!\i4|result_alu_out [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[27]~27 .extended_lut = "off";
defparam \mux3|Y[27]~27 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[27]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux36~0 (
// Equation(s):
// \m2|Mux36~0_combout  = ( \i3|result_out_alu [27] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[27]~27_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [27])))) ) ) # ( !\i3|result_out_alu [27] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[27]~27_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [27])))) ) )

	.dataa(!\mux3|Y[27]~27_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [27]),
	.datae(!\i3|result_out_alu [27]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux36~0 .extended_lut = "off";
defparam \m2|Mux36~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux36~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[27] (
	.clk(\clk~input_o ),
	.d(\m2|Mux36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[27] .is_wysiwyg = "true";
defparam \i3|writedata_out[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~572 (
// Equation(s):
// \datamem|mem~572_combout  = ( \datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[8][6]~53_combout ),
	.dataf(!\datamem|mem[4][4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~572 .extended_lut = "off";
defparam \datamem|mem~572 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~572 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[4][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~572_combout ),
	.asdata(\i3|writedata_out [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder4~7_combout ),
	.ena(\datamem|mem[4][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[4][3] .is_wysiwyg = "true";
defparam \datamem|mem[4][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~1 (
// Equation(s):
// \datamem|Mux60~1_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[52][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[20][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[36][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[4][3]~q  ) ) )

	.dataa(!\datamem|mem[4][3]~q ),
	.datab(!\datamem|mem[36][3]~q ),
	.datac(!\datamem|mem[20][3]~q ),
	.datad(!\datamem|mem[52][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~1 .extended_lut = "off";
defparam \datamem|Mux60~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~19 (
// Equation(s):
// \datamem|Mux60~19_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~0_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~1_combout  ) ) )

	.dataa(!\datamem|Mux60~1_combout ),
	.datab(!\datamem|Mux60~2_combout ),
	.datac(!\datamem|Mux60~0_combout ),
	.datad(!\datamem|Mux60~18_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~19 .extended_lut = "off";
defparam \datamem|Mux60~19 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux36~0 (
// Equation(s):
// \datamem|Mux36~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~21_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux60~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux60~19_combout  ) ) )

	.dataa(!\datamem|Mux60~19_combout ),
	.datab(!\datamem|Mux60~23_combout ),
	.datac(!\datamem|Mux60~21_combout ),
	.datad(!\datamem|Mux60~25_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux36~0 .extended_lut = "off";
defparam \datamem|Mux36~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux36~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[35] (
// Equation(s):
// \datamem|read_data [35] = ( \datamem|read_data [35] & ( \i3|Memread~q  & ( \datamem|Mux36~0_combout  ) ) ) # ( !\datamem|read_data [35] & ( \i3|Memread~q  & ( \datamem|Mux36~0_combout  ) ) ) # ( \datamem|read_data [35] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux36~0_combout ),
	.datae(!\datamem|read_data [35]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [35]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[35] .extended_lut = "off";
defparam \datamem|read_data[35] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[35] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[35] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[35] .is_wysiwyg = "true";
defparam \i4|readdata[35] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[35] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[35] .is_wysiwyg = "true";
defparam \i4|result_alu_out[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[35]~35 (
// Equation(s):
// \mux3|Y[35]~35_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [35]))) # (\i4|Memtoreg~q  & (\i4|readdata [35]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [35]),
	.datac(!\i4|result_alu_out [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[35]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[35]~35 .extended_lut = "off";
defparam \mux3|Y[35]~35 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[35]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[35]~35_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[35] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[35] .is_wysiwyg = "true";
defparam \i2|readdata1[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux28~0 (
// Equation(s):
// \m1|Mux28~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [35]))) # (\m1|Mux40~5_combout  & (\mux3|Y[35]~35_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [35])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [35]))) ) )

	.dataa(!\mux3|Y[35]~35_combout ),
	.datab(!\i2|readdata1 [35]),
	.datac(!\i3|result_out_alu [35]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux28~0 .extended_lut = "off";
defparam \m1|Mux28~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux28~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~173 (
// Equation(s):
// \alu|Add0~173_sumout  = SUM(( \m1|Mux27~0_combout  ) + ( !\mux1|Y[36]~19_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~150  ))
// \alu|Add0~174  = CARRY(( \m1|Mux27~0_combout  ) + ( !\mux1|Y[36]~19_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~150  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[36]~19_combout ),
	.datag(gnd),
	.cin(\alu|Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~173_sumout ),
	.cout(\alu|Add0~174 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~173 .extended_lut = "off";
defparam \alu|Add0~173 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~173 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~43 (
// Equation(s):
// \i3|result_out_alu~43_combout  = ( \alu|Add0~173_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[36]~19_combout  & \m1|Mux27~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux27~0_combout )) # 
// (\mux1|Y[36]~19_combout ))) ) ) # ( !\alu|Add0~173_sumout  & ( (!\mux1|Y[36]~19_combout  & (\m1|Mux27~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[36]~19_combout  & (((\m1|Mux27~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[36]~19_combout ),
	.datab(!\m1|Mux27~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~173_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~43 .extended_lut = "off";
defparam \i3|result_out_alu~43 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~43 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[36] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[36] .is_wysiwyg = "true";
defparam \i3|result_out_alu[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux27~0 (
// Equation(s):
// \m2|Mux27~0_combout  = ( \i3|result_out_alu [36] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[36]~36_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [36])))) ) ) # ( !\i3|result_out_alu [36] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[36]~36_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [36])))) ) )

	.dataa(!\mux3|Y[36]~36_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [36]),
	.datae(!\i3|result_out_alu [36]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux27~0 .extended_lut = "off";
defparam \m2|Mux27~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux27~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[36] (
	.clk(\clk~input_o ),
	.d(\m2|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[36] .is_wysiwyg = "true";
defparam \i3|writedata_out[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~717 (
// Equation(s):
// \datamem|mem~717_combout  = ( \datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem~716_combout  ) ) ) # ( 
// \datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~716_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[34][0]~1281_combout ),
	.dataf(!\datamem|mem[34][0]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~717_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~717 .extended_lut = "off";
defparam \datamem|mem~717 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~717 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[34][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~717_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~1_combout ),
	.ena(\datamem|mem[34][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[34][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[34][4] .is_wysiwyg = "true";
defparam \datamem|mem[34][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~3 (
// Equation(s):
// \datamem|Mux59~3_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[50][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[18][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[34][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[2][4]~q  ) ) )

	.dataa(!\datamem|mem[2][4]~q ),
	.datab(!\datamem|mem[34][4]~q ),
	.datac(!\datamem|mem[18][4]~q ),
	.datad(!\datamem|mem[50][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~3 .extended_lut = "off";
defparam \datamem|Mux59~3 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~7 (
// Equation(s):
// \datamem|Mux59~7_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~5_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~4_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~3_combout  ) ) )

	.dataa(!\datamem|Mux59~3_combout ),
	.datab(!\datamem|Mux59~4_combout ),
	.datac(!\datamem|Mux59~5_combout ),
	.datad(!\datamem|Mux59~6_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~7 .extended_lut = "off";
defparam \datamem|Mux59~7 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux19~0 (
// Equation(s):
// \datamem|Mux19~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~17_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux59~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux59~7_combout  ) ) )

	.dataa(!\datamem|Mux59~7_combout ),
	.datab(!\datamem|Mux59~19_combout ),
	.datac(!\datamem|Mux59~17_combout ),
	.datad(!\datamem|Mux59~21_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux19~0 .extended_lut = "off";
defparam \datamem|Mux19~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux19~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[20] (
// Equation(s):
// \datamem|read_data [20] = ( \datamem|read_data [20] & ( \i3|Memread~q  & ( \datamem|Mux19~0_combout  ) ) ) # ( !\datamem|read_data [20] & ( \i3|Memread~q  & ( \datamem|Mux19~0_combout  ) ) ) # ( \datamem|read_data [20] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux19~0_combout ),
	.datae(!\datamem|read_data [20]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[20] .extended_lut = "off";
defparam \datamem|read_data[20] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[20] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[20] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[20] .is_wysiwyg = "true";
defparam \i4|readdata[20] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[20] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[20] .is_wysiwyg = "true";
defparam \i4|result_alu_out[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[20]~20 (
// Equation(s):
// \mux3|Y[20]~20_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [20]))) # (\i4|Memtoreg~q  & (\i4|readdata [20]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [20]),
	.datac(!\i4|result_alu_out [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[20]~20 .extended_lut = "off";
defparam \mux3|Y[20]~20 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[20]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux43~0 (
// Equation(s):
// \m2|Mux43~0_combout  = ( \i3|result_out_alu [20] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[20]~20_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [20])))) ) ) # ( !\i3|result_out_alu [20] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[20]~20_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [20])))) ) )

	.dataa(!\mux3|Y[20]~20_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [20]),
	.datae(!\i3|result_out_alu [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux43~0 .extended_lut = "off";
defparam \m2|Mux43~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux43~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[20] (
	.clk(\clk~input_o ),
	.d(\m2|Mux43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[20] .is_wysiwyg = "true";
defparam \i3|writedata_out[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~776 (
// Equation(s):
// \datamem|mem~776_combout  = ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[7][3]~230_combout ),
	.dataf(!\datamem|mem[3][5]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~776 .extended_lut = "off";
defparam \datamem|mem~776 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~776 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[3][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~776_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[3][7]~1222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[3][4] .is_wysiwyg = "true";
defparam \datamem|mem[3][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~13 (
// Equation(s):
// \datamem|Mux59~13_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[51][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[19][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[35][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[3][4]~q  ) ) )

	.dataa(!\datamem|mem[3][4]~q ),
	.datab(!\datamem|mem[35][4]~q ),
	.datac(!\datamem|mem[19][4]~q ),
	.datad(!\datamem|mem[51][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~13 .extended_lut = "off";
defparam \datamem|Mux59~13 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~17 (
// Equation(s):
// \datamem|Mux59~17_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~15_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~14_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~13_combout  ) ) )

	.dataa(!\datamem|Mux59~13_combout ),
	.datab(!\datamem|Mux59~14_combout ),
	.datac(!\datamem|Mux59~15_combout ),
	.datad(!\datamem|Mux59~16_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~17 .extended_lut = "off";
defparam \datamem|Mux59~17 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux27~0 (
// Equation(s):
// \datamem|Mux27~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~19_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux59~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux59~17_combout  ) ) )

	.dataa(!\datamem|Mux59~17_combout ),
	.datab(!\datamem|Mux59~21_combout ),
	.datac(!\datamem|Mux59~19_combout ),
	.datad(!\datamem|Mux59~23_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux27~0 .extended_lut = "off";
defparam \datamem|Mux27~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[28] (
// Equation(s):
// \datamem|read_data [28] = ( \datamem|read_data [28] & ( \i3|Memread~q  & ( \datamem|Mux27~0_combout  ) ) ) # ( !\datamem|read_data [28] & ( \i3|Memread~q  & ( \datamem|Mux27~0_combout  ) ) ) # ( \datamem|read_data [28] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux27~0_combout ),
	.datae(!\datamem|read_data [28]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[28] .extended_lut = "off";
defparam \datamem|read_data[28] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[28] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[28] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[28] .is_wysiwyg = "true";
defparam \i4|readdata[28] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[28] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[28] .is_wysiwyg = "true";
defparam \i4|result_alu_out[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[28]~28 (
// Equation(s):
// \mux3|Y[28]~28_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [28]))) # (\i4|Memtoreg~q  & (\i4|readdata [28]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [28]),
	.datac(!\i4|result_alu_out [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[28]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[28]~28 .extended_lut = "off";
defparam \mux3|Y[28]~28 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[28]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux35~0 (
// Equation(s):
// \m2|Mux35~0_combout  = ( \i3|result_out_alu [28] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[28]~28_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [28])))) ) ) # ( !\i3|result_out_alu [28] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[28]~28_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [28])))) ) )

	.dataa(!\mux3|Y[28]~28_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [28]),
	.datae(!\i3|result_out_alu [28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux35~0 .extended_lut = "off";
defparam \m2|Mux35~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux35~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[28] (
	.clk(\clk~input_o ),
	.d(\m2|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[28] .is_wysiwyg = "true";
defparam \i3|writedata_out[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~746 (
// Equation(s):
// \datamem|mem~746_combout  = ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[33][3]~170_combout ),
	.dataf(!\datamem|mem[33][3]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~746 .extended_lut = "off";
defparam \datamem|mem~746 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~746 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~747 (
// Equation(s):
// \datamem|mem~747_combout  = ( \datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [36] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem~746_combout  ) ) ) # ( 
// \datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [44] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [52] ) ) )

	.dataa(!\datamem|mem~746_combout ),
	.datab(!\i3|writedata_out [36]),
	.datac(!\i3|writedata_out [52]),
	.datad(!\i3|writedata_out [44]),
	.datae(!\datamem|mem[33][3]~1251_combout ),
	.dataf(!\datamem|mem[33][3]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~747_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~747 .extended_lut = "off";
defparam \datamem|mem~747 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~747 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[33][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~747_combout ),
	.asdata(\i3|writedata_out [60]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~34_combout ),
	.ena(\datamem|mem[33][7]~1250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[33][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[33][4] .is_wysiwyg = "true";
defparam \datamem|mem[33][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~8 (
// Equation(s):
// \datamem|Mux59~8_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[49][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[17][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[33][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[1][4]~q  ) ) )

	.dataa(!\datamem|mem[1][4]~q ),
	.datab(!\datamem|mem[33][4]~q ),
	.datac(!\datamem|mem[17][4]~q ),
	.datad(!\datamem|mem[49][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~8 .extended_lut = "off";
defparam \datamem|Mux59~8 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~12 (
// Equation(s):
// \datamem|Mux59~12_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~10_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~9_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~8_combout  ) ) )

	.dataa(!\datamem|Mux59~8_combout ),
	.datab(!\datamem|Mux59~9_combout ),
	.datac(!\datamem|Mux59~10_combout ),
	.datad(!\datamem|Mux59~11_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~12 .extended_lut = "off";
defparam \datamem|Mux59~12 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux11~0 (
// Equation(s):
// \datamem|Mux11~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~7_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux59~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux59~12_combout  ) ) )

	.dataa(!\datamem|Mux59~12_combout ),
	.datab(!\datamem|Mux59~17_combout ),
	.datac(!\datamem|Mux59~7_combout ),
	.datad(!\datamem|Mux59~19_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux11~0 .extended_lut = "off";
defparam \datamem|Mux11~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[12] (
// Equation(s):
// \datamem|read_data [12] = ( \datamem|read_data [12] & ( \i3|Memread~q  & ( \datamem|Mux11~0_combout  ) ) ) # ( !\datamem|read_data [12] & ( \i3|Memread~q  & ( \datamem|Mux11~0_combout  ) ) ) # ( \datamem|read_data [12] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux11~0_combout ),
	.datae(!\datamem|read_data [12]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[12] .extended_lut = "off";
defparam \datamem|read_data[12] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[12] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[12] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[12] .is_wysiwyg = "true";
defparam \i4|readdata[12] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[12] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[12] .is_wysiwyg = "true";
defparam \i4|result_alu_out[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[12]~12 (
// Equation(s):
// \mux3|Y[12]~12_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [12]))) # (\i4|Memtoreg~q  & (\i4|readdata [12]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [12]),
	.datac(!\i4|result_alu_out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[12]~12 .extended_lut = "off";
defparam \mux3|Y[12]~12 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[12]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux51~0 (
// Equation(s):
// \m2|Mux51~0_combout  = ( \i3|result_out_alu [12] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[12]~12_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [12])))) ) ) # ( !\i3|result_out_alu [12] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[12]~12_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [12])))) ) )

	.dataa(!\mux3|Y[12]~12_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [12]),
	.datae(!\i3|result_out_alu [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux51~0 .extended_lut = "off";
defparam \m2|Mux51~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux51~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[12] (
	.clk(\clk~input_o ),
	.d(\m2|Mux51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[12] .is_wysiwyg = "true";
defparam \i3|writedata_out[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~700 (
// Equation(s):
// \datamem|mem~700_combout  = ( \datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[8][6]~53_combout ),
	.dataf(!\datamem|mem[4][4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~700 .extended_lut = "off";
defparam \datamem|mem~700 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~700 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[4][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~700_combout ),
	.asdata(\i3|writedata_out [36]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder4~7_combout ),
	.ena(\datamem|mem[4][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[4][4] .is_wysiwyg = "true";
defparam \datamem|mem[4][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~1 (
// Equation(s):
// \datamem|Mux59~1_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[52][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[20][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[36][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[4][4]~q  ) ) )

	.dataa(!\datamem|mem[4][4]~q ),
	.datab(!\datamem|mem[36][4]~q ),
	.datac(!\datamem|mem[20][4]~q ),
	.datad(!\datamem|mem[52][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~1 .extended_lut = "off";
defparam \datamem|Mux59~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux59~19 (
// Equation(s):
// \datamem|Mux59~19_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~0_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux59~1_combout  ) ) )

	.dataa(!\datamem|Mux59~1_combout ),
	.datab(!\datamem|Mux59~2_combout ),
	.datac(!\datamem|Mux59~0_combout ),
	.datad(!\datamem|Mux59~18_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux59~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux59~19 .extended_lut = "off";
defparam \datamem|Mux59~19 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux59~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux35~0 (
// Equation(s):
// \datamem|Mux35~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~21_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux59~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux59~19_combout  ) ) )

	.dataa(!\datamem|Mux59~19_combout ),
	.datab(!\datamem|Mux59~23_combout ),
	.datac(!\datamem|Mux59~21_combout ),
	.datad(!\datamem|Mux59~25_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux35~0 .extended_lut = "off";
defparam \datamem|Mux35~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux35~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[36] (
// Equation(s):
// \datamem|read_data [36] = ( \datamem|read_data [36] & ( \i3|Memread~q  & ( \datamem|Mux35~0_combout  ) ) ) # ( !\datamem|read_data [36] & ( \i3|Memread~q  & ( \datamem|Mux35~0_combout  ) ) ) # ( \datamem|read_data [36] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux35~0_combout ),
	.datae(!\datamem|read_data [36]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [36]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[36] .extended_lut = "off";
defparam \datamem|read_data[36] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[36] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[36] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[36] .is_wysiwyg = "true";
defparam \i4|readdata[36] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[36] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[36] .is_wysiwyg = "true";
defparam \i4|result_alu_out[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[36]~36 (
// Equation(s):
// \mux3|Y[36]~36_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [36]))) # (\i4|Memtoreg~q  & (\i4|readdata [36]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [36]),
	.datac(!\i4|result_alu_out [36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[36]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[36]~36 .extended_lut = "off";
defparam \mux3|Y[36]~36 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[36]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[36]~36_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[36] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[36] .is_wysiwyg = "true";
defparam \i2|readdata1[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux27~0 (
// Equation(s):
// \m1|Mux27~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [36]))) # (\m1|Mux40~5_combout  & (\mux3|Y[36]~36_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [36])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [36]))) ) )

	.dataa(!\mux3|Y[36]~36_combout ),
	.datab(!\i2|readdata1 [36]),
	.datac(!\i3|result_out_alu [36]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux27~0 .extended_lut = "off";
defparam \m1|Mux27~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux27~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~197 (
// Equation(s):
// \alu|Add0~197_sumout  = SUM(( \m1|Mux26~0_combout  ) + ( !\mux1|Y[37]~51_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~174  ))
// \alu|Add0~198  = CARRY(( \m1|Mux26~0_combout  ) + ( !\mux1|Y[37]~51_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~174  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[37]~51_combout ),
	.datag(gnd),
	.cin(\alu|Add0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~197_sumout ),
	.cout(\alu|Add0~198 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~197 .extended_lut = "off";
defparam \alu|Add0~197 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~197 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~49 (
// Equation(s):
// \i3|result_out_alu~49_combout  = ( \alu|Add0~197_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[37]~51_combout  & \m1|Mux26~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux26~0_combout )) # 
// (\mux1|Y[37]~51_combout ))) ) ) # ( !\alu|Add0~197_sumout  & ( (!\mux1|Y[37]~51_combout  & (\m1|Mux26~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[37]~51_combout  & (((\m1|Mux26~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[37]~51_combout ),
	.datab(!\m1|Mux26~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~197_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~49 .extended_lut = "off";
defparam \i3|result_out_alu~49 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~49 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[37] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[37] .is_wysiwyg = "true";
defparam \i3|result_out_alu[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux26~0 (
// Equation(s):
// \m2|Mux26~0_combout  = ( \i3|result_out_alu [37] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[37]~37_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [37])))) ) ) # ( !\i3|result_out_alu [37] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[37]~37_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [37])))) ) )

	.dataa(!\mux3|Y[37]~37_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [37]),
	.datae(!\i3|result_out_alu [37]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux26~0 .extended_lut = "off";
defparam \m2|Mux26~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux26~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[37] (
	.clk(\clk~input_o ),
	.d(\m2|Mux26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[37] .is_wysiwyg = "true";
defparam \i3|writedata_out[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~845 (
// Equation(s):
// \datamem|mem~845_combout  = ( \datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem~844_combout  ) ) ) # ( 
// \datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~844_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[34][0]~1281_combout ),
	.dataf(!\datamem|mem[34][0]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~845_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~845 .extended_lut = "off";
defparam \datamem|mem~845 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~845 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[34][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~845_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~1_combout ),
	.ena(\datamem|mem[34][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[34][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[34][5] .is_wysiwyg = "true";
defparam \datamem|mem[34][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~3 (
// Equation(s):
// \datamem|Mux58~3_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[50][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[18][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[34][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[2][5]~q  ) ) )

	.dataa(!\datamem|mem[2][5]~q ),
	.datab(!\datamem|mem[34][5]~q ),
	.datac(!\datamem|mem[18][5]~q ),
	.datad(!\datamem|mem[50][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~3 .extended_lut = "off";
defparam \datamem|Mux58~3 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~7 (
// Equation(s):
// \datamem|Mux58~7_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~5_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~4_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~3_combout  ) ) )

	.dataa(!\datamem|Mux58~3_combout ),
	.datab(!\datamem|Mux58~4_combout ),
	.datac(!\datamem|Mux58~5_combout ),
	.datad(!\datamem|Mux58~6_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~7 .extended_lut = "off";
defparam \datamem|Mux58~7 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux18~0 (
// Equation(s):
// \datamem|Mux18~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~17_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux58~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux58~7_combout  ) ) )

	.dataa(!\datamem|Mux58~7_combout ),
	.datab(!\datamem|Mux58~19_combout ),
	.datac(!\datamem|Mux58~17_combout ),
	.datad(!\datamem|Mux58~21_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux18~0 .extended_lut = "off";
defparam \datamem|Mux18~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[21] (
// Equation(s):
// \datamem|read_data [21] = ( \datamem|read_data [21] & ( \i3|Memread~q  & ( \datamem|Mux18~0_combout  ) ) ) # ( !\datamem|read_data [21] & ( \i3|Memread~q  & ( \datamem|Mux18~0_combout  ) ) ) # ( \datamem|read_data [21] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux18~0_combout ),
	.datae(!\datamem|read_data [21]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[21] .extended_lut = "off";
defparam \datamem|read_data[21] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[21] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[21] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[21] .is_wysiwyg = "true";
defparam \i4|readdata[21] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[21] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[21] .is_wysiwyg = "true";
defparam \i4|result_alu_out[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[21]~21 (
// Equation(s):
// \mux3|Y[21]~21_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [21]))) # (\i4|Memtoreg~q  & (\i4|readdata [21]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [21]),
	.datac(!\i4|result_alu_out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[21]~21 .extended_lut = "off";
defparam \mux3|Y[21]~21 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[21]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux42~0 (
// Equation(s):
// \m2|Mux42~0_combout  = ( \i3|result_out_alu [21] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[21]~21_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [21])))) ) ) # ( !\i3|result_out_alu [21] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[21]~21_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [21])))) ) )

	.dataa(!\mux3|Y[21]~21_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [21]),
	.datae(!\i3|result_out_alu [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux42~0 .extended_lut = "off";
defparam \m2|Mux42~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux42~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[21] (
	.clk(\clk~input_o ),
	.d(\m2|Mux42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[21] .is_wysiwyg = "true";
defparam \i3|writedata_out[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~904 (
// Equation(s):
// \datamem|mem~904_combout  = ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[7][3]~230_combout ),
	.dataf(!\datamem|mem[3][5]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~904 .extended_lut = "off";
defparam \datamem|mem~904 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~904 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[3][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~904_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[3][7]~1222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[3][5] .is_wysiwyg = "true";
defparam \datamem|mem[3][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~13 (
// Equation(s):
// \datamem|Mux58~13_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[51][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[19][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[35][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[3][5]~q  ) ) )

	.dataa(!\datamem|mem[3][5]~q ),
	.datab(!\datamem|mem[35][5]~q ),
	.datac(!\datamem|mem[19][5]~q ),
	.datad(!\datamem|mem[51][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~13 .extended_lut = "off";
defparam \datamem|Mux58~13 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~17 (
// Equation(s):
// \datamem|Mux58~17_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~15_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~14_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~13_combout  ) ) )

	.dataa(!\datamem|Mux58~13_combout ),
	.datab(!\datamem|Mux58~14_combout ),
	.datac(!\datamem|Mux58~15_combout ),
	.datad(!\datamem|Mux58~16_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~17 .extended_lut = "off";
defparam \datamem|Mux58~17 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux26~0 (
// Equation(s):
// \datamem|Mux26~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~19_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux58~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux58~17_combout  ) ) )

	.dataa(!\datamem|Mux58~17_combout ),
	.datab(!\datamem|Mux58~21_combout ),
	.datac(!\datamem|Mux58~19_combout ),
	.datad(!\datamem|Mux58~23_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux26~0 .extended_lut = "off";
defparam \datamem|Mux26~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[29] (
// Equation(s):
// \datamem|read_data [29] = ( \datamem|read_data [29] & ( \i3|Memread~q  & ( \datamem|Mux26~0_combout  ) ) ) # ( !\datamem|read_data [29] & ( \i3|Memread~q  & ( \datamem|Mux26~0_combout  ) ) ) # ( \datamem|read_data [29] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux26~0_combout ),
	.datae(!\datamem|read_data [29]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[29] .extended_lut = "off";
defparam \datamem|read_data[29] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[29] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[29] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[29] .is_wysiwyg = "true";
defparam \i4|readdata[29] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[29] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[29] .is_wysiwyg = "true";
defparam \i4|result_alu_out[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[29]~29 (
// Equation(s):
// \mux3|Y[29]~29_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [29]))) # (\i4|Memtoreg~q  & (\i4|readdata [29]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [29]),
	.datac(!\i4|result_alu_out [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[29]~29 .extended_lut = "off";
defparam \mux3|Y[29]~29 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[29]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a34 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[29]~29_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_first_bit_number = 34;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_first_bit_number = 34;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[29] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a34~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[29] .is_wysiwyg = "true";
defparam \i2|readdata2[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux34~0 (
// Equation(s):
// \m2|Mux34~0_combout  = ( \i3|result_out_alu [29] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[29]~29_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [29])))) ) ) # ( !\i3|result_out_alu [29] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[29]~29_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [29])))) ) )

	.dataa(!\mux3|Y[29]~29_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [29]),
	.datae(!\i3|result_out_alu [29]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux34~0 .extended_lut = "off";
defparam \m2|Mux34~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux34~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[29] (
	.clk(\clk~input_o ),
	.d(\m2|Mux34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[29] .is_wysiwyg = "true";
defparam \i3|writedata_out[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~874 (
// Equation(s):
// \datamem|mem~874_combout  = ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[33][3]~170_combout ),
	.dataf(!\datamem|mem[33][3]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~874_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~874 .extended_lut = "off";
defparam \datamem|mem~874 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~874 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~875 (
// Equation(s):
// \datamem|mem~875_combout  = ( \datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [37] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem~874_combout  ) ) ) # ( 
// \datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [45] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [53] ) ) )

	.dataa(!\datamem|mem~874_combout ),
	.datab(!\i3|writedata_out [37]),
	.datac(!\i3|writedata_out [53]),
	.datad(!\i3|writedata_out [45]),
	.datae(!\datamem|mem[33][3]~1251_combout ),
	.dataf(!\datamem|mem[33][3]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~875_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~875 .extended_lut = "off";
defparam \datamem|mem~875 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~875 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[33][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~875_combout ),
	.asdata(\i3|writedata_out [61]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~34_combout ),
	.ena(\datamem|mem[33][7]~1250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[33][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[33][5] .is_wysiwyg = "true";
defparam \datamem|mem[33][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~8 (
// Equation(s):
// \datamem|Mux58~8_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[49][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[17][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[33][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[1][5]~q  ) ) )

	.dataa(!\datamem|mem[1][5]~q ),
	.datab(!\datamem|mem[33][5]~q ),
	.datac(!\datamem|mem[17][5]~q ),
	.datad(!\datamem|mem[49][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~8 .extended_lut = "off";
defparam \datamem|Mux58~8 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~12 (
// Equation(s):
// \datamem|Mux58~12_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~10_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~9_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~8_combout  ) ) )

	.dataa(!\datamem|Mux58~8_combout ),
	.datab(!\datamem|Mux58~9_combout ),
	.datac(!\datamem|Mux58~10_combout ),
	.datad(!\datamem|Mux58~11_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~12 .extended_lut = "off";
defparam \datamem|Mux58~12 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux10~0 (
// Equation(s):
// \datamem|Mux10~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~7_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux58~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux58~12_combout  ) ) )

	.dataa(!\datamem|Mux58~12_combout ),
	.datab(!\datamem|Mux58~17_combout ),
	.datac(!\datamem|Mux58~7_combout ),
	.datad(!\datamem|Mux58~19_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux10~0 .extended_lut = "off";
defparam \datamem|Mux10~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[13] (
// Equation(s):
// \datamem|read_data [13] = ( \datamem|read_data [13] & ( \i3|Memread~q  & ( \datamem|Mux10~0_combout  ) ) ) # ( !\datamem|read_data [13] & ( \i3|Memread~q  & ( \datamem|Mux10~0_combout  ) ) ) # ( \datamem|read_data [13] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux10~0_combout ),
	.datae(!\datamem|read_data [13]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[13] .extended_lut = "off";
defparam \datamem|read_data[13] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[13] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[13] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[13] .is_wysiwyg = "true";
defparam \i4|readdata[13] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[13] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[13] .is_wysiwyg = "true";
defparam \i4|result_alu_out[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[13]~13 (
// Equation(s):
// \mux3|Y[13]~13_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [13]))) # (\i4|Memtoreg~q  & (\i4|readdata [13]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [13]),
	.datac(!\i4|result_alu_out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[13]~13 .extended_lut = "off";
defparam \mux3|Y[13]~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[13]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a50 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[13]~13_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_first_bit_number = 50;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_first_bit_number = 50;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[13] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a50~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[13] .is_wysiwyg = "true";
defparam \i2|readdata2[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux50~0 (
// Equation(s):
// \m2|Mux50~0_combout  = ( \i3|result_out_alu [13] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[13]~13_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [13])))) ) ) # ( !\i3|result_out_alu [13] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[13]~13_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [13])))) ) )

	.dataa(!\mux3|Y[13]~13_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [13]),
	.datae(!\i3|result_out_alu [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux50~0 .extended_lut = "off";
defparam \m2|Mux50~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux50~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[13] (
	.clk(\clk~input_o ),
	.d(\m2|Mux50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[13] .is_wysiwyg = "true";
defparam \i3|writedata_out[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~828 (
// Equation(s):
// \datamem|mem~828_combout  = ( \datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[8][6]~53_combout ),
	.dataf(!\datamem|mem[4][4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~828_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~828 .extended_lut = "off";
defparam \datamem|mem~828 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~828 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[4][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~828_combout ),
	.asdata(\i3|writedata_out [37]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder4~7_combout ),
	.ena(\datamem|mem[4][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[4][5] .is_wysiwyg = "true";
defparam \datamem|mem[4][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~1 (
// Equation(s):
// \datamem|Mux58~1_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[52][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[20][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[36][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[4][5]~q  ) ) )

	.dataa(!\datamem|mem[4][5]~q ),
	.datab(!\datamem|mem[36][5]~q ),
	.datac(!\datamem|mem[20][5]~q ),
	.datad(!\datamem|mem[52][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~1 .extended_lut = "off";
defparam \datamem|Mux58~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux58~19 (
// Equation(s):
// \datamem|Mux58~19_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~0_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux58~1_combout  ) ) )

	.dataa(!\datamem|Mux58~1_combout ),
	.datab(!\datamem|Mux58~2_combout ),
	.datac(!\datamem|Mux58~0_combout ),
	.datad(!\datamem|Mux58~18_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux58~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux58~19 .extended_lut = "off";
defparam \datamem|Mux58~19 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux58~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux34~0 (
// Equation(s):
// \datamem|Mux34~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~21_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux58~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux58~19_combout  ) ) )

	.dataa(!\datamem|Mux58~19_combout ),
	.datab(!\datamem|Mux58~23_combout ),
	.datac(!\datamem|Mux58~21_combout ),
	.datad(!\datamem|Mux58~25_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux34~0 .extended_lut = "off";
defparam \datamem|Mux34~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux34~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[37] (
// Equation(s):
// \datamem|read_data [37] = ( \datamem|read_data [37] & ( \i3|Memread~q  & ( \datamem|Mux34~0_combout  ) ) ) # ( !\datamem|read_data [37] & ( \i3|Memread~q  & ( \datamem|Mux34~0_combout  ) ) ) # ( \datamem|read_data [37] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux34~0_combout ),
	.datae(!\datamem|read_data [37]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [37]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[37] .extended_lut = "off";
defparam \datamem|read_data[37] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[37] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[37] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[37] .is_wysiwyg = "true";
defparam \i4|readdata[37] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[37] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[37] .is_wysiwyg = "true";
defparam \i4|result_alu_out[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[37]~37 (
// Equation(s):
// \mux3|Y[37]~37_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [37]))) # (\i4|Memtoreg~q  & (\i4|readdata [37]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [37]),
	.datac(!\i4|result_alu_out [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[37]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[37]~37 .extended_lut = "off";
defparam \mux3|Y[37]~37 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[37]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[37]~37_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[37] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[37] .is_wysiwyg = "true";
defparam \i2|readdata1[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux26~0 (
// Equation(s):
// \m1|Mux26~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [37]))) # (\m1|Mux40~5_combout  & (\mux3|Y[37]~37_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [37])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [37]))) ) )

	.dataa(!\mux3|Y[37]~37_combout ),
	.datab(!\i2|readdata1 [37]),
	.datac(!\i3|result_out_alu [37]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux26~0 .extended_lut = "off";
defparam \m1|Mux26~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux26~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~189 (
// Equation(s):
// \alu|Add0~189_sumout  = SUM(( \m1|Mux25~0_combout  ) + ( !\mux1|Y[38]~20_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~198  ))
// \alu|Add0~190  = CARRY(( \m1|Mux25~0_combout  ) + ( !\mux1|Y[38]~20_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~198  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux25~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[38]~20_combout ),
	.datag(gnd),
	.cin(\alu|Add0~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~189_sumout ),
	.cout(\alu|Add0~190 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~189 .extended_lut = "off";
defparam \alu|Add0~189 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~189 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~47 (
// Equation(s):
// \i3|result_out_alu~47_combout  = ( \alu|Add0~189_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[38]~20_combout  & \m1|Mux25~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux25~0_combout )) # 
// (\mux1|Y[38]~20_combout ))) ) ) # ( !\alu|Add0~189_sumout  & ( (!\mux1|Y[38]~20_combout  & (\m1|Mux25~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[38]~20_combout  & (((\m1|Mux25~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[38]~20_combout ),
	.datab(!\m1|Mux25~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~189_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~47 .extended_lut = "off";
defparam \i3|result_out_alu~47 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~47 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[38] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[38] .is_wysiwyg = "true";
defparam \i3|result_out_alu[38] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux25~0 (
// Equation(s):
// \m2|Mux25~0_combout  = ( \i3|result_out_alu [38] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[38]~38_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [38])))) ) ) # ( !\i3|result_out_alu [38] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[38]~38_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [38])))) ) )

	.dataa(!\mux3|Y[38]~38_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [38]),
	.datae(!\i3|result_out_alu [38]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux25~0 .extended_lut = "off";
defparam \m2|Mux25~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux25~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[38] (
	.clk(\clk~input_o ),
	.d(\m2|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[38] .is_wysiwyg = "true";
defparam \i3|writedata_out[38] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~973 (
// Equation(s):
// \datamem|mem~973_combout  = ( \datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem~972_combout  ) ) ) # ( 
// \datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~972_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[34][0]~1281_combout ),
	.dataf(!\datamem|mem[34][0]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~973_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~973 .extended_lut = "off";
defparam \datamem|mem~973 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~973 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[34][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~973_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~1_combout ),
	.ena(\datamem|mem[34][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[34][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[34][6] .is_wysiwyg = "true";
defparam \datamem|mem[34][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~3 (
// Equation(s):
// \datamem|Mux57~3_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[50][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[18][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[34][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[2][6]~q  ) ) )

	.dataa(!\datamem|mem[2][6]~q ),
	.datab(!\datamem|mem[34][6]~q ),
	.datac(!\datamem|mem[18][6]~q ),
	.datad(!\datamem|mem[50][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~3 .extended_lut = "off";
defparam \datamem|Mux57~3 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~7 (
// Equation(s):
// \datamem|Mux57~7_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~5_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~4_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~3_combout  ) ) )

	.dataa(!\datamem|Mux57~3_combout ),
	.datab(!\datamem|Mux57~4_combout ),
	.datac(!\datamem|Mux57~5_combout ),
	.datad(!\datamem|Mux57~6_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~7 .extended_lut = "off";
defparam \datamem|Mux57~7 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux17~0 (
// Equation(s):
// \datamem|Mux17~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~17_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux57~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux57~7_combout  ) ) )

	.dataa(!\datamem|Mux57~7_combout ),
	.datab(!\datamem|Mux57~19_combout ),
	.datac(!\datamem|Mux57~17_combout ),
	.datad(!\datamem|Mux57~21_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux17~0 .extended_lut = "off";
defparam \datamem|Mux17~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux17~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[22] (
// Equation(s):
// \datamem|read_data [22] = ( \datamem|read_data [22] & ( \i3|Memread~q  & ( \datamem|Mux17~0_combout  ) ) ) # ( !\datamem|read_data [22] & ( \i3|Memread~q  & ( \datamem|Mux17~0_combout  ) ) ) # ( \datamem|read_data [22] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux17~0_combout ),
	.datae(!\datamem|read_data [22]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[22] .extended_lut = "off";
defparam \datamem|read_data[22] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[22] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[22] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[22] .is_wysiwyg = "true";
defparam \i4|readdata[22] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[22] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[22] .is_wysiwyg = "true";
defparam \i4|result_alu_out[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[22]~22 (
// Equation(s):
// \mux3|Y[22]~22_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [22]))) # (\i4|Memtoreg~q  & (\i4|readdata [22]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [22]),
	.datac(!\i4|result_alu_out [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[22]~22 .extended_lut = "off";
defparam \mux3|Y[22]~22 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[22]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a41 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[22]~22_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_first_bit_number = 41;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_first_bit_number = 41;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[22] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a41~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[22] .is_wysiwyg = "true";
defparam \i2|readdata2[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux41~0 (
// Equation(s):
// \m2|Mux41~0_combout  = ( \i3|result_out_alu [22] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[22]~22_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [22])))) ) ) # ( !\i3|result_out_alu [22] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[22]~22_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [22])))) ) )

	.dataa(!\mux3|Y[22]~22_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [22]),
	.datae(!\i3|result_out_alu [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux41~0 .extended_lut = "off";
defparam \m2|Mux41~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux41~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[22] (
	.clk(\clk~input_o ),
	.d(\m2|Mux41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[22] .is_wysiwyg = "true";
defparam \i3|writedata_out[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1032 (
// Equation(s):
// \datamem|mem~1032_combout  = ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[7][3]~230_combout ),
	.dataf(!\datamem|mem[3][5]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1032 .extended_lut = "off";
defparam \datamem|mem~1032 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1032 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[3][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1032_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[3][7]~1222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[3][6] .is_wysiwyg = "true";
defparam \datamem|mem[3][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1033 (
// Equation(s):
// \datamem|mem~1033_combout  = ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[39][5]~233_combout ),
	.dataf(!\datamem|mem[35][7]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1033_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1033 .extended_lut = "off";
defparam \datamem|mem~1033 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1033 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1034 (
// Equation(s):
// \datamem|mem~1034_combout  = ( \datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem~1033_combout  ) ) ) # ( 
// \datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1033_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[35][7]~1221_combout ),
	.dataf(!\datamem|mem[31][0]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1034 .extended_lut = "off";
defparam \datamem|mem~1034 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1034 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[35][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1034_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~33_combout ),
	.ena(\datamem|mem[35][7]~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[35][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[35][6] .is_wysiwyg = "true";
defparam \datamem|mem[35][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1035 (
// Equation(s):
// \datamem|mem~1035_combout  = ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[23][5]~239_combout ),
	.dataf(!\datamem|mem[19][2]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1035_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1035 .extended_lut = "off";
defparam \datamem|mem~1035 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1035 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1036 (
// Equation(s):
// \datamem|mem~1036_combout  = ( \datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem~1035_combout  ) ) ) # ( 
// \datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1035_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[19][2]~1219_combout ),
	.dataf(!\datamem|mem[15][3]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1036 .extended_lut = "off";
defparam \datamem|mem~1036 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1036 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[19][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1036_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~37_combout ),
	.ena(\datamem|mem[19][7]~1218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[19][6] .is_wysiwyg = "true";
defparam \datamem|mem[19][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1037 (
// Equation(s):
// \datamem|mem~1037_combout  = ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[55][0]~245_combout ),
	.dataf(!\datamem|mem[51][1]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1037_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1037 .extended_lut = "off";
defparam \datamem|mem~1037 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1037 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1038 (
// Equation(s):
// \datamem|mem~1038_combout  = ( \datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem~1037_combout  ) ) ) # ( 
// \datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1037_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[51][1]~1217_combout ),
	.dataf(!\datamem|mem[47][1]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1038 .extended_lut = "off";
defparam \datamem|mem~1038 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1038 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[51][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1038_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~41_combout ),
	.ena(\datamem|mem[51][7]~1216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[51][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[51][6] .is_wysiwyg = "true";
defparam \datamem|mem[51][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~13 (
// Equation(s):
// \datamem|Mux57~13_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[51][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[19][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[35][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[3][6]~q  ) ) )

	.dataa(!\datamem|mem[3][6]~q ),
	.datab(!\datamem|mem[35][6]~q ),
	.datac(!\datamem|mem[19][6]~q ),
	.datad(!\datamem|mem[51][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~13 .extended_lut = "off";
defparam \datamem|Mux57~13 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1039 (
// Equation(s):
// \datamem|mem~1039_combout  = ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[15][3]~251_combout ),
	.dataf(!\datamem|mem[11][3]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1039_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1039 .extended_lut = "off";
defparam \datamem|mem~1039 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1039 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1040 (
// Equation(s):
// \datamem|mem~1040_combout  = ( \datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem~1039_combout  ) ) ) # ( 
// \datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1039_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[11][3]~1215_combout ),
	.dataf(!\datamem|mem[7][3]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1040 .extended_lut = "off";
defparam \datamem|mem~1040 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1040 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[11][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1040_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~45_combout ),
	.ena(\datamem|mem[11][7]~1214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[11][6] .is_wysiwyg = "true";
defparam \datamem|mem[11][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1041 (
// Equation(s):
// \datamem|mem~1041_combout  = ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[47][1]~257_combout ),
	.dataf(!\datamem|mem[43][1]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1041 .extended_lut = "off";
defparam \datamem|mem~1041 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1041 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1042 (
// Equation(s):
// \datamem|mem~1042_combout  = ( \datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem~1041_combout  ) ) ) # ( 
// \datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1041_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[43][1]~1213_combout ),
	.dataf(!\datamem|mem[39][5]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1042_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1042 .extended_lut = "off";
defparam \datamem|mem~1042 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1042 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[43][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1042_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~49_combout ),
	.ena(\datamem|mem[43][7]~1212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[43][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[43][6] .is_wysiwyg = "true";
defparam \datamem|mem[43][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1043 (
// Equation(s):
// \datamem|mem~1043_combout  = ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[31][0]~263_combout ),
	.dataf(!\datamem|mem[27][3]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1043_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1043 .extended_lut = "off";
defparam \datamem|mem~1043 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1043 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1044 (
// Equation(s):
// \datamem|mem~1044_combout  = ( \datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem~1043_combout  ) ) ) # ( 
// \datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1043_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[27][3]~1211_combout ),
	.dataf(!\datamem|mem[23][5]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1044 .extended_lut = "off";
defparam \datamem|mem~1044 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1044 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[27][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1044_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~53_combout ),
	.ena(\datamem|mem[27][7]~1210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[27][6] .is_wysiwyg = "true";
defparam \datamem|mem[27][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1045 (
// Equation(s):
// \datamem|mem~1045_combout  = ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[63][5]~269_combout ),
	.dataf(!\datamem|mem[59][6]~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1045 .extended_lut = "off";
defparam \datamem|mem~1045 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1045 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1046 (
// Equation(s):
// \datamem|mem~1046_combout  = ( \datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem~1045_combout  ) ) ) # ( 
// \datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1045_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[59][6]~1209_combout ),
	.dataf(!\datamem|mem[55][0]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1046_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1046 .extended_lut = "off";
defparam \datamem|mem~1046 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1046 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[59][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1046_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~57_combout ),
	.ena(\datamem|mem[59][7]~1208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[59][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[59][6] .is_wysiwyg = "true";
defparam \datamem|mem[59][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~14 (
// Equation(s):
// \datamem|Mux57~14_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[59][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[27][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[43][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[11][6]~q  ) ) )

	.dataa(!\datamem|mem[11][6]~q ),
	.datab(!\datamem|mem[43][6]~q ),
	.datac(!\datamem|mem[27][6]~q ),
	.datad(!\datamem|mem[59][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~14 .extended_lut = "off";
defparam \datamem|Mux57~14 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1055 (
// Equation(s):
// \datamem|mem~1055_combout  = ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[15][3]~242_combout ),
	.dataf(!\datamem|mem[15][3]~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1055 .extended_lut = "off";
defparam \datamem|mem~1055 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1055 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1056 (
// Equation(s):
// \datamem|mem~1056_combout  = ( \datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem~1055_combout  ) ) ) # ( 
// \datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1055_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[15][3]~1199_combout ),
	.dataf(!\datamem|mem[15][3]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1056 .extended_lut = "off";
defparam \datamem|mem~1056 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1056 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[15][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1056_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~43_combout ),
	.ena(\datamem|mem[15][7]~1198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[15][6] .is_wysiwyg = "true";
defparam \datamem|mem[15][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1057 (
// Equation(s):
// \datamem|mem~1057_combout  = ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[47][1]~248_combout ),
	.dataf(!\datamem|mem[47][1]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1057 .extended_lut = "off";
defparam \datamem|mem~1057 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1057 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1058 (
// Equation(s):
// \datamem|mem~1058_combout  = ( \datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem~1057_combout  ) ) ) # ( 
// \datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1057_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[47][1]~1197_combout ),
	.dataf(!\datamem|mem[47][1]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1058_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1058 .extended_lut = "off";
defparam \datamem|mem~1058 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1058 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[47][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1058_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~47_combout ),
	.ena(\datamem|mem[47][7]~1196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[47][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[47][6] .is_wysiwyg = "true";
defparam \datamem|mem[47][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1059 (
// Equation(s):
// \datamem|mem~1059_combout  = ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[31][0]~236_combout ),
	.dataf(!\datamem|mem[31][0]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1059_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1059 .extended_lut = "off";
defparam \datamem|mem~1059 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1059 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1060 (
// Equation(s):
// \datamem|mem~1060_combout  = ( \datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem~1059_combout  ) ) ) # ( 
// \datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1059_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[31][0]~1195_combout ),
	.dataf(!\datamem|mem[31][0]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1060 .extended_lut = "off";
defparam \datamem|mem~1060 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1060 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[31][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1060_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~51_combout ),
	.ena(\datamem|mem[31][7]~1194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[31][6] .is_wysiwyg = "true";
defparam \datamem|mem[31][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1061 (
// Equation(s):
// \datamem|mem~1061_combout  = ( \datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [14] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [6] ) ) ) # ( 
// \datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [22] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [30] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[63][5]~1193_combout ),
	.dataf(!\datamem|mem[63][5]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1061 .extended_lut = "off";
defparam \datamem|mem~1061 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1061 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1062 (
// Equation(s):
// \datamem|mem~1062_combout  = ( \datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem~1061_combout  ) ) ) # ( 
// \datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1061_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[63][5]~1192_combout ),
	.dataf(!\datamem|mem[63][5]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1062 .extended_lut = "off";
defparam \datamem|mem~1062 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1062 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[63][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1062_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~55_combout ),
	.ena(\datamem|mem[63][7]~1191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[63][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[63][6] .is_wysiwyg = "true";
defparam \datamem|mem[63][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~16 (
// Equation(s):
// \datamem|Mux57~16_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[63][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[31][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[47][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[15][6]~q  ) ) )

	.dataa(!\datamem|mem[15][6]~q ),
	.datab(!\datamem|mem[47][6]~q ),
	.datac(!\datamem|mem[31][6]~q ),
	.datad(!\datamem|mem[63][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~16 .extended_lut = "off";
defparam \datamem|Mux57~16 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~17 (
// Equation(s):
// \datamem|Mux57~17_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~15_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~14_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~13_combout  ) ) )

	.dataa(!\datamem|Mux57~13_combout ),
	.datab(!\datamem|Mux57~14_combout ),
	.datac(!\datamem|Mux57~15_combout ),
	.datad(!\datamem|Mux57~16_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~17 .extended_lut = "off";
defparam \datamem|Mux57~17 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux25~0 (
// Equation(s):
// \datamem|Mux25~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~19_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux57~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux57~17_combout  ) ) )

	.dataa(!\datamem|Mux57~17_combout ),
	.datab(!\datamem|Mux57~21_combout ),
	.datac(!\datamem|Mux57~19_combout ),
	.datad(!\datamem|Mux57~23_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux25~0 .extended_lut = "off";
defparam \datamem|Mux25~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[30] (
// Equation(s):
// \datamem|read_data [30] = ( \datamem|read_data [30] & ( \i3|Memread~q  & ( \datamem|Mux25~0_combout  ) ) ) # ( !\datamem|read_data [30] & ( \i3|Memread~q  & ( \datamem|Mux25~0_combout  ) ) ) # ( \datamem|read_data [30] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux25~0_combout ),
	.datae(!\datamem|read_data [30]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[30] .extended_lut = "off";
defparam \datamem|read_data[30] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[30] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[30] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[30] .is_wysiwyg = "true";
defparam \i4|readdata[30] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[30] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[30] .is_wysiwyg = "true";
defparam \i4|result_alu_out[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[30]~30 (
// Equation(s):
// \mux3|Y[30]~30_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [30]))) # (\i4|Memtoreg~q  & (\i4|readdata [30]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [30]),
	.datac(!\i4|result_alu_out [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[30]~30 .extended_lut = "off";
defparam \mux3|Y[30]~30 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[30]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a33 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[30]~30_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_first_bit_number = 33;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_first_bit_number = 33;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[30] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a33~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[30] .is_wysiwyg = "true";
defparam \i2|readdata2[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux33~0 (
// Equation(s):
// \m2|Mux33~0_combout  = ( \i3|result_out_alu [30] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[30]~30_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [30])))) ) ) # ( !\i3|result_out_alu [30] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[30]~30_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [30])))) ) )

	.dataa(!\mux3|Y[30]~30_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [30]),
	.datae(!\i3|result_out_alu [30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux33~0 .extended_lut = "off";
defparam \m2|Mux33~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux33~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[30] (
	.clk(\clk~input_o ),
	.d(\m2|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[30] .is_wysiwyg = "true";
defparam \i3|writedata_out[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1002 (
// Equation(s):
// \datamem|mem~1002_combout  = ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[33][3]~170_combout ),
	.dataf(!\datamem|mem[33][3]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1002_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1002 .extended_lut = "off";
defparam \datamem|mem~1002 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1002 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1003 (
// Equation(s):
// \datamem|mem~1003_combout  = ( \datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem~1002_combout  ) ) ) # ( 
// \datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1002_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[33][3]~1251_combout ),
	.dataf(!\datamem|mem[33][3]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1003_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1003 .extended_lut = "off";
defparam \datamem|mem~1003 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1003 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[33][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1003_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~34_combout ),
	.ena(\datamem|mem[33][7]~1250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[33][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[33][6] .is_wysiwyg = "true";
defparam \datamem|mem[33][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~8 (
// Equation(s):
// \datamem|Mux57~8_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[49][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[17][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[33][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[1][6]~q  ) ) )

	.dataa(!\datamem|mem[1][6]~q ),
	.datab(!\datamem|mem[33][6]~q ),
	.datac(!\datamem|mem[17][6]~q ),
	.datad(!\datamem|mem[49][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~8 .extended_lut = "off";
defparam \datamem|Mux57~8 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~12 (
// Equation(s):
// \datamem|Mux57~12_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~10_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~9_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~8_combout  ) ) )

	.dataa(!\datamem|Mux57~8_combout ),
	.datab(!\datamem|Mux57~9_combout ),
	.datac(!\datamem|Mux57~10_combout ),
	.datad(!\datamem|Mux57~11_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~12 .extended_lut = "off";
defparam \datamem|Mux57~12 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux9~0 (
// Equation(s):
// \datamem|Mux9~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~7_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux57~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux57~12_combout  ) ) )

	.dataa(!\datamem|Mux57~12_combout ),
	.datab(!\datamem|Mux57~17_combout ),
	.datac(!\datamem|Mux57~7_combout ),
	.datad(!\datamem|Mux57~19_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux9~0 .extended_lut = "off";
defparam \datamem|Mux9~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[14] (
// Equation(s):
// \datamem|read_data [14] = ( \datamem|read_data [14] & ( \i3|Memread~q  & ( \datamem|Mux9~0_combout  ) ) ) # ( !\datamem|read_data [14] & ( \i3|Memread~q  & ( \datamem|Mux9~0_combout  ) ) ) # ( \datamem|read_data [14] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux9~0_combout ),
	.datae(!\datamem|read_data [14]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[14] .extended_lut = "off";
defparam \datamem|read_data[14] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[14] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[14] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[14] .is_wysiwyg = "true";
defparam \i4|readdata[14] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[14] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[14] .is_wysiwyg = "true";
defparam \i4|result_alu_out[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[14]~14 (
// Equation(s):
// \mux3|Y[14]~14_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [14]))) # (\i4|Memtoreg~q  & (\i4|readdata [14]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [14]),
	.datac(!\i4|result_alu_out [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[14]~14 .extended_lut = "off";
defparam \mux3|Y[14]~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[14]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a49 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[14]~14_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_first_bit_number = 49;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_first_bit_number = 49;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[14] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a49~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[14] .is_wysiwyg = "true";
defparam \i2|readdata2[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux49~0 (
// Equation(s):
// \m2|Mux49~0_combout  = ( \i3|result_out_alu [14] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[14]~14_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [14])))) ) ) # ( !\i3|result_out_alu [14] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[14]~14_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [14])))) ) )

	.dataa(!\mux3|Y[14]~14_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [14]),
	.datae(!\i3|result_out_alu [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux49~0 .extended_lut = "off";
defparam \m2|Mux49~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux49~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[14] (
	.clk(\clk~input_o ),
	.d(\m2|Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[14] .is_wysiwyg = "true";
defparam \i3|writedata_out[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1047 (
// Equation(s):
// \datamem|mem~1047_combout  = ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[7][3]~254_combout ),
	.dataf(!\datamem|mem[7][3]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1047_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1047 .extended_lut = "off";
defparam \datamem|mem~1047 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1047 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1048 (
// Equation(s):
// \datamem|mem~1048_combout  = ( \datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem~1047_combout  ) ) ) # ( 
// \datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1047_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[7][3]~1207_combout ),
	.dataf(!\datamem|mem[7][3]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1048 .extended_lut = "off";
defparam \datamem|mem~1048 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1048 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[7][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1048_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[7][7]~1206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[7][6] .is_wysiwyg = "true";
defparam \datamem|mem[7][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1049 (
// Equation(s):
// \datamem|mem~1049_combout  = ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[39][5]~260_combout ),
	.dataf(!\datamem|mem[39][5]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1049 .extended_lut = "off";
defparam \datamem|mem~1049 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1049 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1050 (
// Equation(s):
// \datamem|mem~1050_combout  = ( \datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem~1049_combout  ) ) ) # ( 
// \datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1049_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[39][5]~1205_combout ),
	.dataf(!\datamem|mem[39][5]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1050_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1050 .extended_lut = "off";
defparam \datamem|mem~1050 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1050 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[39][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1050_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~31_combout ),
	.ena(\datamem|mem[39][7]~1204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[39][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[39][6] .is_wysiwyg = "true";
defparam \datamem|mem[39][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1051 (
// Equation(s):
// \datamem|mem~1051_combout  = ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[23][5]~266_combout ),
	.dataf(!\datamem|mem[23][5]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1051_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1051 .extended_lut = "off";
defparam \datamem|mem~1051 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1051 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1052 (
// Equation(s):
// \datamem|mem~1052_combout  = ( \datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem~1051_combout  ) ) ) # ( 
// \datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1051_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[23][5]~1203_combout ),
	.dataf(!\datamem|mem[23][5]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1052 .extended_lut = "off";
defparam \datamem|mem~1052 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1052 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[23][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1052_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~35_combout ),
	.ena(\datamem|mem[23][7]~1202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[23][6] .is_wysiwyg = "true";
defparam \datamem|mem[23][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1053 (
// Equation(s):
// \datamem|mem~1053_combout  = ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[55][0]~272_combout ),
	.dataf(!\datamem|mem[55][0]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1053_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1053 .extended_lut = "off";
defparam \datamem|mem~1053 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1053 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1054 (
// Equation(s):
// \datamem|mem~1054_combout  = ( \datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [38] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem~1053_combout  ) ) ) # ( 
// \datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [46] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [54] ) ) )

	.dataa(!\datamem|mem~1053_combout ),
	.datab(!\i3|writedata_out [38]),
	.datac(!\i3|writedata_out [54]),
	.datad(!\i3|writedata_out [46]),
	.datae(!\datamem|mem[55][0]~1201_combout ),
	.dataf(!\datamem|mem[55][0]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1054_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1054 .extended_lut = "off";
defparam \datamem|mem~1054 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1054 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[55][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1054_combout ),
	.asdata(\i3|writedata_out [62]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~39_combout ),
	.ena(\datamem|mem[55][7]~1200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[55][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[55][6] .is_wysiwyg = "true";
defparam \datamem|mem[55][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~15 (
// Equation(s):
// \datamem|Mux57~15_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[55][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[23][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[39][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[7][6]~q  ) ) )

	.dataa(!\datamem|mem[7][6]~q ),
	.datab(!\datamem|mem[39][6]~q ),
	.datac(!\datamem|mem[23][6]~q ),
	.datad(!\datamem|mem[55][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~15 .extended_lut = "off";
defparam \datamem|Mux57~15 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~24 (
// Equation(s):
// \datamem|Mux57~24_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[3][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[35][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[51][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[19][6]~q  ) ) )

	.dataa(!\datamem|mem[19][6]~q ),
	.datab(!\datamem|mem[51][6]~q ),
	.datac(!\datamem|mem[35][6]~q ),
	.datad(!\datamem|mem[3][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~24 .extended_lut = "off";
defparam \datamem|Mux57~24 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~25 (
// Equation(s):
// \datamem|Mux57~25_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~24_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~14_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~15_combout  ) ) )

	.dataa(!\datamem|Mux57~15_combout ),
	.datab(!\datamem|Mux57~16_combout ),
	.datac(!\datamem|Mux57~14_combout ),
	.datad(!\datamem|Mux57~24_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~25 .extended_lut = "off";
defparam \datamem|Mux57~25 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~30 (
// Equation(s):
// \datamem|Mux57~30_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[6][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[38][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[54][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[22][6]~q  ) ) )

	.dataa(!\datamem|mem[22][6]~q ),
	.datab(!\datamem|mem[54][6]~q ),
	.datac(!\datamem|mem[38][6]~q ),
	.datad(!\datamem|mem[6][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~30 .extended_lut = "off";
defparam \datamem|Mux57~30 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~31 (
// Equation(s):
// \datamem|Mux57~31_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~30_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~6_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~4_combout  ) ) )

	.dataa(!\datamem|Mux57~4_combout ),
	.datab(!\datamem|Mux57~22_combout ),
	.datac(!\datamem|Mux57~6_combout ),
	.datad(!\datamem|Mux57~30_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~31 .extended_lut = "off";
defparam \datamem|Mux57~31 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~32 (
// Equation(s):
// \datamem|Mux57~32_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~31_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~27_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux57~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux57~25_combout  ) ) )

	.dataa(!\datamem|Mux57~25_combout ),
	.datab(!\datamem|Mux57~29_combout ),
	.datac(!\datamem|Mux57~27_combout ),
	.datad(!\datamem|Mux57~31_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~32 .extended_lut = "off";
defparam \datamem|Mux57~32 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[62] (
// Equation(s):
// \datamem|read_data [62] = ( \datamem|read_data [62] & ( \i3|Memread~q  & ( \datamem|Mux57~32_combout  ) ) ) # ( !\datamem|read_data [62] & ( \i3|Memread~q  & ( \datamem|Mux57~32_combout  ) ) ) # ( \datamem|read_data [62] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux57~32_combout ),
	.datae(!\datamem|read_data [62]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [62]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[62] .extended_lut = "off";
defparam \datamem|read_data[62] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[62] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[62] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[62] .is_wysiwyg = "true";
defparam \i4|readdata[62] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[62]~44 (
// Equation(s):
// \mux1|Y[62]~44_combout  = (!\i2|Alusrc~q  & ((\m2|Mux1~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[62]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[62]~44 .extended_lut = "off";
defparam \mux1|Y[62]~44 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[62]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[62]~62_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[62] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[62] .is_wysiwyg = "true";
defparam \i2|readdata1[62] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux1~0 (
// Equation(s):
// \m1|Mux1~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [62]))) # (\m1|Mux40~5_combout  & (\mux3|Y[62]~62_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [62])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [62]))) ) )

	.dataa(!\mux3|Y[62]~62_combout ),
	.datab(!\i2|readdata1 [62]),
	.datac(!\i3|result_out_alu [62]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux1~0 .extended_lut = "off";
defparam \m1|Mux1~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~245 (
// Equation(s):
// \alu|Add0~245_sumout  = SUM(( \m1|Mux1~0_combout  ) + ( !\mux1|Y[62]~44_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~242  ))
// \alu|Add0~246  = CARRY(( \m1|Mux1~0_combout  ) + ( !\mux1|Y[62]~44_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~242  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[62]~44_combout ),
	.datag(gnd),
	.cin(\alu|Add0~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~245_sumout ),
	.cout(\alu|Add0~246 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~245 .extended_lut = "off";
defparam \alu|Add0~245 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~245 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~61 (
// Equation(s):
// \i3|result_out_alu~61_combout  = ( \alu|Add0~245_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[62]~44_combout  & \m1|Mux1~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux1~0_combout )) # (\mux1|Y[62]~44_combout 
// ))) ) ) # ( !\alu|Add0~245_sumout  & ( (!\mux1|Y[62]~44_combout  & (\m1|Mux1~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[62]~44_combout  & (((\m1|Mux1~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[62]~44_combout ),
	.datab(!\m1|Mux1~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~245_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~61 .extended_lut = "off";
defparam \i3|result_out_alu~61 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~61 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[62] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[62] .is_wysiwyg = "true";
defparam \i3|result_out_alu[62] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[62] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[62] .is_wysiwyg = "true";
defparam \i4|result_alu_out[62] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[62]~62 (
// Equation(s):
// \mux3|Y[62]~62_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [62]))) # (\i4|Memtoreg~q  & (\i4|readdata [62]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [62]),
	.datac(!\i4|result_alu_out [62]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[62]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[62]~62 .extended_lut = "off";
defparam \mux3|Y[62]~62 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[62]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a1 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[62]~62_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[62] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a1~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[62] .is_wysiwyg = "true";
defparam \i2|readdata2[62] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux1~0 (
// Equation(s):
// \m2|Mux1~0_combout  = ( \i3|result_out_alu [62] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[62]~62_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [62])))) ) ) # ( !\i3|result_out_alu [62] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[62]~62_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [62])))) ) )

	.dataa(!\mux3|Y[62]~62_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [62]),
	.datae(!\i3|result_out_alu [62]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux1~0 .extended_lut = "off";
defparam \m2|Mux1~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[62] (
	.clk(\clk~input_o ),
	.d(\m2|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[62] .is_wysiwyg = "true";
defparam \i3|writedata_out[62] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~935 (
// Equation(s):
// \datamem|mem~935_combout  = ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[32][5]~2_combout ),
	.dataf(!\datamem|mem[32][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~935_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~935 .extended_lut = "off";
defparam \datamem|mem~935 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~935 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~936 (
// Equation(s):
// \datamem|mem~936_combout  = ( \i3|writedata_out [46] & ( \i3|writedata_out [54] & ( (((\datamem|Decoder4~0_combout  & \i3|writedata_out [38])) # (\datamem|Decoder2~0_combout )) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( 
// \i3|writedata_out [54] & ( (!\datamem|Decoder1~1_combout  & ((!\datamem|Decoder4~0_combout  & (\datamem|Decoder2~0_combout )) # (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [38])))) ) ) ) # ( \i3|writedata_out [46] & 
// ( !\i3|writedata_out [54] & ( ((\datamem|Decoder4~0_combout  & ((\i3|writedata_out [38]) # (\datamem|Decoder2~0_combout )))) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [46] & ( !\i3|writedata_out [54] & ( (!\datamem|Decoder1~1_combout  
// & (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [38]))) ) ) )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder4~0_combout ),
	.datac(!\datamem|Decoder2~0_combout ),
	.datad(!\i3|writedata_out [38]),
	.datae(!\i3|writedata_out [46]),
	.dataf(!\i3|writedata_out [54]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~936_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~936 .extended_lut = "off";
defparam \datamem|mem~936 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~936 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~937 (
// Equation(s):
// \datamem|mem~937_combout  = ( \datamem|mem~936_combout  & ( (!\datamem|Decoder1~0_combout ) # (\i3|writedata_out [62]) ) ) # ( !\datamem|mem~936_combout  & ( (!\datamem|Decoder1~0_combout  & (\datamem|mem[32][5]~1_combout  & ((\datamem|mem~935_combout 
// )))) # (\datamem|Decoder1~0_combout  & (((\i3|writedata_out [62])))) ) )

	.dataa(!\datamem|Decoder1~0_combout ),
	.datab(!\datamem|mem[32][5]~1_combout ),
	.datac(!\i3|writedata_out [62]),
	.datad(!\datamem|mem~935_combout ),
	.datae(!\datamem|mem~936_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~937_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~937 .extended_lut = "off";
defparam \datamem|mem~937 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~937 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[32][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~937_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[32][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[32][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[32][6] .is_wysiwyg = "true";
defparam \datamem|mem[32][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux1~0 (
// Equation(s):
// \datamem|Mux1~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[48][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[16][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[32][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[0][6]~q  ) ) )

	.dataa(!\datamem|mem[0][6]~q ),
	.datab(!\datamem|mem[32][6]~q ),
	.datac(!\datamem|mem[16][6]~q ),
	.datad(!\datamem|mem[48][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux1~0 .extended_lut = "off";
defparam \datamem|Mux1~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux1~1 (
// Equation(s):
// \datamem|Mux1~1_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~1_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~0_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux1~0_combout  ) ) )

	.dataa(!\datamem|Mux1~0_combout ),
	.datab(!\datamem|Mux57~0_combout ),
	.datac(!\datamem|Mux57~1_combout ),
	.datad(!\datamem|Mux57~2_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux1~1 .extended_lut = "off";
defparam \datamem|Mux1~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux1~2 (
// Equation(s):
// \datamem|Mux1~2_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~12_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux57~7_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux1~1_combout  ) ) )

	.dataa(!\datamem|Mux1~1_combout ),
	.datab(!\datamem|Mux57~7_combout ),
	.datac(!\datamem|Mux57~12_combout ),
	.datad(!\datamem|Mux57~17_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux1~2 .extended_lut = "off";
defparam \datamem|Mux1~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[6] (
// Equation(s):
// \datamem|read_data [6] = ( \datamem|read_data [6] & ( \i3|Memread~q  & ( \datamem|Mux1~2_combout  ) ) ) # ( !\datamem|read_data [6] & ( \i3|Memread~q  & ( \datamem|Mux1~2_combout  ) ) ) # ( \datamem|read_data [6] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux1~2_combout ),
	.datae(!\datamem|read_data [6]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[6] .extended_lut = "off";
defparam \datamem|read_data[6] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[6] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[6] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[6] .is_wysiwyg = "true";
defparam \i4|readdata[6] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[6] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[6] .is_wysiwyg = "true";
defparam \i4|result_alu_out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[6]~6 (
// Equation(s):
// \mux3|Y[6]~6_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [6]))) # (\i4|Memtoreg~q  & (\i4|readdata [6]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [6]),
	.datac(!\i4|result_alu_out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[6]~6 .extended_lut = "off";
defparam \mux3|Y[6]~6 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux57~0 (
// Equation(s):
// \m2|Mux57~0_combout  = ( \i3|result_out_alu [6] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[6]~6_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [6])))) ) ) # ( !\i3|result_out_alu [6] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[6]~6_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [6])))) ) )

	.dataa(!\mux3|Y[6]~6_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [6]),
	.datae(!\i3|result_out_alu [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux57~0 .extended_lut = "off";
defparam \m2|Mux57~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux57~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[6] (
	.clk(\clk~input_o ),
	.d(\m2|Mux57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[6] .is_wysiwyg = "true";
defparam \i3|writedata_out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~956 (
// Equation(s):
// \datamem|mem~956_combout  = ( \datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [6] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [14] ) ) ) # ( 
// \datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [30] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [22] ) ) )

	.dataa(!\i3|writedata_out [6]),
	.datab(!\i3|writedata_out [14]),
	.datac(!\i3|writedata_out [30]),
	.datad(!\i3|writedata_out [22]),
	.datae(!\datamem|mem[8][6]~53_combout ),
	.dataf(!\datamem|mem[4][4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~956_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~956 .extended_lut = "off";
defparam \datamem|mem~956 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~956 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[4][6] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~956_combout ),
	.asdata(\i3|writedata_out [38]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder4~7_combout ),
	.ena(\datamem|mem[4][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[4][6] .is_wysiwyg = "true";
defparam \datamem|mem[4][6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~1 (
// Equation(s):
// \datamem|Mux57~1_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[52][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[20][6]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[36][6]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[4][6]~q  ) ) )

	.dataa(!\datamem|mem[4][6]~q ),
	.datab(!\datamem|mem[36][6]~q ),
	.datac(!\datamem|mem[20][6]~q ),
	.datad(!\datamem|mem[52][6]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~1 .extended_lut = "off";
defparam \datamem|Mux57~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux57~19 (
// Equation(s):
// \datamem|Mux57~19_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux57~0_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux57~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux57~1_combout  ) ) )

	.dataa(!\datamem|Mux57~1_combout ),
	.datab(!\datamem|Mux57~2_combout ),
	.datac(!\datamem|Mux57~0_combout ),
	.datad(!\datamem|Mux57~18_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux57~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux57~19 .extended_lut = "off";
defparam \datamem|Mux57~19 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux57~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux33~0 (
// Equation(s):
// \datamem|Mux33~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux57~21_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux57~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux57~19_combout  ) ) )

	.dataa(!\datamem|Mux57~19_combout ),
	.datab(!\datamem|Mux57~23_combout ),
	.datac(!\datamem|Mux57~21_combout ),
	.datad(!\datamem|Mux57~25_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux33~0 .extended_lut = "off";
defparam \datamem|Mux33~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux33~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[38] (
// Equation(s):
// \datamem|read_data [38] = ( \datamem|read_data [38] & ( \i3|Memread~q  & ( \datamem|Mux33~0_combout  ) ) ) # ( !\datamem|read_data [38] & ( \i3|Memread~q  & ( \datamem|Mux33~0_combout  ) ) ) # ( \datamem|read_data [38] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux33~0_combout ),
	.datae(!\datamem|read_data [38]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [38]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[38] .extended_lut = "off";
defparam \datamem|read_data[38] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[38] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[38] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[38] .is_wysiwyg = "true";
defparam \i4|readdata[38] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[38] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[38] .is_wysiwyg = "true";
defparam \i4|result_alu_out[38] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[38]~38 (
// Equation(s):
// \mux3|Y[38]~38_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [38]))) # (\i4|Memtoreg~q  & (\i4|readdata [38]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [38]),
	.datac(!\i4|result_alu_out [38]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[38]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[38]~38 .extended_lut = "off";
defparam \mux3|Y[38]~38 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[38]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[38]~38_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[38] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[38] .is_wysiwyg = "true";
defparam \i2|readdata1[38] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux25~0 (
// Equation(s):
// \m1|Mux25~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [38]))) # (\m1|Mux40~5_combout  & (\mux3|Y[38]~38_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [38])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [38]))) ) )

	.dataa(!\mux3|Y[38]~38_combout ),
	.datab(!\i2|readdata1 [38]),
	.datac(!\i3|result_out_alu [38]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux25~0 .extended_lut = "off";
defparam \m1|Mux25~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux25~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~193 (
// Equation(s):
// \alu|Add0~193_sumout  = SUM(( \m1|Mux24~0_combout  ) + ( !\mux1|Y[39]~25_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~190  ))
// \alu|Add0~194  = CARRY(( \m1|Mux24~0_combout  ) + ( !\mux1|Y[39]~25_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~190  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[39]~25_combout ),
	.datag(gnd),
	.cin(\alu|Add0~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~193_sumout ),
	.cout(\alu|Add0~194 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~193 .extended_lut = "off";
defparam \alu|Add0~193 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~193 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~48 (
// Equation(s):
// \i3|result_out_alu~48_combout  = ( \alu|Add0~193_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[39]~25_combout  & \m1|Mux24~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux24~0_combout )) # 
// (\mux1|Y[39]~25_combout ))) ) ) # ( !\alu|Add0~193_sumout  & ( (!\mux1|Y[39]~25_combout  & (\m1|Mux24~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[39]~25_combout  & (((\m1|Mux24~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[39]~25_combout ),
	.datab(!\m1|Mux24~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~193_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~48 .extended_lut = "off";
defparam \i3|result_out_alu~48 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~48 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[39] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[39] .is_wysiwyg = "true";
defparam \i3|result_out_alu[39] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux24~0 (
// Equation(s):
// \m2|Mux24~0_combout  = ( \i3|result_out_alu [39] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[39]~39_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [39])))) ) ) # ( !\i3|result_out_alu [39] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[39]~39_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [39])))) ) )

	.dataa(!\mux3|Y[39]~39_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [39]),
	.datae(!\i3|result_out_alu [39]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux24~0 .extended_lut = "off";
defparam \m2|Mux24~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux24~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[39] (
	.clk(\clk~input_o ),
	.d(\m2|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[39] .is_wysiwyg = "true";
defparam \i3|writedata_out[39] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1101 (
// Equation(s):
// \datamem|mem~1101_combout  = ( \datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem~1100_combout  ) ) ) # ( 
// \datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1100_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[34][0]~1281_combout ),
	.dataf(!\datamem|mem[34][0]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1101 .extended_lut = "off";
defparam \datamem|mem~1101 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1101 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[34][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1101_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~1_combout ),
	.ena(\datamem|mem[34][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[34][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[34][7] .is_wysiwyg = "true";
defparam \datamem|mem[34][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~3 (
// Equation(s):
// \datamem|Mux56~3_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[50][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[18][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[34][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[2][7]~q  ) ) )

	.dataa(!\datamem|mem[2][7]~q ),
	.datab(!\datamem|mem[34][7]~q ),
	.datac(!\datamem|mem[18][7]~q ),
	.datad(!\datamem|mem[50][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~3 .extended_lut = "off";
defparam \datamem|Mux56~3 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~7 (
// Equation(s):
// \datamem|Mux56~7_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~5_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~4_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~3_combout  ) ) )

	.dataa(!\datamem|Mux56~3_combout ),
	.datab(!\datamem|Mux56~4_combout ),
	.datac(!\datamem|Mux56~5_combout ),
	.datad(!\datamem|Mux56~6_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~7 .extended_lut = "off";
defparam \datamem|Mux56~7 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux16~0 (
// Equation(s):
// \datamem|Mux16~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~17_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux56~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux56~7_combout  ) ) )

	.dataa(!\datamem|Mux56~7_combout ),
	.datab(!\datamem|Mux56~19_combout ),
	.datac(!\datamem|Mux56~17_combout ),
	.datad(!\datamem|Mux56~21_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux16~0 .extended_lut = "off";
defparam \datamem|Mux16~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux16~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[23] (
// Equation(s):
// \datamem|read_data [23] = ( \datamem|read_data [23] & ( \i3|Memread~q  & ( \datamem|Mux16~0_combout  ) ) ) # ( !\datamem|read_data [23] & ( \i3|Memread~q  & ( \datamem|Mux16~0_combout  ) ) ) # ( \datamem|read_data [23] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux16~0_combout ),
	.datae(!\datamem|read_data [23]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[23] .extended_lut = "off";
defparam \datamem|read_data[23] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[23] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[23] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[23] .is_wysiwyg = "true";
defparam \i4|readdata[23] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[23] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[23] .is_wysiwyg = "true";
defparam \i4|result_alu_out[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[23]~23 (
// Equation(s):
// \mux3|Y[23]~23_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [23]))) # (\i4|Memtoreg~q  & (\i4|readdata [23]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [23]),
	.datac(!\i4|result_alu_out [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[23]~23 .extended_lut = "off";
defparam \mux3|Y[23]~23 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[23]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a40 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[23]~23_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_first_bit_number = 40;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_first_bit_number = 40;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[23] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a40~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[23] .is_wysiwyg = "true";
defparam \i2|readdata2[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux40~0 (
// Equation(s):
// \m2|Mux40~0_combout  = ( \i3|result_out_alu [23] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[23]~23_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [23])))) ) ) # ( !\i3|result_out_alu [23] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[23]~23_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [23])))) ) )

	.dataa(!\mux3|Y[23]~23_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [23]),
	.datae(!\i3|result_out_alu [23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux40~0 .extended_lut = "off";
defparam \m2|Mux40~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux40~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[23] (
	.clk(\clk~input_o ),
	.d(\m2|Mux40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[23] .is_wysiwyg = "true";
defparam \i3|writedata_out[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1160 (
// Equation(s):
// \datamem|mem~1160_combout  = ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[7][3]~230_combout ),
	.dataf(!\datamem|mem[3][5]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1160 .extended_lut = "off";
defparam \datamem|mem~1160 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1160 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[3][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[3][7]~1222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[3][7] .is_wysiwyg = "true";
defparam \datamem|mem[3][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1161 (
// Equation(s):
// \datamem|mem~1161_combout  = ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[39][5]~233_combout ),
	.dataf(!\datamem|mem[35][7]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1161 .extended_lut = "off";
defparam \datamem|mem~1161 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1161 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1162 (
// Equation(s):
// \datamem|mem~1162_combout  = ( \datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem~1161_combout  ) ) ) # ( 
// \datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1161_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[35][7]~1221_combout ),
	.dataf(!\datamem|mem[31][0]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1162 .extended_lut = "off";
defparam \datamem|mem~1162 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1162 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[35][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1162_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~33_combout ),
	.ena(\datamem|mem[35][7]~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[35][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[35][7] .is_wysiwyg = "true";
defparam \datamem|mem[35][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1163 (
// Equation(s):
// \datamem|mem~1163_combout  = ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[23][5]~239_combout ),
	.dataf(!\datamem|mem[19][2]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1163 .extended_lut = "off";
defparam \datamem|mem~1163 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1163 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1164 (
// Equation(s):
// \datamem|mem~1164_combout  = ( \datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem~1163_combout  ) ) ) # ( 
// \datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1163_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[19][2]~1219_combout ),
	.dataf(!\datamem|mem[15][3]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1164 .extended_lut = "off";
defparam \datamem|mem~1164 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1164 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[19][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1164_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~37_combout ),
	.ena(\datamem|mem[19][7]~1218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[19][7] .is_wysiwyg = "true";
defparam \datamem|mem[19][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1165 (
// Equation(s):
// \datamem|mem~1165_combout  = ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[55][0]~245_combout ),
	.dataf(!\datamem|mem[51][1]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1165 .extended_lut = "off";
defparam \datamem|mem~1165 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1165 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1166 (
// Equation(s):
// \datamem|mem~1166_combout  = ( \datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem~1165_combout  ) ) ) # ( 
// \datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1165_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[51][1]~1217_combout ),
	.dataf(!\datamem|mem[47][1]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1166 .extended_lut = "off";
defparam \datamem|mem~1166 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1166 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[51][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1166_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~41_combout ),
	.ena(\datamem|mem[51][7]~1216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[51][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[51][7] .is_wysiwyg = "true";
defparam \datamem|mem[51][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~13 (
// Equation(s):
// \datamem|Mux56~13_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[51][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[19][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[35][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[3][7]~q  ) ) )

	.dataa(!\datamem|mem[3][7]~q ),
	.datab(!\datamem|mem[35][7]~q ),
	.datac(!\datamem|mem[19][7]~q ),
	.datad(!\datamem|mem[51][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~13 .extended_lut = "off";
defparam \datamem|Mux56~13 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1167 (
// Equation(s):
// \datamem|mem~1167_combout  = ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[15][3]~251_combout ),
	.dataf(!\datamem|mem[11][3]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1167 .extended_lut = "off";
defparam \datamem|mem~1167 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1167 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1168 (
// Equation(s):
// \datamem|mem~1168_combout  = ( \datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem~1167_combout  ) ) ) # ( 
// \datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1167_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[11][3]~1215_combout ),
	.dataf(!\datamem|mem[7][3]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1168 .extended_lut = "off";
defparam \datamem|mem~1168 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1168 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[11][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1168_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~45_combout ),
	.ena(\datamem|mem[11][7]~1214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[11][7] .is_wysiwyg = "true";
defparam \datamem|mem[11][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1169 (
// Equation(s):
// \datamem|mem~1169_combout  = ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[47][1]~257_combout ),
	.dataf(!\datamem|mem[43][1]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1169 .extended_lut = "off";
defparam \datamem|mem~1169 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1169 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1170 (
// Equation(s):
// \datamem|mem~1170_combout  = ( \datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem~1169_combout  ) ) ) # ( 
// \datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1169_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[43][1]~1213_combout ),
	.dataf(!\datamem|mem[39][5]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1170 .extended_lut = "off";
defparam \datamem|mem~1170 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1170 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[43][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1170_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~49_combout ),
	.ena(\datamem|mem[43][7]~1212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[43][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[43][7] .is_wysiwyg = "true";
defparam \datamem|mem[43][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1171 (
// Equation(s):
// \datamem|mem~1171_combout  = ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[31][0]~263_combout ),
	.dataf(!\datamem|mem[27][3]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1171 .extended_lut = "off";
defparam \datamem|mem~1171 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1171 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1172 (
// Equation(s):
// \datamem|mem~1172_combout  = ( \datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem~1171_combout  ) ) ) # ( 
// \datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1171_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[27][3]~1211_combout ),
	.dataf(!\datamem|mem[23][5]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1172 .extended_lut = "off";
defparam \datamem|mem~1172 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1172 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[27][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1172_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~53_combout ),
	.ena(\datamem|mem[27][7]~1210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[27][7] .is_wysiwyg = "true";
defparam \datamem|mem[27][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1173 (
// Equation(s):
// \datamem|mem~1173_combout  = ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[63][5]~269_combout ),
	.dataf(!\datamem|mem[59][6]~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1173 .extended_lut = "off";
defparam \datamem|mem~1173 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1173 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1174 (
// Equation(s):
// \datamem|mem~1174_combout  = ( \datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem~1173_combout  ) ) ) # ( 
// \datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1173_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[59][6]~1209_combout ),
	.dataf(!\datamem|mem[55][0]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1174 .extended_lut = "off";
defparam \datamem|mem~1174 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1174 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[59][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1174_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~57_combout ),
	.ena(\datamem|mem[59][7]~1208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[59][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[59][7] .is_wysiwyg = "true";
defparam \datamem|mem[59][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~14 (
// Equation(s):
// \datamem|Mux56~14_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[59][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[27][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[43][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[11][7]~q  ) ) )

	.dataa(!\datamem|mem[11][7]~q ),
	.datab(!\datamem|mem[43][7]~q ),
	.datac(!\datamem|mem[27][7]~q ),
	.datad(!\datamem|mem[59][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~14 .extended_lut = "off";
defparam \datamem|Mux56~14 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1183 (
// Equation(s):
// \datamem|mem~1183_combout  = ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[15][3]~242_combout ),
	.dataf(!\datamem|mem[15][3]~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1183 .extended_lut = "off";
defparam \datamem|mem~1183 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1183 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1184 (
// Equation(s):
// \datamem|mem~1184_combout  = ( \datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem~1183_combout  ) ) ) # ( 
// \datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1183_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[15][3]~1199_combout ),
	.dataf(!\datamem|mem[15][3]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1184 .extended_lut = "off";
defparam \datamem|mem~1184 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1184 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[15][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1184_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~43_combout ),
	.ena(\datamem|mem[15][7]~1198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[15][7] .is_wysiwyg = "true";
defparam \datamem|mem[15][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1185 (
// Equation(s):
// \datamem|mem~1185_combout  = ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[47][1]~248_combout ),
	.dataf(!\datamem|mem[47][1]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1185 .extended_lut = "off";
defparam \datamem|mem~1185 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1185 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1186 (
// Equation(s):
// \datamem|mem~1186_combout  = ( \datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem~1185_combout  ) ) ) # ( 
// \datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1185_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[47][1]~1197_combout ),
	.dataf(!\datamem|mem[47][1]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1186 .extended_lut = "off";
defparam \datamem|mem~1186 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1186 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[47][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1186_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~47_combout ),
	.ena(\datamem|mem[47][7]~1196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[47][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[47][7] .is_wysiwyg = "true";
defparam \datamem|mem[47][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1187 (
// Equation(s):
// \datamem|mem~1187_combout  = ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[31][0]~236_combout ),
	.dataf(!\datamem|mem[31][0]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1187 .extended_lut = "off";
defparam \datamem|mem~1187 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1187 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1188 (
// Equation(s):
// \datamem|mem~1188_combout  = ( \datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem~1187_combout  ) ) ) # ( 
// \datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1187_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[31][0]~1195_combout ),
	.dataf(!\datamem|mem[31][0]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1188 .extended_lut = "off";
defparam \datamem|mem~1188 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1188 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[31][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1188_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~51_combout ),
	.ena(\datamem|mem[31][7]~1194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[31][7] .is_wysiwyg = "true";
defparam \datamem|mem[31][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1189 (
// Equation(s):
// \datamem|mem~1189_combout  = ( \datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [15] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [7] ) ) ) # ( 
// \datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [23] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [31] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[63][5]~1193_combout ),
	.dataf(!\datamem|mem[63][5]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1189 .extended_lut = "off";
defparam \datamem|mem~1189 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1189 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1190 (
// Equation(s):
// \datamem|mem~1190_combout  = ( \datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem~1189_combout  ) ) ) # ( 
// \datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1189_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[63][5]~1192_combout ),
	.dataf(!\datamem|mem[63][5]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1190 .extended_lut = "off";
defparam \datamem|mem~1190 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1190 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[63][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1190_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~55_combout ),
	.ena(\datamem|mem[63][7]~1191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[63][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[63][7] .is_wysiwyg = "true";
defparam \datamem|mem[63][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~16 (
// Equation(s):
// \datamem|Mux56~16_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[63][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[31][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[47][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[15][7]~q  ) ) )

	.dataa(!\datamem|mem[15][7]~q ),
	.datab(!\datamem|mem[47][7]~q ),
	.datac(!\datamem|mem[31][7]~q ),
	.datad(!\datamem|mem[63][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~16 .extended_lut = "off";
defparam \datamem|Mux56~16 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~17 (
// Equation(s):
// \datamem|Mux56~17_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~15_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~14_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~13_combout  ) ) )

	.dataa(!\datamem|Mux56~13_combout ),
	.datab(!\datamem|Mux56~14_combout ),
	.datac(!\datamem|Mux56~15_combout ),
	.datad(!\datamem|Mux56~16_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~17 .extended_lut = "off";
defparam \datamem|Mux56~17 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux24~0 (
// Equation(s):
// \datamem|Mux24~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~19_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux56~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux56~17_combout  ) ) )

	.dataa(!\datamem|Mux56~17_combout ),
	.datab(!\datamem|Mux56~21_combout ),
	.datac(!\datamem|Mux56~19_combout ),
	.datad(!\datamem|Mux56~23_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux24~0 .extended_lut = "off";
defparam \datamem|Mux24~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[31] (
// Equation(s):
// \datamem|read_data [31] = ( \datamem|read_data [31] & ( \i3|Memread~q  & ( \datamem|Mux24~0_combout  ) ) ) # ( !\datamem|read_data [31] & ( \i3|Memread~q  & ( \datamem|Mux24~0_combout  ) ) ) # ( \datamem|read_data [31] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux24~0_combout ),
	.datae(!\datamem|read_data [31]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[31] .extended_lut = "off";
defparam \datamem|read_data[31] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[31] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[31] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[31] .is_wysiwyg = "true";
defparam \i4|readdata[31] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[31] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[31] .is_wysiwyg = "true";
defparam \i4|result_alu_out[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[31]~31 (
// Equation(s):
// \mux3|Y[31]~31_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [31]))) # (\i4|Memtoreg~q  & (\i4|readdata [31]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [31]),
	.datac(!\i4|result_alu_out [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[31]~31 .extended_lut = "off";
defparam \mux3|Y[31]~31 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[31]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a32 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[31]~31_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[31] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a32~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[31] .is_wysiwyg = "true";
defparam \i2|readdata2[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux32~0 (
// Equation(s):
// \m2|Mux32~0_combout  = ( \i3|result_out_alu [31] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[31]~31_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [31])))) ) ) # ( !\i3|result_out_alu [31] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[31]~31_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [31])))) ) )

	.dataa(!\mux3|Y[31]~31_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [31]),
	.datae(!\i3|result_out_alu [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux32~0 .extended_lut = "off";
defparam \m2|Mux32~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux32~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[31] (
	.clk(\clk~input_o ),
	.d(\m2|Mux32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[31] .is_wysiwyg = "true";
defparam \i3|writedata_out[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1130 (
// Equation(s):
// \datamem|mem~1130_combout  = ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[33][3]~170_combout ),
	.dataf(!\datamem|mem[33][3]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1130 .extended_lut = "off";
defparam \datamem|mem~1130 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1130 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1131 (
// Equation(s):
// \datamem|mem~1131_combout  = ( \datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem~1130_combout  ) ) ) # ( 
// \datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1130_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[33][3]~1251_combout ),
	.dataf(!\datamem|mem[33][3]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1131 .extended_lut = "off";
defparam \datamem|mem~1131 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1131 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[33][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1131_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~34_combout ),
	.ena(\datamem|mem[33][7]~1250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[33][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[33][7] .is_wysiwyg = "true";
defparam \datamem|mem[33][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~8 (
// Equation(s):
// \datamem|Mux56~8_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[49][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[17][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[33][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[1][7]~q  ) ) )

	.dataa(!\datamem|mem[1][7]~q ),
	.datab(!\datamem|mem[33][7]~q ),
	.datac(!\datamem|mem[17][7]~q ),
	.datad(!\datamem|mem[49][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~8 .extended_lut = "off";
defparam \datamem|Mux56~8 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~12 (
// Equation(s):
// \datamem|Mux56~12_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~10_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~9_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~8_combout  ) ) )

	.dataa(!\datamem|Mux56~8_combout ),
	.datab(!\datamem|Mux56~9_combout ),
	.datac(!\datamem|Mux56~10_combout ),
	.datad(!\datamem|Mux56~11_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~12 .extended_lut = "off";
defparam \datamem|Mux56~12 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux8~0 (
// Equation(s):
// \datamem|Mux8~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~7_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux56~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux56~12_combout  ) ) )

	.dataa(!\datamem|Mux56~12_combout ),
	.datab(!\datamem|Mux56~17_combout ),
	.datac(!\datamem|Mux56~7_combout ),
	.datad(!\datamem|Mux56~19_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux8~0 .extended_lut = "off";
defparam \datamem|Mux8~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[15] (
// Equation(s):
// \datamem|read_data [15] = ( \datamem|read_data [15] & ( \i3|Memread~q  & ( \datamem|Mux8~0_combout  ) ) ) # ( !\datamem|read_data [15] & ( \i3|Memread~q  & ( \datamem|Mux8~0_combout  ) ) ) # ( \datamem|read_data [15] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux8~0_combout ),
	.datae(!\datamem|read_data [15]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[15] .extended_lut = "off";
defparam \datamem|read_data[15] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[15] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[15] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[15] .is_wysiwyg = "true";
defparam \i4|readdata[15] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[15] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[15] .is_wysiwyg = "true";
defparam \i4|result_alu_out[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[15]~15 (
// Equation(s):
// \mux3|Y[15]~15_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [15]))) # (\i4|Memtoreg~q  & (\i4|readdata [15]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [15]),
	.datac(!\i4|result_alu_out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[15]~15 .extended_lut = "off";
defparam \mux3|Y[15]~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[15]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a48 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[15]~15_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_first_bit_number = 48;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_first_bit_number = 48;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[15] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a48~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[15] .is_wysiwyg = "true";
defparam \i2|readdata2[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux48~0 (
// Equation(s):
// \m2|Mux48~0_combout  = ( \i3|result_out_alu [15] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[15]~15_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [15])))) ) ) # ( !\i3|result_out_alu [15] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[15]~15_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [15])))) ) )

	.dataa(!\mux3|Y[15]~15_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [15]),
	.datae(!\i3|result_out_alu [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux48~0 .extended_lut = "off";
defparam \m2|Mux48~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux48~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[15] (
	.clk(\clk~input_o ),
	.d(\m2|Mux48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[15] .is_wysiwyg = "true";
defparam \i3|writedata_out[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1175 (
// Equation(s):
// \datamem|mem~1175_combout  = ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[7][3]~254_combout ),
	.dataf(!\datamem|mem[7][3]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1175 .extended_lut = "off";
defparam \datamem|mem~1175 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1175 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1176 (
// Equation(s):
// \datamem|mem~1176_combout  = ( \datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem~1175_combout  ) ) ) # ( 
// \datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1175_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[7][3]~1207_combout ),
	.dataf(!\datamem|mem[7][3]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1176 .extended_lut = "off";
defparam \datamem|mem~1176 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1176 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[7][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1176_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[7][7]~1206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[7][7] .is_wysiwyg = "true";
defparam \datamem|mem[7][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1177 (
// Equation(s):
// \datamem|mem~1177_combout  = ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[39][5]~260_combout ),
	.dataf(!\datamem|mem[39][5]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1177 .extended_lut = "off";
defparam \datamem|mem~1177 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1177 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1178 (
// Equation(s):
// \datamem|mem~1178_combout  = ( \datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem~1177_combout  ) ) ) # ( 
// \datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1177_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[39][5]~1205_combout ),
	.dataf(!\datamem|mem[39][5]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1178 .extended_lut = "off";
defparam \datamem|mem~1178 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1178 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[39][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1178_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~31_combout ),
	.ena(\datamem|mem[39][7]~1204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[39][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[39][7] .is_wysiwyg = "true";
defparam \datamem|mem[39][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1179 (
// Equation(s):
// \datamem|mem~1179_combout  = ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[23][5]~266_combout ),
	.dataf(!\datamem|mem[23][5]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1179 .extended_lut = "off";
defparam \datamem|mem~1179 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1179 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1180 (
// Equation(s):
// \datamem|mem~1180_combout  = ( \datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem~1179_combout  ) ) ) # ( 
// \datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1179_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[23][5]~1203_combout ),
	.dataf(!\datamem|mem[23][5]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1180 .extended_lut = "off";
defparam \datamem|mem~1180 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1180 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[23][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1180_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~35_combout ),
	.ena(\datamem|mem[23][7]~1202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[23][7] .is_wysiwyg = "true";
defparam \datamem|mem[23][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1181 (
// Equation(s):
// \datamem|mem~1181_combout  = ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[55][0]~272_combout ),
	.dataf(!\datamem|mem[55][0]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1181 .extended_lut = "off";
defparam \datamem|mem~1181 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1181 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1182 (
// Equation(s):
// \datamem|mem~1182_combout  = ( \datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [39] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem~1181_combout  ) ) ) # ( 
// \datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [47] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [55] ) ) )

	.dataa(!\datamem|mem~1181_combout ),
	.datab(!\i3|writedata_out [39]),
	.datac(!\i3|writedata_out [55]),
	.datad(!\i3|writedata_out [47]),
	.datae(!\datamem|mem[55][0]~1201_combout ),
	.dataf(!\datamem|mem[55][0]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1182 .extended_lut = "off";
defparam \datamem|mem~1182 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~1182 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[55][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1182_combout ),
	.asdata(\i3|writedata_out [63]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~39_combout ),
	.ena(\datamem|mem[55][7]~1200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[55][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[55][7] .is_wysiwyg = "true";
defparam \datamem|mem[55][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~15 (
// Equation(s):
// \datamem|Mux56~15_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[55][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[23][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[39][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[7][7]~q  ) ) )

	.dataa(!\datamem|mem[7][7]~q ),
	.datab(!\datamem|mem[39][7]~q ),
	.datac(!\datamem|mem[23][7]~q ),
	.datad(!\datamem|mem[55][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~15 .extended_lut = "off";
defparam \datamem|Mux56~15 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~24 (
// Equation(s):
// \datamem|Mux56~24_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[3][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[35][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[51][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[19][7]~q  ) ) )

	.dataa(!\datamem|mem[19][7]~q ),
	.datab(!\datamem|mem[51][7]~q ),
	.datac(!\datamem|mem[35][7]~q ),
	.datad(!\datamem|mem[3][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~24 .extended_lut = "off";
defparam \datamem|Mux56~24 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~25 (
// Equation(s):
// \datamem|Mux56~25_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~24_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~14_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~15_combout  ) ) )

	.dataa(!\datamem|Mux56~15_combout ),
	.datab(!\datamem|Mux56~16_combout ),
	.datac(!\datamem|Mux56~14_combout ),
	.datad(!\datamem|Mux56~24_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~25 .extended_lut = "off";
defparam \datamem|Mux56~25 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~30 (
// Equation(s):
// \datamem|Mux56~30_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[6][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[38][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[54][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[22][7]~q  ) ) )

	.dataa(!\datamem|mem[22][7]~q ),
	.datab(!\datamem|mem[54][7]~q ),
	.datac(!\datamem|mem[38][7]~q ),
	.datad(!\datamem|mem[6][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~30 .extended_lut = "off";
defparam \datamem|Mux56~30 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~31 (
// Equation(s):
// \datamem|Mux56~31_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~30_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~6_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~4_combout  ) ) )

	.dataa(!\datamem|Mux56~4_combout ),
	.datab(!\datamem|Mux56~22_combout ),
	.datac(!\datamem|Mux56~6_combout ),
	.datad(!\datamem|Mux56~30_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~31 .extended_lut = "off";
defparam \datamem|Mux56~31 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~32 (
// Equation(s):
// \datamem|Mux56~32_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~31_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~27_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux56~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux56~25_combout  ) ) )

	.dataa(!\datamem|Mux56~25_combout ),
	.datab(!\datamem|Mux56~29_combout ),
	.datac(!\datamem|Mux56~27_combout ),
	.datad(!\datamem|Mux56~31_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~32 .extended_lut = "off";
defparam \datamem|Mux56~32 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[63] (
// Equation(s):
// \datamem|read_data [63] = ( \datamem|read_data [63] & ( \i3|Memread~q  & ( \datamem|Mux56~32_combout  ) ) ) # ( !\datamem|read_data [63] & ( \i3|Memread~q  & ( \datamem|Mux56~32_combout  ) ) ) # ( \datamem|read_data [63] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux56~32_combout ),
	.datae(!\datamem|read_data [63]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [63]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[63] .extended_lut = "off";
defparam \datamem|read_data[63] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[63] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[63] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[63] .is_wysiwyg = "true";
defparam \i4|readdata[63] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[63]~43 (
// Equation(s):
// \mux1|Y[63]~43_combout  = (!\i2|Alusrc~q  & ((\m2|Mux0~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\m2|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[63]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[63]~43 .extended_lut = "off";
defparam \mux1|Y[63]~43 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[63]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[63]~63_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[63] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[63] .is_wysiwyg = "true";
defparam \i2|readdata1[63] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux0~0 (
// Equation(s):
// \m1|Mux0~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [63]))) # (\m1|Mux40~5_combout  & (\mux3|Y[63]~63_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [63])) # (\m1|Mux40~5_combout  
// & ((\i3|result_out_alu [63]))) ) )

	.dataa(!\mux3|Y[63]~63_combout ),
	.datab(!\i2|readdata1 [63]),
	.datac(!\i3|result_out_alu [63]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux0~0 .extended_lut = "off";
defparam \m1|Mux0~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~237 (
// Equation(s):
// \alu|Add0~237_sumout  = SUM(( \m1|Mux0~0_combout  ) + ( !\mux1|Y[63]~43_combout  $ (((!\i2|aluop [1] & (!\i2|Branch~q )) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~246  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\i2|Branch~q ),
	.datac(!\ac|Decoder0~1_combout ),
	.datad(!\m1|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[63]~43_combout ),
	.datag(gnd),
	.cin(\alu|Add0~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~237_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~237 .extended_lut = "off";
defparam \alu|Add0~237 .lut_mask = 64'h0000D926000000FF;
defparam \alu|Add0~237 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~59 (
// Equation(s):
// \i3|result_out_alu~59_combout  = ( \ac|operation[0]~0_combout  & ( (\m1|Mux0~0_combout ) # (\mux1|Y[63]~43_combout ) ) ) # ( !\ac|operation[0]~0_combout  & ( (!\ac|Mux1~0_combout  & (((\alu|Add0~237_sumout )))) # (\ac|Mux1~0_combout  & 
// (\mux1|Y[63]~43_combout  & (\m1|Mux0~0_combout ))) ) )

	.dataa(!\mux1|Y[63]~43_combout ),
	.datab(!\m1|Mux0~0_combout ),
	.datac(!\alu|Add0~237_sumout ),
	.datad(!\ac|Mux1~0_combout ),
	.datae(!\ac|operation[0]~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~59 .extended_lut = "off";
defparam \i3|result_out_alu~59 .lut_mask = 64'h0F1177770F117777;
defparam \i3|result_out_alu~59 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[63] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[63] .is_wysiwyg = "true";
defparam \i3|result_out_alu[63] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[63] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[63] .is_wysiwyg = "true";
defparam \i4|result_alu_out[63] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[63]~63 (
// Equation(s):
// \mux3|Y[63]~63_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [63]))) # (\i4|Memtoreg~q  & (\i4|readdata [63]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [63]),
	.datac(!\i4|result_alu_out [63]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[63]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[63]~63 .extended_lut = "off";
defparam \mux3|Y[63]~63 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[63]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[63]~63_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[63] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[63] .is_wysiwyg = "true";
defparam \i2|readdata2[63] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux0~0 (
// Equation(s):
// \m2|Mux0~0_combout  = ( \i3|result_out_alu [63] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[63]~63_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [63])))) ) ) # ( !\i3|result_out_alu [63] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[63]~63_combout  & ((\m2|Mux46~5_combout )))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [63])))) ) )

	.dataa(!\mux3|Y[63]~63_combout ),
	.datab(!\i2|readdata2 [63]),
	.datac(!\m2|Mux46~4_combout ),
	.datad(!\m2|Mux46~5_combout ),
	.datae(!\i3|result_out_alu [63]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux0~0 .extended_lut = "off";
defparam \m2|Mux0~0 .lut_mask = 64'h0353F3530353F353;
defparam \m2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[63] (
	.clk(\clk~input_o ),
	.d(\m2|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[63] .is_wysiwyg = "true";
defparam \i3|writedata_out[63] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1063 (
// Equation(s):
// \datamem|mem~1063_combout  = ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[32][5]~2_combout ),
	.dataf(!\datamem|mem[32][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1063 .extended_lut = "off";
defparam \datamem|mem~1063 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1063 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1064 (
// Equation(s):
// \datamem|mem~1064_combout  = ( \i3|writedata_out [47] & ( \i3|writedata_out [55] & ( (((\datamem|Decoder4~0_combout  & \i3|writedata_out [39])) # (\datamem|Decoder2~0_combout )) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( 
// \i3|writedata_out [55] & ( (!\datamem|Decoder1~1_combout  & ((!\datamem|Decoder4~0_combout  & (\datamem|Decoder2~0_combout )) # (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [39])))) ) ) ) # ( \i3|writedata_out [47] & 
// ( !\i3|writedata_out [55] & ( ((\datamem|Decoder4~0_combout  & ((\i3|writedata_out [39]) # (\datamem|Decoder2~0_combout )))) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [47] & ( !\i3|writedata_out [55] & ( (!\datamem|Decoder1~1_combout  
// & (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [39]))) ) ) )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder4~0_combout ),
	.datac(!\datamem|Decoder2~0_combout ),
	.datad(!\i3|writedata_out [39]),
	.datae(!\i3|writedata_out [47]),
	.dataf(!\i3|writedata_out [55]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1064 .extended_lut = "off";
defparam \datamem|mem~1064 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~1064 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1065 (
// Equation(s):
// \datamem|mem~1065_combout  = ( \datamem|mem~1064_combout  & ( (!\datamem|Decoder1~0_combout ) # (\i3|writedata_out [63]) ) ) # ( !\datamem|mem~1064_combout  & ( (!\datamem|Decoder1~0_combout  & (\datamem|mem[32][5]~1_combout  & ((\datamem|mem~1063_combout 
// )))) # (\datamem|Decoder1~0_combout  & (((\i3|writedata_out [63])))) ) )

	.dataa(!\datamem|Decoder1~0_combout ),
	.datab(!\datamem|mem[32][5]~1_combout ),
	.datac(!\i3|writedata_out [63]),
	.datad(!\datamem|mem~1063_combout ),
	.datae(!\datamem|mem~1064_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1065 .extended_lut = "off";
defparam \datamem|mem~1065 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~1065 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[32][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1065_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[32][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[32][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[32][7] .is_wysiwyg = "true";
defparam \datamem|mem[32][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux0~0 (
// Equation(s):
// \datamem|Mux0~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[48][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[16][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[32][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[0][7]~q  ) ) )

	.dataa(!\datamem|mem[0][7]~q ),
	.datab(!\datamem|mem[32][7]~q ),
	.datac(!\datamem|mem[16][7]~q ),
	.datad(!\datamem|mem[48][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux0~0 .extended_lut = "off";
defparam \datamem|Mux0~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux0~1 (
// Equation(s):
// \datamem|Mux0~1_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~1_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~0_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux0~0_combout  ) ) )

	.dataa(!\datamem|Mux0~0_combout ),
	.datab(!\datamem|Mux56~0_combout ),
	.datac(!\datamem|Mux56~1_combout ),
	.datad(!\datamem|Mux56~2_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux0~1 .extended_lut = "off";
defparam \datamem|Mux0~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux0~2 (
// Equation(s):
// \datamem|Mux0~2_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~12_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux56~7_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux0~1_combout  ) ) )

	.dataa(!\datamem|Mux0~1_combout ),
	.datab(!\datamem|Mux56~7_combout ),
	.datac(!\datamem|Mux56~12_combout ),
	.datad(!\datamem|Mux56~17_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux0~2 .extended_lut = "off";
defparam \datamem|Mux0~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[7] (
// Equation(s):
// \datamem|read_data [7] = ( \datamem|read_data [7] & ( \i3|Memread~q  & ( \datamem|Mux0~2_combout  ) ) ) # ( !\datamem|read_data [7] & ( \i3|Memread~q  & ( \datamem|Mux0~2_combout  ) ) ) # ( \datamem|read_data [7] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux0~2_combout ),
	.datae(!\datamem|read_data [7]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[7] .extended_lut = "off";
defparam \datamem|read_data[7] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[7] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[7] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[7] .is_wysiwyg = "true";
defparam \i4|readdata[7] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[7] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[7] .is_wysiwyg = "true";
defparam \i4|result_alu_out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[7]~7 (
// Equation(s):
// \mux3|Y[7]~7_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [7]))) # (\i4|Memtoreg~q  & (\i4|readdata [7]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [7]),
	.datac(!\i4|result_alu_out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[7]~7 .extended_lut = "off";
defparam \mux3|Y[7]~7 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[7]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux56~0 (
// Equation(s):
// \m2|Mux56~0_combout  = ( \i3|result_out_alu [7] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[7]~7_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [7])))) ) ) # ( !\i3|result_out_alu [7] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[7]~7_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [7])))) ) )

	.dataa(!\mux3|Y[7]~7_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [7]),
	.datae(!\i3|result_out_alu [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux56~0 .extended_lut = "off";
defparam \m2|Mux56~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux56~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[7] (
	.clk(\clk~input_o ),
	.d(\m2|Mux56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[7] .is_wysiwyg = "true";
defparam \i3|writedata_out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~1084 (
// Equation(s):
// \datamem|mem~1084_combout  = ( \datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [7] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [15] ) ) ) # ( 
// \datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [31] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [23] ) ) )

	.dataa(!\i3|writedata_out [7]),
	.datab(!\i3|writedata_out [15]),
	.datac(!\i3|writedata_out [31]),
	.datad(!\i3|writedata_out [23]),
	.datae(!\datamem|mem[8][6]~53_combout ),
	.dataf(!\datamem|mem[4][4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~1084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~1084 .extended_lut = "off";
defparam \datamem|mem~1084 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~1084 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[4][7] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~1084_combout ),
	.asdata(\i3|writedata_out [39]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder4~7_combout ),
	.ena(\datamem|mem[4][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[4][7] .is_wysiwyg = "true";
defparam \datamem|mem[4][7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~1 (
// Equation(s):
// \datamem|Mux56~1_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[52][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[20][7]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[36][7]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[4][7]~q  ) ) )

	.dataa(!\datamem|mem[4][7]~q ),
	.datab(!\datamem|mem[36][7]~q ),
	.datac(!\datamem|mem[20][7]~q ),
	.datad(!\datamem|mem[52][7]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~1 .extended_lut = "off";
defparam \datamem|Mux56~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux56~19 (
// Equation(s):
// \datamem|Mux56~19_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux56~0_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux56~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux56~1_combout  ) ) )

	.dataa(!\datamem|Mux56~1_combout ),
	.datab(!\datamem|Mux56~2_combout ),
	.datac(!\datamem|Mux56~0_combout ),
	.datad(!\datamem|Mux56~18_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux56~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux56~19 .extended_lut = "off";
defparam \datamem|Mux56~19 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux56~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux32~0 (
// Equation(s):
// \datamem|Mux32~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux56~21_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux56~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux56~19_combout  ) ) )

	.dataa(!\datamem|Mux56~19_combout ),
	.datab(!\datamem|Mux56~23_combout ),
	.datac(!\datamem|Mux56~21_combout ),
	.datad(!\datamem|Mux56~25_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux32~0 .extended_lut = "off";
defparam \datamem|Mux32~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux32~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[39] (
// Equation(s):
// \datamem|read_data [39] = ( \datamem|read_data [39] & ( \i3|Memread~q  & ( \datamem|Mux32~0_combout  ) ) ) # ( !\datamem|read_data [39] & ( \i3|Memread~q  & ( \datamem|Mux32~0_combout  ) ) ) # ( \datamem|read_data [39] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux32~0_combout ),
	.datae(!\datamem|read_data [39]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [39]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[39] .extended_lut = "off";
defparam \datamem|read_data[39] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[39] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[39] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[39] .is_wysiwyg = "true";
defparam \i4|readdata[39] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[39] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[39] .is_wysiwyg = "true";
defparam \i4|result_alu_out[39] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[39]~39 (
// Equation(s):
// \mux3|Y[39]~39_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [39]))) # (\i4|Memtoreg~q  & (\i4|readdata [39]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [39]),
	.datac(!\i4|result_alu_out [39]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[39]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[39]~39 .extended_lut = "off";
defparam \mux3|Y[39]~39 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[39]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[39]~39_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[39] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[39] .is_wysiwyg = "true";
defparam \i2|readdata1[39] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux24~0 (
// Equation(s):
// \m1|Mux24~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [39]))) # (\m1|Mux40~5_combout  & (\mux3|Y[39]~39_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [39])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [39]))) ) )

	.dataa(!\mux3|Y[39]~39_combout ),
	.datab(!\i2|readdata1 [39]),
	.datac(!\i3|result_out_alu [39]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux24~0 .extended_lut = "off";
defparam \m1|Mux24~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux24~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~185 (
// Equation(s):
// \alu|Add0~185_sumout  = SUM(( \m1|Mux23~0_combout  ) + ( !\mux1|Y[40]~28_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~194  ))
// \alu|Add0~186  = CARRY(( \m1|Mux23~0_combout  ) + ( !\mux1|Y[40]~28_combout  $ (((!\i2|aluop [1] & ((!\i2|Branch~q ))) # (\i2|aluop [1] & ((!\ac|Decoder0~1_combout ) # (\i2|Branch~q ))))) ) + ( \alu|Add0~194  ))

	.dataa(!\i2|aluop [1]),
	.datab(!\ac|Decoder0~1_combout ),
	.datac(!\i2|Branch~q ),
	.datad(!\m1|Mux23~0_combout ),
	.datae(gnd),
	.dataf(!\mux1|Y[40]~28_combout ),
	.datag(gnd),
	.cin(\alu|Add0~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~185_sumout ),
	.cout(\alu|Add0~186 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~185 .extended_lut = "off";
defparam \alu|Add0~185 .lut_mask = 64'h0000E51A000000FF;
defparam \alu|Add0~185 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~46 (
// Equation(s):
// \i3|result_out_alu~46_combout  = ( \alu|Add0~185_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[40]~28_combout  & \m1|Mux23~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux23~0_combout )) # 
// (\mux1|Y[40]~28_combout ))) ) ) # ( !\alu|Add0~185_sumout  & ( (!\mux1|Y[40]~28_combout  & (\m1|Mux23~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[40]~28_combout  & (((\m1|Mux23~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[40]~28_combout ),
	.datab(!\m1|Mux23~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~185_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~46 .extended_lut = "off";
defparam \i3|result_out_alu~46 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~46 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[40] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[40] .is_wysiwyg = "true";
defparam \i3|result_out_alu[40] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux23~0 (
// Equation(s):
// \m2|Mux23~0_combout  = ( \i3|result_out_alu [40] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[40]~40_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [40])))) ) ) # ( !\i3|result_out_alu [40] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[40]~40_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [40])))) ) )

	.dataa(!\mux3|Y[40]~40_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [40]),
	.datae(!\i3|result_out_alu [40]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux23~0 .extended_lut = "off";
defparam \m2|Mux23~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux23~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[40] (
	.clk(\clk~input_o ),
	.d(\m2|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[40] .is_wysiwyg = "true";
defparam \i3|writedata_out[40] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~140 (
// Equation(s):
// \datamem|mem~140_combout  = ( \datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \datamem|mem~137_combout  ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [32] ) ) ) # ( 
// \datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [48] ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [40] ) ) )

	.dataa(!\datamem|mem~137_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[6][0]~138_combout ),
	.dataf(!\datamem|mem[6][0]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~140 .extended_lut = "off";
defparam \datamem|mem~140 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~140 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[6][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[6][7]~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[6][0] .is_wysiwyg = "true";
defparam \datamem|mem[6][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~143 (
// Equation(s):
// \datamem|mem~143_combout  = ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[42][0]~121_combout ),
	.dataf(!\datamem|mem[38][3]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~143 .extended_lut = "off";
defparam \datamem|mem~143 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~143 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~144 (
// Equation(s):
// \datamem|mem~144_combout  = ( \datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem~143_combout  ) ) ) # ( 
// \datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~143_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[38][3]~1267_combout ),
	.dataf(!\datamem|mem[34][0]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~144 .extended_lut = "off";
defparam \datamem|mem~144 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~144 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[38][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~144_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~2_combout ),
	.ena(\datamem|mem[38][7]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[38][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[38][0] .is_wysiwyg = "true";
defparam \datamem|mem[38][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~147 (
// Equation(s):
// \datamem|mem~147_combout  = ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[26][2]~127_combout ),
	.dataf(!\datamem|mem[22][6]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~147 .extended_lut = "off";
defparam \datamem|mem~147 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~147 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~148 (
// Equation(s):
// \datamem|mem~148_combout  = ( \datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem~147_combout  ) ) ) # ( 
// \datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~147_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[22][6]~1265_combout ),
	.dataf(!\datamem|mem[18][4]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~148 .extended_lut = "off";
defparam \datamem|mem~148 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~148 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[22][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~148_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~6_combout ),
	.ena(\datamem|mem[22][7]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[22][0] .is_wysiwyg = "true";
defparam \datamem|mem[22][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~151 (
// Equation(s):
// \datamem|mem~151_combout  = ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[58][7]~133_combout ),
	.dataf(!\datamem|mem[54][1]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~151 .extended_lut = "off";
defparam \datamem|mem~151 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~151 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~152 (
// Equation(s):
// \datamem|mem~152_combout  = ( \datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem~151_combout  ) ) ) # ( 
// \datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~151_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[54][1]~1263_combout ),
	.dataf(!\datamem|mem[50][3]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~152 .extended_lut = "off";
defparam \datamem|mem~152 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~152 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[54][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~152_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~10_combout ),
	.ena(\datamem|mem[54][7]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[54][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[54][0] .is_wysiwyg = "true";
defparam \datamem|mem[54][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~5 (
// Equation(s):
// \datamem|Mux63~5_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[54][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[22][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[38][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[6][0]~q  ) ) )

	.dataa(!\datamem|mem[6][0]~q ),
	.datab(!\datamem|mem[38][0]~q ),
	.datac(!\datamem|mem[22][0]~q ),
	.datad(!\datamem|mem[54][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~5 .extended_lut = "off";
defparam \datamem|Mux63~5 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~155 (
// Equation(s):
// \datamem|mem~155_combout  = ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[18][4]~103_combout ),
	.dataf(!\datamem|mem[14][6]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~155 .extended_lut = "off";
defparam \datamem|mem~155 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~155 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~156 (
// Equation(s):
// \datamem|mem~156_combout  = ( \datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem~155_combout  ) ) ) # ( 
// \datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~155_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[14][6]~1261_combout ),
	.dataf(!\datamem|mem[10][6]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~156 .extended_lut = "off";
defparam \datamem|mem~156 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~156 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[14][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~156_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~14_combout ),
	.ena(\datamem|mem[14][7]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[14][0] .is_wysiwyg = "true";
defparam \datamem|mem[14][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~159 (
// Equation(s):
// \datamem|mem~159_combout  = ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[50][3]~109_combout ),
	.dataf(!\datamem|mem[46][4]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~159 .extended_lut = "off";
defparam \datamem|mem~159 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~159 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~160 (
// Equation(s):
// \datamem|mem~160_combout  = ( \datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem~159_combout  ) ) ) # ( 
// \datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~159_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[46][4]~1259_combout ),
	.dataf(!\datamem|mem[42][0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~160 .extended_lut = "off";
defparam \datamem|mem~160 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~160 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[46][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~160_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~18_combout ),
	.ena(\datamem|mem[46][7]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[46][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[46][0] .is_wysiwyg = "true";
defparam \datamem|mem[46][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~163 (
// Equation(s):
// \datamem|mem~163_combout  = ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[34][0]~97_combout ),
	.dataf(!\datamem|mem[30][5]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~163 .extended_lut = "off";
defparam \datamem|mem~163 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~163 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~164 (
// Equation(s):
// \datamem|mem~164_combout  = ( \datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem~163_combout  ) ) ) # ( 
// \datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~163_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[30][5]~1257_combout ),
	.dataf(!\datamem|mem[26][2]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~164 .extended_lut = "off";
defparam \datamem|mem~164 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~164 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[30][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~164_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~22_combout ),
	.ena(\datamem|mem[30][7]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[30][0] .is_wysiwyg = "true";
defparam \datamem|mem[30][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~167 (
// Equation(s):
// \datamem|mem~167_combout  = ( \datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [8] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [0] ) ) ) # ( 
// \datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [16] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [24] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[62][4]~1255_combout ),
	.dataf(!\datamem|mem[62][4]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~167 .extended_lut = "off";
defparam \datamem|mem~167 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~167 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~168 (
// Equation(s):
// \datamem|mem~168_combout  = ( \datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem~167_combout  ) ) ) # ( 
// \datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~167_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[62][4]~1254_combout ),
	.dataf(!\datamem|mem[58][7]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~168 .extended_lut = "off";
defparam \datamem|mem~168 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~168 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[62][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~168_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~26_combout ),
	.ena(\datamem|mem[62][7]~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[62][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[62][0] .is_wysiwyg = "true";
defparam \datamem|mem[62][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~6 (
// Equation(s):
// \datamem|Mux63~6_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[62][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[30][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[46][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[14][0]~q  ) ) )

	.dataa(!\datamem|mem[14][0]~q ),
	.datab(!\datamem|mem[46][0]~q ),
	.datac(!\datamem|mem[30][0]~q ),
	.datad(!\datamem|mem[62][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~6 .extended_lut = "off";
defparam \datamem|Mux63~6 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~114 (
// Equation(s):
// \datamem|mem~114_combout  = ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[10][6]~112_combout ),
	.dataf(!\datamem|mem[10][6]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~114 .extended_lut = "off";
defparam \datamem|mem~114 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~114 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~116 (
// Equation(s):
// \datamem|mem~116_combout  = ( \datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem~114_combout  ) ) ) # ( 
// \datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~114_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[10][6]~1275_combout ),
	.dataf(!\datamem|mem[10][6]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~116 .extended_lut = "off";
defparam \datamem|mem~116 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~116 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[10][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~116_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~13_combout ),
	.ena(\datamem|mem[10][7]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[10][0] .is_wysiwyg = "true";
defparam \datamem|mem[10][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~120 (
// Equation(s):
// \datamem|mem~120_combout  = ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[42][0]~118_combout ),
	.dataf(!\datamem|mem[42][0]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~120 .extended_lut = "off";
defparam \datamem|mem~120 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~120 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~122 (
// Equation(s):
// \datamem|mem~122_combout  = ( \datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem~120_combout  ) ) ) # ( 
// \datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~120_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[42][0]~1273_combout ),
	.dataf(!\datamem|mem[42][0]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~122 .extended_lut = "off";
defparam \datamem|mem~122 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~122 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[42][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~122_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~17_combout ),
	.ena(\datamem|mem[42][7]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[42][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[42][0] .is_wysiwyg = "true";
defparam \datamem|mem[42][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~126 (
// Equation(s):
// \datamem|mem~126_combout  = ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[26][2]~124_combout ),
	.dataf(!\datamem|mem[26][2]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~126 .extended_lut = "off";
defparam \datamem|mem~126 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~126 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~128 (
// Equation(s):
// \datamem|mem~128_combout  = ( \datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem~126_combout  ) ) ) # ( 
// \datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~126_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[26][2]~1271_combout ),
	.dataf(!\datamem|mem[26][2]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~128 .extended_lut = "off";
defparam \datamem|mem~128 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~128 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[26][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~128_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~21_combout ),
	.ena(\datamem|mem[26][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[26][0] .is_wysiwyg = "true";
defparam \datamem|mem[26][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~132 (
// Equation(s):
// \datamem|mem~132_combout  = ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[58][7]~130_combout ),
	.dataf(!\datamem|mem[58][7]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~132 .extended_lut = "off";
defparam \datamem|mem~132 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~132 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~134 (
// Equation(s):
// \datamem|mem~134_combout  = ( \datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem~132_combout  ) ) ) # ( 
// \datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~132_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[58][7]~1269_combout ),
	.dataf(!\datamem|mem[58][7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~134 .extended_lut = "off";
defparam \datamem|mem~134 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~134 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[58][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~134_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~25_combout ),
	.ena(\datamem|mem[58][7]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[58][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[58][0] .is_wysiwyg = "true";
defparam \datamem|mem[58][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~4 (
// Equation(s):
// \datamem|Mux63~4_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[58][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[26][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[42][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[10][0]~q  ) ) )

	.dataa(!\datamem|mem[10][0]~q ),
	.datab(!\datamem|mem[42][0]~q ),
	.datac(!\datamem|mem[26][0]~q ),
	.datad(!\datamem|mem[58][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~4 .extended_lut = "off";
defparam \datamem|Mux63~4 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~102 (
// Equation(s):
// \datamem|mem~102_combout  = ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[18][4]~100_combout ),
	.dataf(!\datamem|mem[18][4]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~102 .extended_lut = "off";
defparam \datamem|mem~102 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~102 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~104 (
// Equation(s):
// \datamem|mem~104_combout  = ( \datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem~102_combout  ) ) ) # ( 
// \datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~102_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[18][4]~1279_combout ),
	.dataf(!\datamem|mem[18][4]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~104 .extended_lut = "off";
defparam \datamem|mem~104 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~104 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[18][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~104_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~5_combout ),
	.ena(\datamem|mem[18][7]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[18][0] .is_wysiwyg = "true";
defparam \datamem|mem[18][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~108 (
// Equation(s):
// \datamem|mem~108_combout  = ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[50][3]~106_combout ),
	.dataf(!\datamem|mem[50][3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~108 .extended_lut = "off";
defparam \datamem|mem~108 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~108 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~110 (
// Equation(s):
// \datamem|mem~110_combout  = ( \datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem~108_combout  ) ) ) # ( 
// \datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~108_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[50][3]~1277_combout ),
	.dataf(!\datamem|mem[50][3]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~110 .extended_lut = "off";
defparam \datamem|mem~110 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~110 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[50][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~110_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~9_combout ),
	.ena(\datamem|mem[50][7]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[50][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[50][0] .is_wysiwyg = "true";
defparam \datamem|mem[50][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~22 (
// Equation(s):
// \datamem|Mux63~22_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[2][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[34][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[50][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[18][0]~q  ) ) )

	.dataa(!\datamem|mem[18][0]~q ),
	.datab(!\datamem|mem[50][0]~q ),
	.datac(!\datamem|mem[34][0]~q ),
	.datad(!\datamem|mem[2][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~22 .extended_lut = "off";
defparam \datamem|Mux63~22 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~23 (
// Equation(s):
// \datamem|Mux63~23_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~4_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~5_combout  ) ) )

	.dataa(!\datamem|Mux63~5_combout ),
	.datab(!\datamem|Mux63~6_combout ),
	.datac(!\datamem|Mux63~4_combout ),
	.datad(!\datamem|Mux63~22_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~23 .extended_lut = "off";
defparam \datamem|Mux63~23 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~25 (
// Equation(s):
// \datamem|mem~25_combout  = ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( \datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[8][6]~23_combout  & ( !\datamem|mem[8][6]~24_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[8][6]~23_combout ),
	.dataf(!\datamem|mem[8][6]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~25 .extended_lut = "off";
defparam \datamem|mem~25 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~26 (
// Equation(s):
// \datamem|mem~26_combout  = ( \datamem|Decoder4~3_combout  & ( \datamem|Decoder2~6_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|Decoder4~3_combout  & ( \datamem|Decoder2~6_combout  & ( (!\datamem|Decoder1~13_combout  & ((\i3|writedata_out 
// [48]))) # (\datamem|Decoder1~13_combout  & (\i3|writedata_out [40])) ) ) ) # ( \datamem|Decoder4~3_combout  & ( !\datamem|Decoder2~6_combout  & ( (!\datamem|Decoder1~13_combout  & (\i3|writedata_out [32])) # (\datamem|Decoder1~13_combout  & 
// ((\i3|writedata_out [40]))) ) ) ) # ( !\datamem|Decoder4~3_combout  & ( !\datamem|Decoder2~6_combout  & ( (\i3|writedata_out [40] & \datamem|Decoder1~13_combout ) ) ) )

	.dataa(!\i3|writedata_out [32]),
	.datab(!\i3|writedata_out [40]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\datamem|Decoder1~13_combout ),
	.datae(!\datamem|Decoder4~3_combout ),
	.dataf(!\datamem|Decoder2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~26 .extended_lut = "off";
defparam \datamem|mem~26 .lut_mask = 64'h003355330F333333;
defparam \datamem|mem~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~27 (
// Equation(s):
// \datamem|mem~27_combout  = ( \datamem|mem~26_combout  & ( (!\datamem|Decoder1~12_combout ) # (\i3|writedata_out [56]) ) ) # ( !\datamem|mem~26_combout  & ( (!\datamem|Decoder1~12_combout  & (((\datamem|mem[8][6]~22_combout  & \datamem|mem~25_combout )))) 
// # (\datamem|Decoder1~12_combout  & (\i3|writedata_out [56])) ) )

	.dataa(!\i3|writedata_out [56]),
	.datab(!\datamem|Decoder1~12_combout ),
	.datac(!\datamem|mem[8][6]~22_combout ),
	.datad(!\datamem|mem~25_combout ),
	.datae(!\datamem|mem~26_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~27 .extended_lut = "off";
defparam \datamem|mem~27 .lut_mask = 64'h111DDDDD111DDDDD;
defparam \datamem|mem~27 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[8][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[8][7]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[8][0] .is_wysiwyg = "true";
defparam \datamem|mem[8][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~33 (
// Equation(s):
// \datamem|mem~33_combout  = ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( \datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[40][4]~31_combout  & ( !\datamem|mem[40][4]~32_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[40][4]~31_combout ),
	.dataf(!\datamem|mem[40][4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~33 .extended_lut = "off";
defparam \datamem|mem~33 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~34 (
// Equation(s):
// \datamem|mem~34_combout  = ( \datamem|Decoder4~4_combout  & ( \datamem|Decoder2~8_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|Decoder4~4_combout  & ( \datamem|Decoder2~8_combout  & ( (!\datamem|Decoder1~17_combout  & ((\i3|writedata_out 
// [48]))) # (\datamem|Decoder1~17_combout  & (\i3|writedata_out [40])) ) ) ) # ( \datamem|Decoder4~4_combout  & ( !\datamem|Decoder2~8_combout  & ( (!\datamem|Decoder1~17_combout  & (\i3|writedata_out [32])) # (\datamem|Decoder1~17_combout  & 
// ((\i3|writedata_out [40]))) ) ) ) # ( !\datamem|Decoder4~4_combout  & ( !\datamem|Decoder2~8_combout  & ( (\i3|writedata_out [40] & \datamem|Decoder1~17_combout ) ) ) )

	.dataa(!\i3|writedata_out [32]),
	.datab(!\i3|writedata_out [40]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\datamem|Decoder1~17_combout ),
	.datae(!\datamem|Decoder4~4_combout ),
	.dataf(!\datamem|Decoder2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~34 .extended_lut = "off";
defparam \datamem|mem~34 .lut_mask = 64'h003355330F333333;
defparam \datamem|mem~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~35 (
// Equation(s):
// \datamem|mem~35_combout  = ( \datamem|mem~34_combout  & ( (!\datamem|Decoder1~16_combout ) # (\i3|writedata_out [56]) ) ) # ( !\datamem|mem~34_combout  & ( (!\datamem|Decoder1~16_combout  & (((\datamem|mem[40][4]~30_combout  & \datamem|mem~33_combout )))) 
// # (\datamem|Decoder1~16_combout  & (\i3|writedata_out [56])) ) )

	.dataa(!\i3|writedata_out [56]),
	.datab(!\datamem|Decoder1~16_combout ),
	.datac(!\datamem|mem[40][4]~30_combout ),
	.datad(!\datamem|mem~33_combout ),
	.datae(!\datamem|mem~34_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~35 .extended_lut = "off";
defparam \datamem|mem~35 .lut_mask = 64'h111DDDDD111DDDDD;
defparam \datamem|mem~35 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[40][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[40][7]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[40][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[40][0] .is_wysiwyg = "true";
defparam \datamem|mem[40][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~40 (
// Equation(s):
// \datamem|mem~40_combout  = ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( \datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[24][1]~38_combout  & ( !\datamem|mem[24][1]~39_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[24][1]~38_combout ),
	.dataf(!\datamem|mem[24][1]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~40 .extended_lut = "off";
defparam \datamem|mem~40 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~41 (
// Equation(s):
// \datamem|mem~41_combout  = ( \datamem|Decoder4~5_combout  & ( \datamem|Decoder2~10_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|Decoder4~5_combout  & ( \datamem|Decoder2~10_combout  & ( (!\datamem|Decoder1~21_combout  & ((\i3|writedata_out 
// [48]))) # (\datamem|Decoder1~21_combout  & (\i3|writedata_out [40])) ) ) ) # ( \datamem|Decoder4~5_combout  & ( !\datamem|Decoder2~10_combout  & ( (!\datamem|Decoder1~21_combout  & (\i3|writedata_out [32])) # (\datamem|Decoder1~21_combout  & 
// ((\i3|writedata_out [40]))) ) ) ) # ( !\datamem|Decoder4~5_combout  & ( !\datamem|Decoder2~10_combout  & ( (\i3|writedata_out [40] & \datamem|Decoder1~21_combout ) ) ) )

	.dataa(!\i3|writedata_out [32]),
	.datab(!\i3|writedata_out [40]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\datamem|Decoder1~21_combout ),
	.datae(!\datamem|Decoder4~5_combout ),
	.dataf(!\datamem|Decoder2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~41 .extended_lut = "off";
defparam \datamem|mem~41 .lut_mask = 64'h003355330F333333;
defparam \datamem|mem~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~42 (
// Equation(s):
// \datamem|mem~42_combout  = ( \datamem|mem~41_combout  & ( (!\datamem|Decoder1~20_combout ) # (\i3|writedata_out [56]) ) ) # ( !\datamem|mem~41_combout  & ( (!\datamem|Decoder1~20_combout  & (((\datamem|mem[24][1]~37_combout  & \datamem|mem~40_combout )))) 
// # (\datamem|Decoder1~20_combout  & (\i3|writedata_out [56])) ) )

	.dataa(!\i3|writedata_out [56]),
	.datab(!\datamem|Decoder1~20_combout ),
	.datac(!\datamem|mem[24][1]~37_combout ),
	.datad(!\datamem|mem~40_combout ),
	.datae(!\datamem|mem~41_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~42 .extended_lut = "off";
defparam \datamem|mem~42 .lut_mask = 64'h111DDDDD111DDDDD;
defparam \datamem|mem~42 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[24][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[24][7]~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[24][0] .is_wysiwyg = "true";
defparam \datamem|mem[24][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~48 (
// Equation(s):
// \datamem|mem~48_combout  = ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( \datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[56][1]~46_combout  & ( !\datamem|mem[56][1]~47_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[56][1]~46_combout ),
	.dataf(!\datamem|mem[56][1]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~48 .extended_lut = "off";
defparam \datamem|mem~48 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~49 (
// Equation(s):
// \datamem|mem~49_combout  = ( \datamem|Decoder4~6_combout  & ( \datamem|Decoder2~12_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|Decoder4~6_combout  & ( \datamem|Decoder2~12_combout  & ( (!\datamem|Decoder1~25_combout  & ((\i3|writedata_out 
// [48]))) # (\datamem|Decoder1~25_combout  & (\i3|writedata_out [40])) ) ) ) # ( \datamem|Decoder4~6_combout  & ( !\datamem|Decoder2~12_combout  & ( (!\datamem|Decoder1~25_combout  & (\i3|writedata_out [32])) # (\datamem|Decoder1~25_combout  & 
// ((\i3|writedata_out [40]))) ) ) ) # ( !\datamem|Decoder4~6_combout  & ( !\datamem|Decoder2~12_combout  & ( (\i3|writedata_out [40] & \datamem|Decoder1~25_combout ) ) ) )

	.dataa(!\i3|writedata_out [32]),
	.datab(!\i3|writedata_out [40]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\datamem|Decoder1~25_combout ),
	.datae(!\datamem|Decoder4~6_combout ),
	.dataf(!\datamem|Decoder2~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~49 .extended_lut = "off";
defparam \datamem|mem~49 .lut_mask = 64'h003355330F333333;
defparam \datamem|mem~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~50 (
// Equation(s):
// \datamem|mem~50_combout  = ( \datamem|mem~49_combout  & ( (!\datamem|Decoder1~24_combout ) # (\i3|writedata_out [56]) ) ) # ( !\datamem|mem~49_combout  & ( (!\datamem|Decoder1~24_combout  & (((\datamem|mem[56][1]~45_combout  & \datamem|mem~48_combout )))) 
// # (\datamem|Decoder1~24_combout  & (\i3|writedata_out [56])) ) )

	.dataa(!\i3|writedata_out [56]),
	.datab(!\datamem|Decoder1~24_combout ),
	.datac(!\datamem|mem[56][1]~45_combout ),
	.datad(!\datamem|mem~48_combout ),
	.datae(!\datamem|mem~49_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~50 .extended_lut = "off";
defparam \datamem|mem~50 .lut_mask = 64'h111DDDDD111DDDDD;
defparam \datamem|mem~50 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[56][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[56][7]~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[56][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[56][0] .is_wysiwyg = "true";
defparam \datamem|mem[56][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~0 (
// Equation(s):
// \datamem|Mux63~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[56][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[24][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[40][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[8][0]~q  ) ) )

	.dataa(!\datamem|mem[8][0]~q ),
	.datab(!\datamem|mem[40][0]~q ),
	.datac(!\datamem|mem[24][0]~q ),
	.datad(!\datamem|mem[56][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~0 .extended_lut = "off";
defparam \datamem|Mux63~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~11 (
// Equation(s):
// \datamem|mem~11_combout  = ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( \datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[16][2]~9_combout  & ( !\datamem|mem[16][2]~10_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[16][2]~9_combout ),
	.dataf(!\datamem|mem[16][2]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~11 .extended_lut = "off";
defparam \datamem|mem~11 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~12 (
// Equation(s):
// \datamem|mem~12_combout  = ( \datamem|Decoder4~1_combout  & ( \datamem|Decoder2~2_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|Decoder4~1_combout  & ( \datamem|Decoder2~2_combout  & ( (!\datamem|Decoder1~5_combout  & ((\i3|writedata_out [48]))) 
// # (\datamem|Decoder1~5_combout  & (\i3|writedata_out [40])) ) ) ) # ( \datamem|Decoder4~1_combout  & ( !\datamem|Decoder2~2_combout  & ( (!\datamem|Decoder1~5_combout  & (\i3|writedata_out [32])) # (\datamem|Decoder1~5_combout  & ((\i3|writedata_out 
// [40]))) ) ) ) # ( !\datamem|Decoder4~1_combout  & ( !\datamem|Decoder2~2_combout  & ( (\i3|writedata_out [40] & \datamem|Decoder1~5_combout ) ) ) )

	.dataa(!\i3|writedata_out [32]),
	.datab(!\i3|writedata_out [40]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\datamem|Decoder1~5_combout ),
	.datae(!\datamem|Decoder4~1_combout ),
	.dataf(!\datamem|Decoder2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~12 .extended_lut = "off";
defparam \datamem|mem~12 .lut_mask = 64'h003355330F333333;
defparam \datamem|mem~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~13 (
// Equation(s):
// \datamem|mem~13_combout  = ( \datamem|mem~12_combout  & ( (!\i3|writedata_out [56] & \datamem|Decoder1~4_combout ) ) ) # ( !\datamem|mem~12_combout  & ( (!\datamem|Decoder1~4_combout  & (((!\datamem|mem[16][2]~8_combout ) # (!\datamem|mem~11_combout )))) 
// # (\datamem|Decoder1~4_combout  & (!\i3|writedata_out [56])) ) )

	.dataa(!\i3|writedata_out [56]),
	.datab(!\datamem|Decoder1~4_combout ),
	.datac(!\datamem|mem[16][2]~8_combout ),
	.datad(!\datamem|mem~11_combout ),
	.datae(!\datamem|mem~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~13 .extended_lut = "off";
defparam \datamem|mem~13 .lut_mask = 64'hEEE22222EEE22222;
defparam \datamem|mem~13 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[16][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[16][7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[16][0] .is_wysiwyg = "true";
defparam \datamem|mem[16][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~18 (
// Equation(s):
// \datamem|mem~18_combout  = ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( \datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[48][7]~16_combout  & ( !\datamem|mem[48][7]~17_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[48][7]~16_combout ),
	.dataf(!\datamem|mem[48][7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~18 .extended_lut = "off";
defparam \datamem|mem~18 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~19 (
// Equation(s):
// \datamem|mem~19_combout  = ( \datamem|Decoder4~2_combout  & ( \datamem|Decoder2~4_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|Decoder4~2_combout  & ( \datamem|Decoder2~4_combout  & ( (!\datamem|Decoder1~9_combout  & ((\i3|writedata_out [48]))) 
// # (\datamem|Decoder1~9_combout  & (\i3|writedata_out [40])) ) ) ) # ( \datamem|Decoder4~2_combout  & ( !\datamem|Decoder2~4_combout  & ( (!\datamem|Decoder1~9_combout  & (\i3|writedata_out [32])) # (\datamem|Decoder1~9_combout  & ((\i3|writedata_out 
// [40]))) ) ) ) # ( !\datamem|Decoder4~2_combout  & ( !\datamem|Decoder2~4_combout  & ( (\i3|writedata_out [40] & \datamem|Decoder1~9_combout ) ) ) )

	.dataa(!\i3|writedata_out [32]),
	.datab(!\i3|writedata_out [40]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\datamem|Decoder1~9_combout ),
	.datae(!\datamem|Decoder4~2_combout ),
	.dataf(!\datamem|Decoder2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~19 .extended_lut = "off";
defparam \datamem|mem~19 .lut_mask = 64'h003355330F333333;
defparam \datamem|mem~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~20 (
// Equation(s):
// \datamem|mem~20_combout  = ( \datamem|mem~19_combout  & ( (!\i3|writedata_out [56] & \datamem|Decoder1~8_combout ) ) ) # ( !\datamem|mem~19_combout  & ( (!\datamem|Decoder1~8_combout  & (((!\datamem|mem[48][7]~15_combout ) # (!\datamem|mem~18_combout )))) 
// # (\datamem|Decoder1~8_combout  & (!\i3|writedata_out [56])) ) )

	.dataa(!\i3|writedata_out [56]),
	.datab(!\datamem|Decoder1~8_combout ),
	.datac(!\datamem|mem[48][7]~15_combout ),
	.datad(!\datamem|mem~18_combout ),
	.datae(!\datamem|mem~19_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~20 .extended_lut = "off";
defparam \datamem|mem~20 .lut_mask = 64'hEEE22222EEE22222;
defparam \datamem|mem~20 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[48][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[48][7]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[48][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[48][0] .is_wysiwyg = "true";
defparam \datamem|mem[48][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~18 (
// Equation(s):
// \datamem|Mux63~18_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[0][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[32][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( !\datamem|mem[48][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( !\datamem|mem[16][0]~q  ) ) )

	.dataa(!\datamem|mem[16][0]~q ),
	.datab(!\datamem|mem[48][0]~q ),
	.datac(!\datamem|mem[32][0]~q ),
	.datad(!\datamem|mem[0][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~18 .extended_lut = "off";
defparam \datamem|Mux63~18 .lut_mask = 64'hAAAACCCCF0F0FF00;
defparam \datamem|Mux63~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~74 (
// Equation(s):
// \datamem|mem~74_combout  = ( \datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( \datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[16][2]~72_combout  & ( !\datamem|mem[12][4]~73_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[16][2]~72_combout ),
	.dataf(!\datamem|mem[12][4]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~74 .extended_lut = "off";
defparam \datamem|mem~74 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~75 (
// Equation(s):
// \datamem|mem~75_combout  = ( \datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( \datamem|mem[8][6]~23_combout  & ( \datamem|mem~74_combout  ) ) ) # ( 
// \datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[12][4]~1289_combout  & ( !\datamem|mem[8][6]~23_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~74_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[12][4]~1289_combout ),
	.dataf(!\datamem|mem[8][6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~75 .extended_lut = "off";
defparam \datamem|mem~75 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~75 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[12][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~75_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~15_combout ),
	.ena(\datamem|mem[12][7]~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[12][0] .is_wysiwyg = "true";
defparam \datamem|mem[12][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~79 (
// Equation(s):
// \datamem|mem~79_combout  = ( \datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( \datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[48][7]~77_combout  & ( !\datamem|mem[44][7]~78_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[48][7]~77_combout ),
	.dataf(!\datamem|mem[44][7]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~79 .extended_lut = "off";
defparam \datamem|mem~79 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~80 (
// Equation(s):
// \datamem|mem~80_combout  = ( \datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( \datamem|mem[40][4]~31_combout  & ( \datamem|mem~79_combout  ) ) ) # ( 
// \datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[44][7]~1287_combout  & ( !\datamem|mem[40][4]~31_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~79_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[44][7]~1287_combout ),
	.dataf(!\datamem|mem[40][4]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~80 .extended_lut = "off";
defparam \datamem|mem~80 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~80 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[44][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~80_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~19_combout ),
	.ena(\datamem|mem[44][7]~81_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[44][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[44][0] .is_wysiwyg = "true";
defparam \datamem|mem[44][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~84 (
// Equation(s):
// \datamem|mem~84_combout  = ( \datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( \datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[32][5]~82_combout  & ( !\datamem|mem[28][3]~83_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[32][5]~82_combout ),
	.dataf(!\datamem|mem[28][3]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~84 .extended_lut = "off";
defparam \datamem|mem~84 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~85 (
// Equation(s):
// \datamem|mem~85_combout  = ( \datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( \datamem|mem[24][1]~38_combout  & ( \datamem|mem~84_combout  ) ) ) # ( 
// \datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[28][3]~1285_combout  & ( !\datamem|mem[24][1]~38_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~84_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[28][3]~1285_combout ),
	.dataf(!\datamem|mem[24][1]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~85 .extended_lut = "off";
defparam \datamem|mem~85 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~85 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[28][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~85_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~23_combout ),
	.ena(\datamem|mem[28][7]~86_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[28][0] .is_wysiwyg = "true";
defparam \datamem|mem[28][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~89 (
// Equation(s):
// \datamem|mem~89_combout  = ( \datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( \datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[60][7]~87_combout  & ( !\datamem|mem[60][7]~88_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[60][7]~87_combout ),
	.dataf(!\datamem|mem[60][7]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~89 .extended_lut = "off";
defparam \datamem|mem~89 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~90 (
// Equation(s):
// \datamem|mem~90_combout  = ( \datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( \datamem|mem[56][1]~46_combout  & ( \datamem|mem~89_combout  ) ) ) # ( 
// \datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[60][7]~1283_combout  & ( !\datamem|mem[56][1]~46_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~89_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[60][7]~1283_combout ),
	.dataf(!\datamem|mem[56][1]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~90 .extended_lut = "off";
defparam \datamem|mem~90 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~90 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[60][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~90_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~27_combout ),
	.ena(\datamem|mem[60][7]~91_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[60][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[60][0] .is_wysiwyg = "true";
defparam \datamem|mem[60][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~2 (
// Equation(s):
// \datamem|Mux63~2_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[60][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[28][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[44][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[12][0]~q  ) ) )

	.dataa(!\datamem|mem[12][0]~q ),
	.datab(!\datamem|mem[44][0]~q ),
	.datac(!\datamem|mem[28][0]~q ),
	.datad(!\datamem|mem[60][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~2 .extended_lut = "off";
defparam \datamem|Mux63~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~64 (
// Equation(s):
// \datamem|mem~64_combout  = ( \datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( \datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[24][1]~62_combout  & ( !\datamem|mem[20][3]~63_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[24][1]~62_combout ),
	.dataf(!\datamem|mem[20][3]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~64 .extended_lut = "off";
defparam \datamem|mem~64 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~65 (
// Equation(s):
// \datamem|mem~65_combout  = ( \datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( \datamem|mem[16][2]~9_combout  & ( \datamem|mem~64_combout  ) ) ) # ( 
// \datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[20][3]~1293_combout  & ( !\datamem|mem[16][2]~9_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~64_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[20][3]~1293_combout ),
	.dataf(!\datamem|mem[16][2]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~65 .extended_lut = "off";
defparam \datamem|mem~65 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~65 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[20][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~65_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~7_combout ),
	.ena(\datamem|mem[20][7]~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[20][0] .is_wysiwyg = "true";
defparam \datamem|mem[20][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~69 (
// Equation(s):
// \datamem|mem~69_combout  = ( \datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( \datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[56][1]~67_combout  & ( !\datamem|mem[52][1]~68_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[56][1]~67_combout ),
	.dataf(!\datamem|mem[52][1]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~69 .extended_lut = "off";
defparam \datamem|mem~69 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~70 (
// Equation(s):
// \datamem|mem~70_combout  = ( \datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( \datamem|mem[48][7]~16_combout  & ( \datamem|mem~69_combout  ) ) ) # ( 
// \datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[52][1]~1291_combout  & ( !\datamem|mem[48][7]~16_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~69_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[52][1]~1291_combout ),
	.dataf(!\datamem|mem[48][7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~70 .extended_lut = "off";
defparam \datamem|mem~70 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~70 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[52][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~70_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~11_combout ),
	.ena(\datamem|mem[52][7]~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[52][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[52][0] .is_wysiwyg = "true";
defparam \datamem|mem[52][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~59 (
// Equation(s):
// \datamem|mem~59_combout  = ( \datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( \datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[40][4]~57_combout  & ( !\datamem|mem[36][0]~58_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[40][4]~57_combout ),
	.dataf(!\datamem|mem[36][0]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~59 .extended_lut = "off";
defparam \datamem|mem~59 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~60 (
// Equation(s):
// \datamem|mem~60_combout  = ( \datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem~59_combout  ) ) ) # ( 
// \datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~59_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[36][0]~1295_combout ),
	.dataf(!\datamem|mem[32][5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~60 .extended_lut = "off";
defparam \datamem|mem~60 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~60 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[36][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~60_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~3_combout ),
	.ena(\datamem|mem[36][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[36][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[36][0] .is_wysiwyg = "true";
defparam \datamem|mem[36][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~26 (
// Equation(s):
// \datamem|Mux63~26_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[4][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[36][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[52][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[20][0]~q  ) ) )

	.dataa(!\datamem|mem[20][0]~q ),
	.datab(!\datamem|mem[52][0]~q ),
	.datac(!\datamem|mem[36][0]~q ),
	.datad(!\datamem|mem[4][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~26 .extended_lut = "off";
defparam \datamem|Mux63~26 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~27 (
// Equation(s):
// \datamem|Mux63~27_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~26_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~2_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~0_combout  ) ) )

	.dataa(!\datamem|Mux63~0_combout ),
	.datab(!\datamem|Mux63~18_combout ),
	.datac(!\datamem|Mux63~2_combout ),
	.datad(!\datamem|Mux63~26_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~27 .extended_lut = "off";
defparam \datamem|Mux63~27 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~187 (
// Equation(s):
// \datamem|mem~187_combout  = ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( \datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[9][4]~185_combout  & ( !\datamem|mem[9][4]~186_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[9][4]~185_combout ),
	.dataf(!\datamem|mem[9][4]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~187 .extended_lut = "off";
defparam \datamem|mem~187 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~187 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~189 (
// Equation(s):
// \datamem|mem~189_combout  = ( \datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem~187_combout  ) ) ) # ( 
// \datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[9][4]~1245_combout  & ( !\datamem|mem[9][4]~188_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~187_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[9][4]~1245_combout ),
	.dataf(!\datamem|mem[9][4]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~189 .extended_lut = "off";
defparam \datamem|mem~189 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~189 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[9][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~189_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~46_combout ),
	.ena(\datamem|mem[9][7]~1244_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[9][0] .is_wysiwyg = "true";
defparam \datamem|mem[9][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~192 (
// Equation(s):
// \datamem|mem~192_combout  = ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( \datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[41][4]~190_combout  & ( !\datamem|mem[41][4]~191_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[41][4]~190_combout ),
	.dataf(!\datamem|mem[41][4]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~192 .extended_lut = "off";
defparam \datamem|mem~192 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~192 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~194 (
// Equation(s):
// \datamem|mem~194_combout  = ( \datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem~192_combout  ) ) ) # ( 
// \datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[41][4]~1243_combout  & ( !\datamem|mem[41][4]~193_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~192_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[41][4]~1243_combout ),
	.dataf(!\datamem|mem[41][4]~193_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~194 .extended_lut = "off";
defparam \datamem|mem~194 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~194 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[41][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~194_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~50_combout ),
	.ena(\datamem|mem[41][7]~1242_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[41][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[41][0] .is_wysiwyg = "true";
defparam \datamem|mem[41][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~197 (
// Equation(s):
// \datamem|mem~197_combout  = ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( \datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[25][6]~195_combout  & ( !\datamem|mem[25][6]~196_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[25][6]~195_combout ),
	.dataf(!\datamem|mem[25][6]~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~197 .extended_lut = "off";
defparam \datamem|mem~197 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~197 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~199 (
// Equation(s):
// \datamem|mem~199_combout  = ( \datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem~197_combout  ) ) ) # ( 
// \datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[25][6]~1241_combout  & ( !\datamem|mem[25][6]~198_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~197_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[25][6]~1241_combout ),
	.dataf(!\datamem|mem[25][6]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~199 .extended_lut = "off";
defparam \datamem|mem~199 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~199 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[25][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~199_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~54_combout ),
	.ena(\datamem|mem[25][7]~1240_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[25][0] .is_wysiwyg = "true";
defparam \datamem|mem[25][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~202 (
// Equation(s):
// \datamem|mem~202_combout  = ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( \datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[57][2]~200_combout  & ( !\datamem|mem[57][2]~201_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[57][2]~200_combout ),
	.dataf(!\datamem|mem[57][2]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~202 .extended_lut = "off";
defparam \datamem|mem~202 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~202 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~204 (
// Equation(s):
// \datamem|mem~204_combout  = ( \datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem~202_combout  ) ) ) # ( 
// \datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[57][2]~1239_combout  & ( !\datamem|mem[57][2]~203_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~202_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[57][2]~1239_combout ),
	.dataf(!\datamem|mem[57][2]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~204 .extended_lut = "off";
defparam \datamem|mem~204 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~204 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[57][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~204_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~58_combout ),
	.ena(\datamem|mem[57][7]~1238_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[57][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[57][0] .is_wysiwyg = "true";
defparam \datamem|mem[57][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~9 (
// Equation(s):
// \datamem|Mux63~9_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[57][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[25][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[41][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[9][0]~q  ) ) )

	.dataa(!\datamem|mem[9][0]~q ),
	.datab(!\datamem|mem[41][0]~q ),
	.datac(!\datamem|mem[25][0]~q ),
	.datad(!\datamem|mem[57][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~9 .extended_lut = "off";
defparam \datamem|Mux63~9 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~177 (
// Equation(s):
// \datamem|mem~177_combout  = ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( \datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[17][7]~175_combout  & ( !\datamem|mem[17][7]~176_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[17][7]~175_combout ),
	.dataf(!\datamem|mem[17][7]~176_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~177 .extended_lut = "off";
defparam \datamem|mem~177 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~177 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~179 (
// Equation(s):
// \datamem|mem~179_combout  = ( \datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem~177_combout  ) ) ) # ( 
// \datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[17][7]~1249_combout  & ( !\datamem|mem[17][7]~178_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~177_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[17][7]~1249_combout ),
	.dataf(!\datamem|mem[17][7]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~179 .extended_lut = "off";
defparam \datamem|mem~179 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~179 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[17][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~179_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~38_combout ),
	.ena(\datamem|mem[17][7]~1248_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[17][0] .is_wysiwyg = "true";
defparam \datamem|mem[17][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~182 (
// Equation(s):
// \datamem|mem~182_combout  = ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( \datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[49][7]~180_combout  & ( !\datamem|mem[49][7]~181_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[49][7]~180_combout ),
	.dataf(!\datamem|mem[49][7]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~182 .extended_lut = "off";
defparam \datamem|mem~182 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~182 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~184 (
// Equation(s):
// \datamem|mem~184_combout  = ( \datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem~182_combout  ) ) ) # ( 
// \datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[49][7]~1247_combout  & ( !\datamem|mem[49][7]~183_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~182_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[49][7]~1247_combout ),
	.dataf(!\datamem|mem[49][7]~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~184 .extended_lut = "off";
defparam \datamem|mem~184 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~184 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[49][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~184_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~42_combout ),
	.ena(\datamem|mem[49][7]~1246_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[49][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[49][0] .is_wysiwyg = "true";
defparam \datamem|mem[49][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~172 (
// Equation(s):
// \datamem|mem~172_combout  = ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[33][3]~170_combout ),
	.dataf(!\datamem|mem[33][3]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~172 .extended_lut = "off";
defparam \datamem|mem~172 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~172 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~174 (
// Equation(s):
// \datamem|mem~174_combout  = ( \datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem~172_combout  ) ) ) # ( 
// \datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~172_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[33][3]~1251_combout ),
	.dataf(!\datamem|mem[33][3]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~174 .extended_lut = "off";
defparam \datamem|mem~174 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~174 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[33][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~174_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~34_combout ),
	.ena(\datamem|mem[33][7]~1250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[33][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[33][0] .is_wysiwyg = "true";
defparam \datamem|mem[33][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~20 (
// Equation(s):
// \datamem|Mux63~20_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[1][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[33][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[49][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[17][0]~q  ) ) )

	.dataa(!\datamem|mem[17][0]~q ),
	.datab(!\datamem|mem[49][0]~q ),
	.datac(!\datamem|mem[33][0]~q ),
	.datad(!\datamem|mem[1][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~20 .extended_lut = "off";
defparam \datamem|Mux63~20 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~218 (
// Equation(s):
// \datamem|mem~218_combout  = ( \datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( \datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[17][7]~178_combout  & ( !\datamem|mem[13][4]~217_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[17][7]~178_combout ),
	.dataf(!\datamem|mem[13][4]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~218 .extended_lut = "off";
defparam \datamem|mem~218 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~218 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~219 (
// Equation(s):
// \datamem|mem~219_combout  = ( \datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( \datamem|mem[9][4]~185_combout  & ( \datamem|mem~218_combout  ) ) ) # ( 
// \datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[13][4]~1230_combout  & ( !\datamem|mem[9][4]~185_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~218_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[13][4]~1230_combout ),
	.dataf(!\datamem|mem[9][4]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~219 .extended_lut = "off";
defparam \datamem|mem~219 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~219 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[13][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~219_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~44_combout ),
	.ena(\datamem|mem[13][7]~1229_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[13][0] .is_wysiwyg = "true";
defparam \datamem|mem[13][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~221 (
// Equation(s):
// \datamem|mem~221_combout  = ( \datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( \datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[49][7]~183_combout  & ( !\datamem|mem[45][2]~220_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[49][7]~183_combout ),
	.dataf(!\datamem|mem[45][2]~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~221 .extended_lut = "off";
defparam \datamem|mem~221 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~221 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~222 (
// Equation(s):
// \datamem|mem~222_combout  = ( \datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( \datamem|mem[41][4]~190_combout  & ( \datamem|mem~221_combout  ) ) ) # ( 
// \datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[45][2]~1228_combout  & ( !\datamem|mem[41][4]~190_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~221_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[45][2]~1228_combout ),
	.dataf(!\datamem|mem[41][4]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~222 .extended_lut = "off";
defparam \datamem|mem~222 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~222 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[45][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~222_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~48_combout ),
	.ena(\datamem|mem[45][7]~1227_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[45][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[45][0] .is_wysiwyg = "true";
defparam \datamem|mem[45][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~224 (
// Equation(s):
// \datamem|mem~224_combout  = ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( \datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[33][3]~173_combout  & ( !\datamem|mem[29][6]~223_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[33][3]~173_combout ),
	.dataf(!\datamem|mem[29][6]~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~224 .extended_lut = "off";
defparam \datamem|mem~224 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~224 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~225 (
// Equation(s):
// \datamem|mem~225_combout  = ( \datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( \datamem|mem[25][6]~195_combout  & ( \datamem|mem~224_combout  ) ) ) # ( 
// \datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[29][6]~1226_combout  & ( !\datamem|mem[25][6]~195_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~224_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[29][6]~1226_combout ),
	.dataf(!\datamem|mem[25][6]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~225 .extended_lut = "off";
defparam \datamem|mem~225 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~225 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[29][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~225_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~52_combout ),
	.ena(\datamem|mem[29][7]~1225_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[29][0] .is_wysiwyg = "true";
defparam \datamem|mem[29][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~228 (
// Equation(s):
// \datamem|mem~228_combout  = ( \datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( \datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[61][7]~226_combout  & ( !\datamem|mem[61][7]~227_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[61][7]~226_combout ),
	.dataf(!\datamem|mem[61][7]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~228 .extended_lut = "off";
defparam \datamem|mem~228 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~228 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~229 (
// Equation(s):
// \datamem|mem~229_combout  = ( \datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( \datamem|mem[57][2]~200_combout  & ( \datamem|mem~228_combout  ) ) ) # ( 
// \datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[61][7]~1224_combout  & ( !\datamem|mem[57][2]~200_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~228_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[61][7]~1224_combout ),
	.dataf(!\datamem|mem[57][2]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~229 .extended_lut = "off";
defparam \datamem|mem~229 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~229 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[61][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~229_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~56_combout ),
	.ena(\datamem|mem[61][7]~1223_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[61][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[61][0] .is_wysiwyg = "true";
defparam \datamem|mem[61][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~11 (
// Equation(s):
// \datamem|Mux63~11_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[61][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[29][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[45][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[13][0]~q  ) ) )

	.dataa(!\datamem|mem[13][0]~q ),
	.datab(!\datamem|mem[45][0]~q ),
	.datac(!\datamem|mem[29][0]~q ),
	.datad(!\datamem|mem[61][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~11 .extended_lut = "off";
defparam \datamem|Mux63~11 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~212 (
// Equation(s):
// \datamem|mem~212_combout  = ( \datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( \datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[25][6]~198_combout  & ( !\datamem|mem[21][3]~211_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[25][6]~198_combout ),
	.dataf(!\datamem|mem[21][3]~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~212 .extended_lut = "off";
defparam \datamem|mem~212 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~212 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~213 (
// Equation(s):
// \datamem|mem~213_combout  = ( \datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( \datamem|mem[17][7]~175_combout  & ( \datamem|mem~212_combout  ) ) ) # ( 
// \datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[21][3]~1234_combout  & ( !\datamem|mem[17][7]~175_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~212_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[21][3]~1234_combout ),
	.dataf(!\datamem|mem[17][7]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~213 .extended_lut = "off";
defparam \datamem|mem~213 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~213 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[21][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~213_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~36_combout ),
	.ena(\datamem|mem[21][7]~1233_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[21][0] .is_wysiwyg = "true";
defparam \datamem|mem[21][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~215 (
// Equation(s):
// \datamem|mem~215_combout  = ( \datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( \datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[57][2]~203_combout  & ( !\datamem|mem[53][4]~214_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[57][2]~203_combout ),
	.dataf(!\datamem|mem[53][4]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~215 .extended_lut = "off";
defparam \datamem|mem~215 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~215 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~216 (
// Equation(s):
// \datamem|mem~216_combout  = ( \datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( \datamem|mem[49][7]~180_combout  & ( \datamem|mem~215_combout  ) ) ) # ( 
// \datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[53][4]~1232_combout  & ( !\datamem|mem[49][7]~180_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~215_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[53][4]~1232_combout ),
	.dataf(!\datamem|mem[49][7]~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~216 .extended_lut = "off";
defparam \datamem|mem~216 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~216 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[53][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~216_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~40_combout ),
	.ena(\datamem|mem[53][7]~1231_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[53][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[53][0] .is_wysiwyg = "true";
defparam \datamem|mem[53][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~209 (
// Equation(s):
// \datamem|mem~209_combout  = ( \datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( \datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[41][4]~193_combout  & ( !\datamem|mem[37][5]~208_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[41][4]~193_combout ),
	.dataf(!\datamem|mem[37][5]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~209 .extended_lut = "off";
defparam \datamem|mem~209 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~209 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~210 (
// Equation(s):
// \datamem|mem~210_combout  = ( \datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem~209_combout  ) ) ) # ( 
// \datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[37][5]~1236_combout  & ( !\datamem|mem[33][3]~170_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~209_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[37][5]~1236_combout ),
	.dataf(!\datamem|mem[33][3]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~210 .extended_lut = "off";
defparam \datamem|mem~210 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~210 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[37][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~210_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~32_combout ),
	.ena(\datamem|mem[37][7]~1235_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[37][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[37][0] .is_wysiwyg = "true";
defparam \datamem|mem[37][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~28 (
// Equation(s):
// \datamem|Mux63~28_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[5][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[37][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[53][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[21][0]~q  ) ) )

	.dataa(!\datamem|mem[21][0]~q ),
	.datab(!\datamem|mem[53][0]~q ),
	.datac(!\datamem|mem[37][0]~q ),
	.datad(!\datamem|mem[5][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~28 .extended_lut = "off";
defparam \datamem|Mux63~28 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~29 (
// Equation(s):
// \datamem|Mux63~29_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~28_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~11_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~9_combout  ) ) )

	.dataa(!\datamem|Mux63~9_combout ),
	.datab(!\datamem|Mux63~20_combout ),
	.datac(!\datamem|Mux63~11_combout ),
	.datad(!\datamem|Mux63~28_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~29 .extended_lut = "off";
defparam \datamem|Mux63~29 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux55~0 (
// Equation(s):
// \datamem|Mux55~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~25_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux63~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux63~23_combout  ) ) )

	.dataa(!\datamem|Mux63~23_combout ),
	.datab(!\datamem|Mux63~27_combout ),
	.datac(!\datamem|Mux63~25_combout ),
	.datad(!\datamem|Mux63~29_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux55~0 .extended_lut = "off";
defparam \datamem|Mux55~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux55~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[48] (
// Equation(s):
// \datamem|read_data [48] = ( \datamem|read_data [48] & ( \i3|Memread~q  & ( \datamem|Mux55~0_combout  ) ) ) # ( !\datamem|read_data [48] & ( \i3|Memread~q  & ( \datamem|Mux55~0_combout  ) ) ) # ( \datamem|read_data [48] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux55~0_combout ),
	.datae(!\datamem|read_data [48]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [48]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[48] .extended_lut = "off";
defparam \datamem|read_data[48] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[48] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[48] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[48] .is_wysiwyg = "true";
defparam \i4|readdata[48] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[48] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[48] .is_wysiwyg = "true";
defparam \i4|result_alu_out[48] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[48]~48 (
// Equation(s):
// \mux3|Y[48]~48_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [48]))) # (\i4|Memtoreg~q  & (\i4|readdata [48]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [48]),
	.datac(!\i4|result_alu_out [48]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[48]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[48]~48 .extended_lut = "off";
defparam \mux3|Y[48]~48 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[48]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a15 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[48]~48_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[48] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a15~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[48] .is_wysiwyg = "true";
defparam \i2|readdata2[48] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux15~0 (
// Equation(s):
// \m2|Mux15~0_combout  = ( \i3|result_out_alu [48] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[48]~48_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [48])))) ) ) # ( !\i3|result_out_alu [48] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[48]~48_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [48])))) ) )

	.dataa(!\mux3|Y[48]~48_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [48]),
	.datae(!\i3|result_out_alu [48]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux15~0 .extended_lut = "off";
defparam \m2|Mux15~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux15~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[48] (
	.clk(\clk~input_o ),
	.d(\m2|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[48] .is_wysiwyg = "true";
defparam \i3|writedata_out[48] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~98 (
// Equation(s):
// \datamem|mem~98_combout  = ( \datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem~96_combout  ) ) ) # ( 
// \datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~96_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[34][0]~1281_combout ),
	.dataf(!\datamem|mem[34][0]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~98 .extended_lut = "off";
defparam \datamem|mem~98 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~98 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[34][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~98_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~1_combout ),
	.ena(\datamem|mem[34][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[34][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[34][0] .is_wysiwyg = "true";
defparam \datamem|mem[34][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~3 (
// Equation(s):
// \datamem|Mux63~3_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[50][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[18][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[34][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[2][0]~q  ) ) )

	.dataa(!\datamem|mem[2][0]~q ),
	.datab(!\datamem|mem[34][0]~q ),
	.datac(!\datamem|mem[18][0]~q ),
	.datad(!\datamem|mem[50][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~3 .extended_lut = "off";
defparam \datamem|Mux63~3 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~7 (
// Equation(s):
// \datamem|Mux63~7_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~5_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~4_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~3_combout  ) ) )

	.dataa(!\datamem|Mux63~3_combout ),
	.datab(!\datamem|Mux63~4_combout ),
	.datac(!\datamem|Mux63~5_combout ),
	.datad(!\datamem|Mux63~6_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~7 .extended_lut = "off";
defparam \datamem|Mux63~7 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux23~0 (
// Equation(s):
// \datamem|Mux23~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~17_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux63~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux63~7_combout  ) ) )

	.dataa(!\datamem|Mux63~7_combout ),
	.datab(!\datamem|Mux63~19_combout ),
	.datac(!\datamem|Mux63~17_combout ),
	.datad(!\datamem|Mux63~21_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux23~0 .extended_lut = "off";
defparam \datamem|Mux23~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[16] (
// Equation(s):
// \datamem|read_data [16] = ( \datamem|read_data [16] & ( \i3|Memread~q  & ( \datamem|Mux23~0_combout  ) ) ) # ( !\datamem|read_data [16] & ( \i3|Memread~q  & ( \datamem|Mux23~0_combout  ) ) ) # ( \datamem|read_data [16] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux23~0_combout ),
	.datae(!\datamem|read_data [16]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[16] .extended_lut = "off";
defparam \datamem|read_data[16] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[16] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[16] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[16] .is_wysiwyg = "true";
defparam \i4|readdata[16] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[16] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[16] .is_wysiwyg = "true";
defparam \i4|result_alu_out[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[16]~16 (
// Equation(s):
// \mux3|Y[16]~16_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [16]))) # (\i4|Memtoreg~q  & (\i4|readdata [16]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [16]),
	.datac(!\i4|result_alu_out [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[16]~16 .extended_lut = "off";
defparam \mux3|Y[16]~16 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[16]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a47 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[16]~16_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_first_bit_number = 47;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_first_bit_number = 47;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[16] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a47~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[16] .is_wysiwyg = "true";
defparam \i2|readdata2[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux47~0 (
// Equation(s):
// \m2|Mux47~0_combout  = ( \i3|result_out_alu [16] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[16]~16_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [16])))) ) ) # ( !\i3|result_out_alu [16] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[16]~16_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [16])))) ) )

	.dataa(!\mux3|Y[16]~16_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [16]),
	.datae(!\i3|result_out_alu [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux47~0 .extended_lut = "off";
defparam \m2|Mux47~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux47~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[16] (
	.clk(\clk~input_o ),
	.d(\m2|Mux47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[16] .is_wysiwyg = "true";
defparam \i3|writedata_out[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~232 (
// Equation(s):
// \datamem|mem~232_combout  = ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[7][3]~230_combout ),
	.dataf(!\datamem|mem[3][5]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~232 .extended_lut = "off";
defparam \datamem|mem~232 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~232 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[3][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~232_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[3][7]~1222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[3][0] .is_wysiwyg = "true";
defparam \datamem|mem[3][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~235 (
// Equation(s):
// \datamem|mem~235_combout  = ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[39][5]~233_combout ),
	.dataf(!\datamem|mem[35][7]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~235 .extended_lut = "off";
defparam \datamem|mem~235 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~235 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~237 (
// Equation(s):
// \datamem|mem~237_combout  = ( \datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem~235_combout  ) ) ) # ( 
// \datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~235_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[35][7]~1221_combout ),
	.dataf(!\datamem|mem[31][0]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~237 .extended_lut = "off";
defparam \datamem|mem~237 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~237 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[35][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~237_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~33_combout ),
	.ena(\datamem|mem[35][7]~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[35][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[35][0] .is_wysiwyg = "true";
defparam \datamem|mem[35][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~241 (
// Equation(s):
// \datamem|mem~241_combout  = ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[23][5]~239_combout ),
	.dataf(!\datamem|mem[19][2]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~241 .extended_lut = "off";
defparam \datamem|mem~241 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~241 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~243 (
// Equation(s):
// \datamem|mem~243_combout  = ( \datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem~241_combout  ) ) ) # ( 
// \datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~241_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[19][2]~1219_combout ),
	.dataf(!\datamem|mem[15][3]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~243 .extended_lut = "off";
defparam \datamem|mem~243 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~243 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[19][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~243_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~37_combout ),
	.ena(\datamem|mem[19][7]~1218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[19][0] .is_wysiwyg = "true";
defparam \datamem|mem[19][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~247 (
// Equation(s):
// \datamem|mem~247_combout  = ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[55][0]~245_combout ),
	.dataf(!\datamem|mem[51][1]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~247 .extended_lut = "off";
defparam \datamem|mem~247 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~247 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~249 (
// Equation(s):
// \datamem|mem~249_combout  = ( \datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem~247_combout  ) ) ) # ( 
// \datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~247_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[51][1]~1217_combout ),
	.dataf(!\datamem|mem[47][1]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~249 .extended_lut = "off";
defparam \datamem|mem~249 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~249 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[51][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~249_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~41_combout ),
	.ena(\datamem|mem[51][7]~1216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[51][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[51][0] .is_wysiwyg = "true";
defparam \datamem|mem[51][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~13 (
// Equation(s):
// \datamem|Mux63~13_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[51][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[19][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[35][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[3][0]~q  ) ) )

	.dataa(!\datamem|mem[3][0]~q ),
	.datab(!\datamem|mem[35][0]~q ),
	.datac(!\datamem|mem[19][0]~q ),
	.datad(!\datamem|mem[51][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~13 .extended_lut = "off";
defparam \datamem|Mux63~13 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~253 (
// Equation(s):
// \datamem|mem~253_combout  = ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[15][3]~251_combout ),
	.dataf(!\datamem|mem[11][3]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~253 .extended_lut = "off";
defparam \datamem|mem~253 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~253 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~255 (
// Equation(s):
// \datamem|mem~255_combout  = ( \datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem~253_combout  ) ) ) # ( 
// \datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~253_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[11][3]~1215_combout ),
	.dataf(!\datamem|mem[7][3]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~255 .extended_lut = "off";
defparam \datamem|mem~255 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~255 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[11][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~255_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~45_combout ),
	.ena(\datamem|mem[11][7]~1214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[11][0] .is_wysiwyg = "true";
defparam \datamem|mem[11][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~259 (
// Equation(s):
// \datamem|mem~259_combout  = ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[47][1]~257_combout ),
	.dataf(!\datamem|mem[43][1]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~259 .extended_lut = "off";
defparam \datamem|mem~259 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~259 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~261 (
// Equation(s):
// \datamem|mem~261_combout  = ( \datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem~259_combout  ) ) ) # ( 
// \datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~259_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[43][1]~1213_combout ),
	.dataf(!\datamem|mem[39][5]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~261 .extended_lut = "off";
defparam \datamem|mem~261 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~261 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[43][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~261_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~49_combout ),
	.ena(\datamem|mem[43][7]~1212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[43][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[43][0] .is_wysiwyg = "true";
defparam \datamem|mem[43][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~265 (
// Equation(s):
// \datamem|mem~265_combout  = ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[31][0]~263_combout ),
	.dataf(!\datamem|mem[27][3]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~265 .extended_lut = "off";
defparam \datamem|mem~265 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~265 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~267 (
// Equation(s):
// \datamem|mem~267_combout  = ( \datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem~265_combout  ) ) ) # ( 
// \datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~265_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[27][3]~1211_combout ),
	.dataf(!\datamem|mem[23][5]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~267 .extended_lut = "off";
defparam \datamem|mem~267 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~267 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[27][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~267_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~53_combout ),
	.ena(\datamem|mem[27][7]~1210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[27][0] .is_wysiwyg = "true";
defparam \datamem|mem[27][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~271 (
// Equation(s):
// \datamem|mem~271_combout  = ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[63][5]~269_combout ),
	.dataf(!\datamem|mem[59][6]~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~271 .extended_lut = "off";
defparam \datamem|mem~271 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~271 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~273 (
// Equation(s):
// \datamem|mem~273_combout  = ( \datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem~271_combout  ) ) ) # ( 
// \datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~271_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[59][6]~1209_combout ),
	.dataf(!\datamem|mem[55][0]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~273 .extended_lut = "off";
defparam \datamem|mem~273 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~273 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[59][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~273_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~57_combout ),
	.ena(\datamem|mem[59][7]~1208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[59][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[59][0] .is_wysiwyg = "true";
defparam \datamem|mem[59][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~14 (
// Equation(s):
// \datamem|Mux63~14_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[59][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[27][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[43][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[11][0]~q  ) ) )

	.dataa(!\datamem|mem[11][0]~q ),
	.datab(!\datamem|mem[43][0]~q ),
	.datac(!\datamem|mem[27][0]~q ),
	.datad(!\datamem|mem[59][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~14 .extended_lut = "off";
defparam \datamem|Mux63~14 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~283 (
// Equation(s):
// \datamem|mem~283_combout  = ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[15][3]~242_combout ),
	.dataf(!\datamem|mem[15][3]~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~283 .extended_lut = "off";
defparam \datamem|mem~283 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~283 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~284 (
// Equation(s):
// \datamem|mem~284_combout  = ( \datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem~283_combout  ) ) ) # ( 
// \datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~283_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[15][3]~1199_combout ),
	.dataf(!\datamem|mem[15][3]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~284 .extended_lut = "off";
defparam \datamem|mem~284 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~284 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[15][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~284_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~43_combout ),
	.ena(\datamem|mem[15][7]~1198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[15][0] .is_wysiwyg = "true";
defparam \datamem|mem[15][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~285 (
// Equation(s):
// \datamem|mem~285_combout  = ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[47][1]~248_combout ),
	.dataf(!\datamem|mem[47][1]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~285 .extended_lut = "off";
defparam \datamem|mem~285 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~285 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~286 (
// Equation(s):
// \datamem|mem~286_combout  = ( \datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem~285_combout  ) ) ) # ( 
// \datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~285_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[47][1]~1197_combout ),
	.dataf(!\datamem|mem[47][1]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~286 .extended_lut = "off";
defparam \datamem|mem~286 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~286 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[47][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~286_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~47_combout ),
	.ena(\datamem|mem[47][7]~1196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[47][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[47][0] .is_wysiwyg = "true";
defparam \datamem|mem[47][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~287 (
// Equation(s):
// \datamem|mem~287_combout  = ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[31][0]~236_combout ),
	.dataf(!\datamem|mem[31][0]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~287 .extended_lut = "off";
defparam \datamem|mem~287 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~287 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~288 (
// Equation(s):
// \datamem|mem~288_combout  = ( \datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem~287_combout  ) ) ) # ( 
// \datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~287_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[31][0]~1195_combout ),
	.dataf(!\datamem|mem[31][0]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~288 .extended_lut = "off";
defparam \datamem|mem~288 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~288 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[31][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~288_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~51_combout ),
	.ena(\datamem|mem[31][7]~1194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[31][0] .is_wysiwyg = "true";
defparam \datamem|mem[31][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~290 (
// Equation(s):
// \datamem|mem~290_combout  = ( \datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [8] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [0] ) ) ) # ( 
// \datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [16] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [24] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[63][5]~1193_combout ),
	.dataf(!\datamem|mem[63][5]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~290 .extended_lut = "off";
defparam \datamem|mem~290 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~290 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~291 (
// Equation(s):
// \datamem|mem~291_combout  = ( \datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem~290_combout  ) ) ) # ( 
// \datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~290_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[63][5]~1192_combout ),
	.dataf(!\datamem|mem[63][5]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~291 .extended_lut = "off";
defparam \datamem|mem~291 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~291 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[63][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~291_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~55_combout ),
	.ena(\datamem|mem[63][7]~1191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[63][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[63][0] .is_wysiwyg = "true";
defparam \datamem|mem[63][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~16 (
// Equation(s):
// \datamem|Mux63~16_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[63][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[31][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[47][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[15][0]~q  ) ) )

	.dataa(!\datamem|mem[15][0]~q ),
	.datab(!\datamem|mem[47][0]~q ),
	.datac(!\datamem|mem[31][0]~q ),
	.datad(!\datamem|mem[63][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~16 .extended_lut = "off";
defparam \datamem|Mux63~16 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~17 (
// Equation(s):
// \datamem|Mux63~17_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~15_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~14_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~13_combout  ) ) )

	.dataa(!\datamem|Mux63~13_combout ),
	.datab(!\datamem|Mux63~14_combout ),
	.datac(!\datamem|Mux63~15_combout ),
	.datad(!\datamem|Mux63~16_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~17 .extended_lut = "off";
defparam \datamem|Mux63~17 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux31~0 (
// Equation(s):
// \datamem|Mux31~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~19_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux63~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux63~17_combout  ) ) )

	.dataa(!\datamem|Mux63~17_combout ),
	.datab(!\datamem|Mux63~21_combout ),
	.datac(!\datamem|Mux63~19_combout ),
	.datad(!\datamem|Mux63~23_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux31~0 .extended_lut = "off";
defparam \datamem|Mux31~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux31~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[24] (
// Equation(s):
// \datamem|read_data [24] = ( \datamem|read_data [24] & ( \i3|Memread~q  & ( \datamem|Mux31~0_combout  ) ) ) # ( !\datamem|read_data [24] & ( \i3|Memread~q  & ( \datamem|Mux31~0_combout  ) ) ) # ( \datamem|read_data [24] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux31~0_combout ),
	.datae(!\datamem|read_data [24]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[24] .extended_lut = "off";
defparam \datamem|read_data[24] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[24] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[24] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[24] .is_wysiwyg = "true";
defparam \i4|readdata[24] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[24] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[24] .is_wysiwyg = "true";
defparam \i4|result_alu_out[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[24]~24 (
// Equation(s):
// \mux3|Y[24]~24_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [24]))) # (\i4|Memtoreg~q  & (\i4|readdata [24]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [24]),
	.datac(!\i4|result_alu_out [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[24]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[24]~24 .extended_lut = "off";
defparam \mux3|Y[24]~24 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[24]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux39~0 (
// Equation(s):
// \m2|Mux39~0_combout  = ( \i3|result_out_alu [24] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[24]~24_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [24])))) ) ) # ( !\i3|result_out_alu [24] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[24]~24_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [24])))) ) )

	.dataa(!\mux3|Y[24]~24_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [24]),
	.datae(!\i3|result_out_alu [24]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux39~0 .extended_lut = "off";
defparam \m2|Mux39~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux39~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[24] (
	.clk(\clk~input_o ),
	.d(\m2|Mux39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[24] .is_wysiwyg = "true";
defparam \i3|writedata_out[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~55 (
// Equation(s):
// \datamem|mem~55_combout  = ( \datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( \datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[8][6]~53_combout  & ( !\datamem|mem[4][4]~54_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[8][6]~53_combout ),
	.dataf(!\datamem|mem[4][4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~55 .extended_lut = "off";
defparam \datamem|mem~55 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~55 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[4][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~55_combout ),
	.asdata(\i3|writedata_out [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder4~7_combout ),
	.ena(\datamem|mem[4][7]~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[4][0] .is_wysiwyg = "true";
defparam \datamem|mem[4][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~1 (
// Equation(s):
// \datamem|Mux63~1_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[52][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[20][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[36][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[4][0]~q  ) ) )

	.dataa(!\datamem|mem[4][0]~q ),
	.datab(!\datamem|mem[36][0]~q ),
	.datac(!\datamem|mem[20][0]~q ),
	.datad(!\datamem|mem[52][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~1 .extended_lut = "off";
defparam \datamem|Mux63~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~19 (
// Equation(s):
// \datamem|Mux63~19_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~0_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~1_combout  ) ) )

	.dataa(!\datamem|Mux63~1_combout ),
	.datab(!\datamem|Mux63~2_combout ),
	.datac(!\datamem|Mux63~0_combout ),
	.datad(!\datamem|Mux63~18_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~19 .extended_lut = "off";
defparam \datamem|Mux63~19 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux39~0 (
// Equation(s):
// \datamem|Mux39~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~21_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux63~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux63~19_combout  ) ) )

	.dataa(!\datamem|Mux63~19_combout ),
	.datab(!\datamem|Mux63~23_combout ),
	.datac(!\datamem|Mux63~21_combout ),
	.datad(!\datamem|Mux63~25_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux39~0 .extended_lut = "off";
defparam \datamem|Mux39~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux39~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[32] (
// Equation(s):
// \datamem|read_data [32] = ( \datamem|read_data [32] & ( \i3|Memread~q  & ( \datamem|Mux39~0_combout  ) ) ) # ( !\datamem|read_data [32] & ( \i3|Memread~q  & ( \datamem|Mux39~0_combout  ) ) ) # ( \datamem|read_data [32] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux39~0_combout ),
	.datae(!\datamem|read_data [32]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [32]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[32] .extended_lut = "off";
defparam \datamem|read_data[32] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[32] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[32] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[32] .is_wysiwyg = "true";
defparam \i4|readdata[32] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[32] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[32] .is_wysiwyg = "true";
defparam \i4|result_alu_out[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[32]~32 (
// Equation(s):
// \mux3|Y[32]~32_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [32]))) # (\i4|Memtoreg~q  & (\i4|readdata [32]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [32]),
	.datac(!\i4|result_alu_out [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[32]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[32]~32 .extended_lut = "off";
defparam \mux3|Y[32]~32 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[32]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a31 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[32]~32_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[32] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a31~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[32] .is_wysiwyg = "true";
defparam \i2|readdata2[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux31~0 (
// Equation(s):
// \m2|Mux31~0_combout  = ( \i3|result_out_alu [32] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[32]~32_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [32])))) ) ) # ( !\i3|result_out_alu [32] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[32]~32_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [32])))) ) )

	.dataa(!\mux3|Y[32]~32_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [32]),
	.datae(!\i3|result_out_alu [32]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux31~0 .extended_lut = "off";
defparam \m2|Mux31~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux31~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[32] (
	.clk(\clk~input_o ),
	.d(\m2|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[32] .is_wysiwyg = "true";
defparam \i3|writedata_out[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~206 (
// Equation(s):
// \datamem|mem~206_combout  = ( \datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( \datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[9][4]~188_combout  & ( !\datamem|mem[5][6]~205_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[9][4]~188_combout ),
	.dataf(!\datamem|mem[5][6]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~206 .extended_lut = "off";
defparam \datamem|mem~206 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~206 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~207 (
// Equation(s):
// \datamem|mem~207_combout  = ( \datamem|mem~206_combout  & ( (!\datamem|Decoder1~30_combout  & (((!\datamem|Decoder4~9_combout )) # (\i3|writedata_out [32]))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [40])))) ) ) # ( 
// !\datamem|mem~206_combout  & ( (!\datamem|Decoder1~30_combout  & (\i3|writedata_out [32] & ((\datamem|Decoder4~9_combout )))) # (\datamem|Decoder1~30_combout  & (((\i3|writedata_out [40])))) ) )

	.dataa(!\i3|writedata_out [32]),
	.datab(!\i3|writedata_out [40]),
	.datac(!\datamem|Decoder1~30_combout ),
	.datad(!\datamem|Decoder4~9_combout ),
	.datae(!\datamem|mem~206_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~207 .extended_lut = "off";
defparam \datamem|mem~207 .lut_mask = 64'h0353F3530353F353;
defparam \datamem|mem~207 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[5][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~207_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[5][7]~1237_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[5][0] .is_wysiwyg = "true";
defparam \datamem|mem[5][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~10 (
// Equation(s):
// \datamem|Mux63~10_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[53][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[21][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[37][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[5][0]~q  ) ) )

	.dataa(!\datamem|mem[5][0]~q ),
	.datab(!\datamem|mem[37][0]~q ),
	.datac(!\datamem|mem[21][0]~q ),
	.datad(!\datamem|mem[53][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~10 .extended_lut = "off";
defparam \datamem|Mux63~10 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~21 (
// Equation(s):
// \datamem|Mux63~21_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~9_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~10_combout  ) ) )

	.dataa(!\datamem|Mux63~10_combout ),
	.datab(!\datamem|Mux63~11_combout ),
	.datac(!\datamem|Mux63~9_combout ),
	.datad(!\datamem|Mux63~20_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~21 .extended_lut = "off";
defparam \datamem|Mux63~21 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux47~0 (
// Equation(s):
// \datamem|Mux47~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~23_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux63~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux63~21_combout  ) ) )

	.dataa(!\datamem|Mux63~21_combout ),
	.datab(!\datamem|Mux63~25_combout ),
	.datac(!\datamem|Mux63~23_combout ),
	.datad(!\datamem|Mux63~27_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux47~0 .extended_lut = "off";
defparam \datamem|Mux47~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux47~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[40] (
// Equation(s):
// \datamem|read_data [40] = ( \datamem|read_data [40] & ( \i3|Memread~q  & ( \datamem|Mux47~0_combout  ) ) ) # ( !\datamem|read_data [40] & ( \i3|Memread~q  & ( \datamem|Mux47~0_combout  ) ) ) # ( \datamem|read_data [40] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux47~0_combout ),
	.datae(!\datamem|read_data [40]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [40]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[40] .extended_lut = "off";
defparam \datamem|read_data[40] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[40] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[40] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[40] .is_wysiwyg = "true";
defparam \i4|readdata[40] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[40] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[40] .is_wysiwyg = "true";
defparam \i4|result_alu_out[40] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[40]~40 (
// Equation(s):
// \mux3|Y[40]~40_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [40]))) # (\i4|Memtoreg~q  & (\i4|readdata [40]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [40]),
	.datac(!\i4|result_alu_out [40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[40]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[40]~40 .extended_lut = "off";
defparam \mux3|Y[40]~40 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[40]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[40]~40_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[40] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[40] .is_wysiwyg = "true";
defparam \i2|readdata1[40] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m1|Mux23~0 (
// Equation(s):
// \m1|Mux23~0_combout  = ( \m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & ((\i2|readdata1 [40]))) # (\m1|Mux40~5_combout  & (\mux3|Y[40]~40_combout )) ) ) # ( !\m1|Mux40~6_combout  & ( (!\m1|Mux40~5_combout  & (\i2|readdata1 [40])) # (\m1|Mux40~5_combout 
//  & ((\i3|result_out_alu [40]))) ) )

	.dataa(!\mux3|Y[40]~40_combout ),
	.datab(!\i2|readdata1 [40]),
	.datac(!\i3|result_out_alu [40]),
	.datad(!\m1|Mux40~5_combout ),
	.datae(!\m1|Mux40~6_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m1|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m1|Mux23~0 .extended_lut = "off";
defparam \m1|Mux23~0 .lut_mask = 64'h330F3355330F3355;
defparam \m1|Mux23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~45 (
// Equation(s):
// \i3|result_out_alu~45_combout  = ( \alu|Add0~181_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[41]~27_combout  & \m1|Mux22~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux22~0_combout )) # 
// (\mux1|Y[41]~27_combout ))) ) ) # ( !\alu|Add0~181_sumout  & ( (!\mux1|Y[41]~27_combout  & (\m1|Mux22~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[41]~27_combout  & (((\m1|Mux22~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout 
// ))) ) )

	.dataa(!\mux1|Y[41]~27_combout ),
	.datab(!\m1|Mux22~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~181_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~45 .extended_lut = "off";
defparam \i3|result_out_alu~45 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~45 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[41] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[41] .is_wysiwyg = "true";
defparam \i3|result_out_alu[41] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[41] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[41] .is_wysiwyg = "true";
defparam \i4|result_alu_out[41] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[41]~41 (
// Equation(s):
// \mux3|Y[41]~41_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [41]))) # (\i4|Memtoreg~q  & (\i4|readdata [41]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [41]),
	.datac(!\i4|result_alu_out [41]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[41]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[41]~41 .extended_lut = "off";
defparam \mux3|Y[41]~41 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[41]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a22 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[41]~41_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[41] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a22~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[41] .is_wysiwyg = "true";
defparam \i2|readdata2[41] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux22~0 (
// Equation(s):
// \m2|Mux22~0_combout  = ( \i3|result_out_alu [41] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[41]~41_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [41])))) ) ) # ( !\i3|result_out_alu [41] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[41]~41_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [41])))) ) )

	.dataa(!\mux3|Y[41]~41_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [41]),
	.datae(!\i3|result_out_alu [41]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux22~0 .extended_lut = "off";
defparam \m2|Mux22~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux22~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[41] (
	.clk(\clk~input_o ),
	.d(\m2|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[41] .is_wysiwyg = "true";
defparam \i3|writedata_out[41] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~345 (
// Equation(s):
// \datamem|mem~345_combout  = ( \datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \datamem|mem~344_combout  ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [33] ) ) ) # ( 
// \datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [49] ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [41] ) ) )

	.dataa(!\datamem|mem~344_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[6][0]~138_combout ),
	.dataf(!\datamem|mem[6][0]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~345 .extended_lut = "off";
defparam \datamem|mem~345 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~345 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[6][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~345_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[6][7]~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[6][1] .is_wysiwyg = "true";
defparam \datamem|mem[6][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~346 (
// Equation(s):
// \datamem|mem~346_combout  = ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( \datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[42][0]~121_combout  & ( !\datamem|mem[38][3]~142_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[42][0]~121_combout ),
	.dataf(!\datamem|mem[38][3]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~346 .extended_lut = "off";
defparam \datamem|mem~346 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~346 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~347 (
// Equation(s):
// \datamem|mem~347_combout  = ( \datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( \datamem|mem[34][0]~94_combout  & ( \datamem|mem~346_combout  ) ) ) # ( 
// \datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[38][3]~1267_combout  & ( !\datamem|mem[34][0]~94_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~346_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[38][3]~1267_combout ),
	.dataf(!\datamem|mem[34][0]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~347 .extended_lut = "off";
defparam \datamem|mem~347 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~347 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[38][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~347_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~2_combout ),
	.ena(\datamem|mem[38][7]~145_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[38][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[38][1] .is_wysiwyg = "true";
defparam \datamem|mem[38][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~348 (
// Equation(s):
// \datamem|mem~348_combout  = ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( \datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[26][2]~127_combout  & ( !\datamem|mem[22][6]~146_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[26][2]~127_combout ),
	.dataf(!\datamem|mem[22][6]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~348 .extended_lut = "off";
defparam \datamem|mem~348 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~348 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~349 (
// Equation(s):
// \datamem|mem~349_combout  = ( \datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem~348_combout  ) ) ) # ( 
// \datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[22][6]~1265_combout  & ( !\datamem|mem[18][4]~100_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~348_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[22][6]~1265_combout ),
	.dataf(!\datamem|mem[18][4]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~349 .extended_lut = "off";
defparam \datamem|mem~349 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~349 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[22][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~349_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~6_combout ),
	.ena(\datamem|mem[22][7]~149_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[22][1] .is_wysiwyg = "true";
defparam \datamem|mem[22][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~350 (
// Equation(s):
// \datamem|mem~350_combout  = ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( \datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[58][7]~133_combout  & ( !\datamem|mem[54][1]~150_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[58][7]~133_combout ),
	.dataf(!\datamem|mem[54][1]~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~350 .extended_lut = "off";
defparam \datamem|mem~350 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~350 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~351 (
// Equation(s):
// \datamem|mem~351_combout  = ( \datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem~350_combout  ) ) ) # ( 
// \datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[54][1]~1263_combout  & ( !\datamem|mem[50][3]~106_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~350_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[54][1]~1263_combout ),
	.dataf(!\datamem|mem[50][3]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~351 .extended_lut = "off";
defparam \datamem|mem~351 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~351 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[54][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~351_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~10_combout ),
	.ena(\datamem|mem[54][7]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[54][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[54][1] .is_wysiwyg = "true";
defparam \datamem|mem[54][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~5 (
// Equation(s):
// \datamem|Mux62~5_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[54][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[22][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[38][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[6][1]~q  ) ) )

	.dataa(!\datamem|mem[6][1]~q ),
	.datab(!\datamem|mem[38][1]~q ),
	.datac(!\datamem|mem[22][1]~q ),
	.datad(!\datamem|mem[54][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~5 .extended_lut = "off";
defparam \datamem|Mux62~5 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~352 (
// Equation(s):
// \datamem|mem~352_combout  = ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( \datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[18][4]~103_combout  & ( !\datamem|mem[14][6]~154_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[18][4]~103_combout ),
	.dataf(!\datamem|mem[14][6]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~352 .extended_lut = "off";
defparam \datamem|mem~352 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~352 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~353 (
// Equation(s):
// \datamem|mem~353_combout  = ( \datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem~352_combout  ) ) ) # ( 
// \datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[14][6]~1261_combout  & ( !\datamem|mem[10][6]~112_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~352_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[14][6]~1261_combout ),
	.dataf(!\datamem|mem[10][6]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~353 .extended_lut = "off";
defparam \datamem|mem~353 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~353 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[14][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~353_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~14_combout ),
	.ena(\datamem|mem[14][7]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[14][1] .is_wysiwyg = "true";
defparam \datamem|mem[14][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~354 (
// Equation(s):
// \datamem|mem~354_combout  = ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( \datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[50][3]~109_combout  & ( !\datamem|mem[46][4]~158_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[50][3]~109_combout ),
	.dataf(!\datamem|mem[46][4]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~354_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~354 .extended_lut = "off";
defparam \datamem|mem~354 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~354 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~355 (
// Equation(s):
// \datamem|mem~355_combout  = ( \datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem~354_combout  ) ) ) # ( 
// \datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[46][4]~1259_combout  & ( !\datamem|mem[42][0]~118_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~354_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[46][4]~1259_combout ),
	.dataf(!\datamem|mem[42][0]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~355_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~355 .extended_lut = "off";
defparam \datamem|mem~355 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~355 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[46][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~355_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~18_combout ),
	.ena(\datamem|mem[46][7]~161_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[46][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[46][1] .is_wysiwyg = "true";
defparam \datamem|mem[46][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~356 (
// Equation(s):
// \datamem|mem~356_combout  = ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( \datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[34][0]~97_combout  & ( !\datamem|mem[30][5]~162_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[34][0]~97_combout ),
	.dataf(!\datamem|mem[30][5]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~356 .extended_lut = "off";
defparam \datamem|mem~356 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~356 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~357 (
// Equation(s):
// \datamem|mem~357_combout  = ( \datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem~356_combout  ) ) ) # ( 
// \datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[30][5]~1257_combout  & ( !\datamem|mem[26][2]~124_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~356_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[30][5]~1257_combout ),
	.dataf(!\datamem|mem[26][2]~124_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~357_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~357 .extended_lut = "off";
defparam \datamem|mem~357 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~357 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[30][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~357_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~22_combout ),
	.ena(\datamem|mem[30][7]~165_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[30][1] .is_wysiwyg = "true";
defparam \datamem|mem[30][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~358 (
// Equation(s):
// \datamem|mem~358_combout  = ( \datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [9] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( \datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [1] ) ) ) # ( 
// \datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [17] ) ) ) # ( !\datamem|mem[62][4]~1255_combout  & ( !\datamem|mem[62][4]~166_combout  & ( \i3|writedata_out [25] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[62][4]~1255_combout ),
	.dataf(!\datamem|mem[62][4]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~358_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~358 .extended_lut = "off";
defparam \datamem|mem~358 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~358 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~359 (
// Equation(s):
// \datamem|mem~359_combout  = ( \datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem~358_combout  ) ) ) # ( 
// \datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[62][4]~1254_combout  & ( !\datamem|mem[58][7]~130_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~358_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[62][4]~1254_combout ),
	.dataf(!\datamem|mem[58][7]~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~359_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~359 .extended_lut = "off";
defparam \datamem|mem~359 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~359 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[62][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~359_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~26_combout ),
	.ena(\datamem|mem[62][7]~169_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[62][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[62][1] .is_wysiwyg = "true";
defparam \datamem|mem[62][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~6 (
// Equation(s):
// \datamem|Mux62~6_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[62][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[30][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[46][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[14][1]~q  ) ) )

	.dataa(!\datamem|mem[14][1]~q ),
	.datab(!\datamem|mem[46][1]~q ),
	.datac(!\datamem|mem[30][1]~q ),
	.datad(!\datamem|mem[62][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~6 .extended_lut = "off";
defparam \datamem|Mux62~6 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~336 (
// Equation(s):
// \datamem|mem~336_combout  = ( \datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( \datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[10][6]~112_combout  & ( !\datamem|mem[10][6]~113_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[10][6]~112_combout ),
	.dataf(!\datamem|mem[10][6]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~336 .extended_lut = "off";
defparam \datamem|mem~336 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~336 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~337 (
// Equation(s):
// \datamem|mem~337_combout  = ( \datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem~336_combout  ) ) ) # ( 
// \datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[10][6]~1275_combout  & ( !\datamem|mem[10][6]~115_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~336_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[10][6]~1275_combout ),
	.dataf(!\datamem|mem[10][6]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~337 .extended_lut = "off";
defparam \datamem|mem~337 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~337 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[10][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~337_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~13_combout ),
	.ena(\datamem|mem[10][7]~117_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[10][1] .is_wysiwyg = "true";
defparam \datamem|mem[10][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~338 (
// Equation(s):
// \datamem|mem~338_combout  = ( \datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( \datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[42][0]~118_combout  & ( !\datamem|mem[42][0]~119_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[42][0]~118_combout ),
	.dataf(!\datamem|mem[42][0]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~338 .extended_lut = "off";
defparam \datamem|mem~338 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~338 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~339 (
// Equation(s):
// \datamem|mem~339_combout  = ( \datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( \datamem|mem[42][0]~121_combout  & ( \datamem|mem~338_combout  ) ) ) # ( 
// \datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[42][0]~1273_combout  & ( !\datamem|mem[42][0]~121_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~338_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[42][0]~1273_combout ),
	.dataf(!\datamem|mem[42][0]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~339 .extended_lut = "off";
defparam \datamem|mem~339 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~339 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[42][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~339_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~17_combout ),
	.ena(\datamem|mem[42][7]~123_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[42][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[42][1] .is_wysiwyg = "true";
defparam \datamem|mem[42][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~340 (
// Equation(s):
// \datamem|mem~340_combout  = ( \datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( \datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[26][2]~124_combout  & ( !\datamem|mem[26][2]~125_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[26][2]~124_combout ),
	.dataf(!\datamem|mem[26][2]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~340 .extended_lut = "off";
defparam \datamem|mem~340 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~340 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~341 (
// Equation(s):
// \datamem|mem~341_combout  = ( \datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( \datamem|mem[26][2]~127_combout  & ( \datamem|mem~340_combout  ) ) ) # ( 
// \datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[26][2]~1271_combout  & ( !\datamem|mem[26][2]~127_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~340_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[26][2]~1271_combout ),
	.dataf(!\datamem|mem[26][2]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~341 .extended_lut = "off";
defparam \datamem|mem~341 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~341 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[26][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~341_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~21_combout ),
	.ena(\datamem|mem[26][7]~129_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[26][1] .is_wysiwyg = "true";
defparam \datamem|mem[26][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~342 (
// Equation(s):
// \datamem|mem~342_combout  = ( \datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( \datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[58][7]~130_combout  & ( !\datamem|mem[58][7]~131_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[58][7]~130_combout ),
	.dataf(!\datamem|mem[58][7]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~342 .extended_lut = "off";
defparam \datamem|mem~342 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~342 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~343 (
// Equation(s):
// \datamem|mem~343_combout  = ( \datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( \datamem|mem[58][7]~133_combout  & ( \datamem|mem~342_combout  ) ) ) # ( 
// \datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[58][7]~1269_combout  & ( !\datamem|mem[58][7]~133_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~342_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[58][7]~1269_combout ),
	.dataf(!\datamem|mem[58][7]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~343 .extended_lut = "off";
defparam \datamem|mem~343 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~343 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[58][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~343_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~25_combout ),
	.ena(\datamem|mem[58][7]~135_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[58][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[58][1] .is_wysiwyg = "true";
defparam \datamem|mem[58][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~4 (
// Equation(s):
// \datamem|Mux62~4_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[58][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[26][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[42][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[10][1]~q  ) ) )

	.dataa(!\datamem|mem[10][1]~q ),
	.datab(!\datamem|mem[42][1]~q ),
	.datac(!\datamem|mem[26][1]~q ),
	.datad(!\datamem|mem[58][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~4 .extended_lut = "off";
defparam \datamem|Mux62~4 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~332 (
// Equation(s):
// \datamem|mem~332_combout  = ( \datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( \datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[18][4]~100_combout  & ( !\datamem|mem[18][4]~101_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[18][4]~100_combout ),
	.dataf(!\datamem|mem[18][4]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~332 .extended_lut = "off";
defparam \datamem|mem~332 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~332 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~333 (
// Equation(s):
// \datamem|mem~333_combout  = ( \datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( \datamem|mem[18][4]~103_combout  & ( \datamem|mem~332_combout  ) ) ) # ( 
// \datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[18][4]~1279_combout  & ( !\datamem|mem[18][4]~103_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~332_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[18][4]~1279_combout ),
	.dataf(!\datamem|mem[18][4]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~333 .extended_lut = "off";
defparam \datamem|mem~333 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~333 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[18][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~333_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~5_combout ),
	.ena(\datamem|mem[18][7]~105_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[18][1] .is_wysiwyg = "true";
defparam \datamem|mem[18][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~334 (
// Equation(s):
// \datamem|mem~334_combout  = ( \datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( \datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[50][3]~106_combout  & ( !\datamem|mem[50][3]~107_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[50][3]~106_combout ),
	.dataf(!\datamem|mem[50][3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~334 .extended_lut = "off";
defparam \datamem|mem~334 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~334 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~335 (
// Equation(s):
// \datamem|mem~335_combout  = ( \datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( \datamem|mem[50][3]~109_combout  & ( \datamem|mem~334_combout  ) ) ) # ( 
// \datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[50][3]~1277_combout  & ( !\datamem|mem[50][3]~109_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~334_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[50][3]~1277_combout ),
	.dataf(!\datamem|mem[50][3]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~335 .extended_lut = "off";
defparam \datamem|mem~335 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~335 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[50][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~335_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~9_combout ),
	.ena(\datamem|mem[50][7]~111_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[50][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[50][1] .is_wysiwyg = "true";
defparam \datamem|mem[50][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~22 (
// Equation(s):
// \datamem|Mux62~22_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[2][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[34][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[50][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[18][1]~q  ) ) )

	.dataa(!\datamem|mem[18][1]~q ),
	.datab(!\datamem|mem[50][1]~q ),
	.datac(!\datamem|mem[34][1]~q ),
	.datad(!\datamem|mem[2][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~22 .extended_lut = "off";
defparam \datamem|Mux62~22 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~23 (
// Equation(s):
// \datamem|Mux62~23_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~4_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~5_combout  ) ) )

	.dataa(!\datamem|Mux62~5_combout ),
	.datab(!\datamem|Mux62~6_combout ),
	.datac(!\datamem|Mux62~4_combout ),
	.datad(!\datamem|Mux62~22_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~23 .extended_lut = "off";
defparam \datamem|Mux62~23 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~28 (
// Equation(s):
// \datamem|Mux62~28_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[5][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[37][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[53][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[21][1]~q  ) ) )

	.dataa(!\datamem|mem[21][1]~q ),
	.datab(!\datamem|mem[53][1]~q ),
	.datac(!\datamem|mem[37][1]~q ),
	.datad(!\datamem|mem[5][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~28 .extended_lut = "off";
defparam \datamem|Mux62~28 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~29 (
// Equation(s):
// \datamem|Mux62~29_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~28_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~11_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~20_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~9_combout  ) ) )

	.dataa(!\datamem|Mux62~9_combout ),
	.datab(!\datamem|Mux62~20_combout ),
	.datac(!\datamem|Mux62~11_combout ),
	.datad(!\datamem|Mux62~28_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~29 .extended_lut = "off";
defparam \datamem|Mux62~29 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux54~0 (
// Equation(s):
// \datamem|Mux54~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~25_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux62~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux62~23_combout  ) ) )

	.dataa(!\datamem|Mux62~23_combout ),
	.datab(!\datamem|Mux62~27_combout ),
	.datac(!\datamem|Mux62~25_combout ),
	.datad(!\datamem|Mux62~29_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux54~0 .extended_lut = "off";
defparam \datamem|Mux54~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux54~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[49] (
// Equation(s):
// \datamem|read_data [49] = ( \datamem|read_data [49] & ( \i3|Memread~q  & ( \datamem|Mux54~0_combout  ) ) ) # ( !\datamem|read_data [49] & ( \i3|Memread~q  & ( \datamem|Mux54~0_combout  ) ) ) # ( \datamem|read_data [49] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux54~0_combout ),
	.datae(!\datamem|read_data [49]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [49]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[49] .extended_lut = "off";
defparam \datamem|read_data[49] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[49] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[49] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[49] .is_wysiwyg = "true";
defparam \i4|readdata[49] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[49] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[49] .is_wysiwyg = "true";
defparam \i4|result_alu_out[49] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[49]~49 (
// Equation(s):
// \mux3|Y[49]~49_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [49]))) # (\i4|Memtoreg~q  & (\i4|readdata [49]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [49]),
	.datac(!\i4|result_alu_out [49]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[49]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[49]~49 .extended_lut = "off";
defparam \mux3|Y[49]~49 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[49]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a14 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[49]~49_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[49] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a14~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[49] .is_wysiwyg = "true";
defparam \i2|readdata2[49] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux14~0 (
// Equation(s):
// \m2|Mux14~0_combout  = ( \i3|result_out_alu [49] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[49]~49_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [49])))) ) ) # ( !\i3|result_out_alu [49] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[49]~49_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [49])))) ) )

	.dataa(!\mux3|Y[49]~49_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [49]),
	.datae(!\i3|result_out_alu [49]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux14~0 .extended_lut = "off";
defparam \m2|Mux14~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux14~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[49] (
	.clk(\clk~input_o ),
	.d(\m2|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[49] .is_wysiwyg = "true";
defparam \i3|writedata_out[49] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~316 (
// Equation(s):
// \datamem|mem~316_combout  = ( \datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem~315_combout  ) ) ) # ( 
// \datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[36][0]~1295_combout  & ( !\datamem|mem[32][5]~2_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~315_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[36][0]~1295_combout ),
	.dataf(!\datamem|mem[32][5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~316 .extended_lut = "off";
defparam \datamem|mem~316 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~316 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[36][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~316_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~3_combout ),
	.ena(\datamem|mem[36][7]~61_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[36][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[36][1] .is_wysiwyg = "true";
defparam \datamem|mem[36][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~1 (
// Equation(s):
// \datamem|Mux62~1_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[52][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[20][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[36][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[4][1]~q  ) ) )

	.dataa(!\datamem|mem[4][1]~q ),
	.datab(!\datamem|mem[36][1]~q ),
	.datac(!\datamem|mem[20][1]~q ),
	.datad(!\datamem|mem[52][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~1 .extended_lut = "off";
defparam \datamem|Mux62~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~19 (
// Equation(s):
// \datamem|Mux62~19_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~18_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~0_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~1_combout  ) ) )

	.dataa(!\datamem|Mux62~1_combout ),
	.datab(!\datamem|Mux62~2_combout ),
	.datac(!\datamem|Mux62~0_combout ),
	.datad(!\datamem|Mux62~18_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~19 .extended_lut = "off";
defparam \datamem|Mux62~19 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux38~0 (
// Equation(s):
// \datamem|Mux38~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~25_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~21_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux62~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux62~19_combout  ) ) )

	.dataa(!\datamem|Mux62~19_combout ),
	.datab(!\datamem|Mux62~23_combout ),
	.datac(!\datamem|Mux62~21_combout ),
	.datad(!\datamem|Mux62~25_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux38~0 .extended_lut = "off";
defparam \datamem|Mux38~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux38~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[33] (
// Equation(s):
// \datamem|read_data [33] = ( \datamem|read_data [33] & ( \i3|Memread~q  & ( \datamem|Mux38~0_combout  ) ) ) # ( !\datamem|read_data [33] & ( \i3|Memread~q  & ( \datamem|Mux38~0_combout  ) ) ) # ( \datamem|read_data [33] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux38~0_combout ),
	.datae(!\datamem|read_data [33]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [33]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[33] .extended_lut = "off";
defparam \datamem|read_data[33] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[33] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[33] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[33] .is_wysiwyg = "true";
defparam \i4|readdata[33] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[33] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[33] .is_wysiwyg = "true";
defparam \i4|result_alu_out[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[33]~33 (
// Equation(s):
// \mux3|Y[33]~33_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [33]))) # (\i4|Memtoreg~q  & (\i4|readdata [33]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [33]),
	.datac(!\i4|result_alu_out [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[33]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[33]~33 .extended_lut = "off";
defparam \mux3|Y[33]~33 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[33]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a30 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[33]~33_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[33] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a30~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[33] .is_wysiwyg = "true";
defparam \i2|readdata2[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux30~0 (
// Equation(s):
// \m2|Mux30~0_combout  = ( \i3|result_out_alu [33] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[33]~33_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [33])))) ) ) # ( !\i3|result_out_alu [33] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[33]~33_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [33])))) ) )

	.dataa(!\mux3|Y[33]~33_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [33]),
	.datae(!\i3|result_out_alu [33]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux30~0 .extended_lut = "off";
defparam \m2|Mux30~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux30~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[33] (
	.clk(\clk~input_o ),
	.d(\m2|Mux30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[33] .is_wysiwyg = "true";
defparam \i3|writedata_out[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~331 (
// Equation(s):
// \datamem|mem~331_combout  = ( \datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( \datamem|mem[34][0]~97_combout  & ( \datamem|mem~330_combout  ) ) ) # ( 
// \datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[34][0]~1281_combout  & ( !\datamem|mem[34][0]~97_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~330_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[34][0]~1281_combout ),
	.dataf(!\datamem|mem[34][0]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~331 .extended_lut = "off";
defparam \datamem|mem~331 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~331 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[34][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~331_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~1_combout ),
	.ena(\datamem|mem[34][7]~99_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[34][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[34][1] .is_wysiwyg = "true";
defparam \datamem|mem[34][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~3 (
// Equation(s):
// \datamem|Mux62~3_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[50][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[18][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[34][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[2][1]~q  ) ) )

	.dataa(!\datamem|mem[2][1]~q ),
	.datab(!\datamem|mem[34][1]~q ),
	.datac(!\datamem|mem[18][1]~q ),
	.datad(!\datamem|mem[50][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~3 .extended_lut = "off";
defparam \datamem|Mux62~3 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~7 (
// Equation(s):
// \datamem|Mux62~7_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~5_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~4_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~3_combout  ) ) )

	.dataa(!\datamem|Mux62~3_combout ),
	.datab(!\datamem|Mux62~4_combout ),
	.datac(!\datamem|Mux62~5_combout ),
	.datad(!\datamem|Mux62~6_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~7 .extended_lut = "off";
defparam \datamem|Mux62~7 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux22~0 (
// Equation(s):
// \datamem|Mux22~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~17_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux62~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux62~7_combout  ) ) )

	.dataa(!\datamem|Mux62~7_combout ),
	.datab(!\datamem|Mux62~19_combout ),
	.datac(!\datamem|Mux62~17_combout ),
	.datad(!\datamem|Mux62~21_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux22~0 .extended_lut = "off";
defparam \datamem|Mux22~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[17] (
// Equation(s):
// \datamem|read_data [17] = ( \datamem|read_data [17] & ( \i3|Memread~q  & ( \datamem|Mux22~0_combout  ) ) ) # ( !\datamem|read_data [17] & ( \i3|Memread~q  & ( \datamem|Mux22~0_combout  ) ) ) # ( \datamem|read_data [17] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux22~0_combout ),
	.datae(!\datamem|read_data [17]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[17] .extended_lut = "off";
defparam \datamem|read_data[17] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[17] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[17] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[17] .is_wysiwyg = "true";
defparam \i4|readdata[17] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[17] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[17] .is_wysiwyg = "true";
defparam \i4|result_alu_out[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[17]~17 (
// Equation(s):
// \mux3|Y[17]~17_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [17]))) # (\i4|Memtoreg~q  & (\i4|readdata [17]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [17]),
	.datac(!\i4|result_alu_out [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[17]~17 .extended_lut = "off";
defparam \mux3|Y[17]~17 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[17]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux46~6 (
// Equation(s):
// \m2|Mux46~6_combout  = ( \i3|result_out_alu [17] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[17]~17_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [17])))) ) ) # ( !\i3|result_out_alu [17] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[17]~17_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [17])))) ) )

	.dataa(!\mux3|Y[17]~17_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [17]),
	.datae(!\i3|result_out_alu [17]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux46~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux46~6 .extended_lut = "off";
defparam \m2|Mux46~6 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux46~6 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[17] (
	.clk(\clk~input_o ),
	.d(\m2|Mux46~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[17] .is_wysiwyg = "true";
defparam \i3|writedata_out[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~390 (
// Equation(s):
// \datamem|mem~390_combout  = ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( \datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[7][3]~230_combout  & ( !\datamem|mem[3][5]~231_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[7][3]~230_combout ),
	.dataf(!\datamem|mem[3][5]~231_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~390_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~390 .extended_lut = "off";
defparam \datamem|mem~390 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~390 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[3][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~390_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[3][7]~1222_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[3][1] .is_wysiwyg = "true";
defparam \datamem|mem[3][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~391 (
// Equation(s):
// \datamem|mem~391_combout  = ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( \datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[39][5]~233_combout  & ( !\datamem|mem[35][7]~234_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[39][5]~233_combout ),
	.dataf(!\datamem|mem[35][7]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~391 .extended_lut = "off";
defparam \datamem|mem~391 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~391 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~392 (
// Equation(s):
// \datamem|mem~392_combout  = ( \datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem~391_combout  ) ) ) # ( 
// \datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[35][7]~1221_combout  & ( !\datamem|mem[31][0]~236_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~391_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[35][7]~1221_combout ),
	.dataf(!\datamem|mem[31][0]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~392 .extended_lut = "off";
defparam \datamem|mem~392 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~392 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[35][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~392_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~33_combout ),
	.ena(\datamem|mem[35][7]~1220_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[35][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[35][1] .is_wysiwyg = "true";
defparam \datamem|mem[35][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~393 (
// Equation(s):
// \datamem|mem~393_combout  = ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( \datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[23][5]~239_combout  & ( !\datamem|mem[19][2]~240_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[23][5]~239_combout ),
	.dataf(!\datamem|mem[19][2]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~393_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~393 .extended_lut = "off";
defparam \datamem|mem~393 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~393 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~394 (
// Equation(s):
// \datamem|mem~394_combout  = ( \datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem~393_combout  ) ) ) # ( 
// \datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[19][2]~1219_combout  & ( !\datamem|mem[15][3]~242_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~393_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[19][2]~1219_combout ),
	.dataf(!\datamem|mem[15][3]~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~394_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~394 .extended_lut = "off";
defparam \datamem|mem~394 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~394 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[19][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~394_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~37_combout ),
	.ena(\datamem|mem[19][7]~1218_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[19][1] .is_wysiwyg = "true";
defparam \datamem|mem[19][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~395 (
// Equation(s):
// \datamem|mem~395_combout  = ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( \datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[55][0]~245_combout  & ( !\datamem|mem[51][1]~246_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[55][0]~245_combout ),
	.dataf(!\datamem|mem[51][1]~246_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~395 .extended_lut = "off";
defparam \datamem|mem~395 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~395 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~396 (
// Equation(s):
// \datamem|mem~396_combout  = ( \datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem~395_combout  ) ) ) # ( 
// \datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[51][1]~1217_combout  & ( !\datamem|mem[47][1]~248_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~395_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[51][1]~1217_combout ),
	.dataf(!\datamem|mem[47][1]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~396 .extended_lut = "off";
defparam \datamem|mem~396 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~396 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[51][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~396_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~41_combout ),
	.ena(\datamem|mem[51][7]~1216_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[51][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[51][1] .is_wysiwyg = "true";
defparam \datamem|mem[51][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~13 (
// Equation(s):
// \datamem|Mux62~13_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[51][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[19][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[35][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[3][1]~q  ) ) )

	.dataa(!\datamem|mem[3][1]~q ),
	.datab(!\datamem|mem[35][1]~q ),
	.datac(!\datamem|mem[19][1]~q ),
	.datad(!\datamem|mem[51][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~13 .extended_lut = "off";
defparam \datamem|Mux62~13 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~397 (
// Equation(s):
// \datamem|mem~397_combout  = ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( \datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[15][3]~251_combout  & ( !\datamem|mem[11][3]~252_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[15][3]~251_combout ),
	.dataf(!\datamem|mem[11][3]~252_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~397_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~397 .extended_lut = "off";
defparam \datamem|mem~397 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~397 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~398 (
// Equation(s):
// \datamem|mem~398_combout  = ( \datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem~397_combout  ) ) ) # ( 
// \datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[11][3]~1215_combout  & ( !\datamem|mem[7][3]~254_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~397_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[11][3]~1215_combout ),
	.dataf(!\datamem|mem[7][3]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~398_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~398 .extended_lut = "off";
defparam \datamem|mem~398 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~398 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[11][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~398_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~45_combout ),
	.ena(\datamem|mem[11][7]~1214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[11][1] .is_wysiwyg = "true";
defparam \datamem|mem[11][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~399 (
// Equation(s):
// \datamem|mem~399_combout  = ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( \datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[47][1]~257_combout  & ( !\datamem|mem[43][1]~258_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[47][1]~257_combout ),
	.dataf(!\datamem|mem[43][1]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~399 .extended_lut = "off";
defparam \datamem|mem~399 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~399 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~400 (
// Equation(s):
// \datamem|mem~400_combout  = ( \datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem~399_combout  ) ) ) # ( 
// \datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[43][1]~1213_combout  & ( !\datamem|mem[39][5]~260_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~399_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[43][1]~1213_combout ),
	.dataf(!\datamem|mem[39][5]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~400 .extended_lut = "off";
defparam \datamem|mem~400 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~400 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[43][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~400_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~49_combout ),
	.ena(\datamem|mem[43][7]~1212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[43][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[43][1] .is_wysiwyg = "true";
defparam \datamem|mem[43][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~401 (
// Equation(s):
// \datamem|mem~401_combout  = ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( \datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[31][0]~263_combout  & ( !\datamem|mem[27][3]~264_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[31][0]~263_combout ),
	.dataf(!\datamem|mem[27][3]~264_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~401_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~401 .extended_lut = "off";
defparam \datamem|mem~401 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~401 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~402 (
// Equation(s):
// \datamem|mem~402_combout  = ( \datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem~401_combout  ) ) ) # ( 
// \datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[27][3]~1211_combout  & ( !\datamem|mem[23][5]~266_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~401_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[27][3]~1211_combout ),
	.dataf(!\datamem|mem[23][5]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~402_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~402 .extended_lut = "off";
defparam \datamem|mem~402 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~402 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[27][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~402_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~53_combout ),
	.ena(\datamem|mem[27][7]~1210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[27][1] .is_wysiwyg = "true";
defparam \datamem|mem[27][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~403 (
// Equation(s):
// \datamem|mem~403_combout  = ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( \datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[63][5]~269_combout  & ( !\datamem|mem[59][6]~270_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[63][5]~269_combout ),
	.dataf(!\datamem|mem[59][6]~270_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~403_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~403 .extended_lut = "off";
defparam \datamem|mem~403 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~403 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~404 (
// Equation(s):
// \datamem|mem~404_combout  = ( \datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem~403_combout  ) ) ) # ( 
// \datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[59][6]~1209_combout  & ( !\datamem|mem[55][0]~272_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~403_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[59][6]~1209_combout ),
	.dataf(!\datamem|mem[55][0]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~404 .extended_lut = "off";
defparam \datamem|mem~404 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~404 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[59][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~404_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~57_combout ),
	.ena(\datamem|mem[59][7]~1208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[59][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[59][1] .is_wysiwyg = "true";
defparam \datamem|mem[59][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~14 (
// Equation(s):
// \datamem|Mux62~14_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[59][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[27][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[43][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[11][1]~q  ) ) )

	.dataa(!\datamem|mem[11][1]~q ),
	.datab(!\datamem|mem[43][1]~q ),
	.datac(!\datamem|mem[27][1]~q ),
	.datad(!\datamem|mem[59][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~14 .extended_lut = "off";
defparam \datamem|Mux62~14 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~413 (
// Equation(s):
// \datamem|mem~413_combout  = ( \datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( \datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[15][3]~242_combout  & ( !\datamem|mem[15][3]~244_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[15][3]~242_combout ),
	.dataf(!\datamem|mem[15][3]~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~413 .extended_lut = "off";
defparam \datamem|mem~413 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~413 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~414 (
// Equation(s):
// \datamem|mem~414_combout  = ( \datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( \datamem|mem[15][3]~251_combout  & ( \datamem|mem~413_combout  ) ) ) # ( 
// \datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[15][3]~1199_combout  & ( !\datamem|mem[15][3]~251_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~413_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[15][3]~1199_combout ),
	.dataf(!\datamem|mem[15][3]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~414_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~414 .extended_lut = "off";
defparam \datamem|mem~414 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~414 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[15][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~414_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~43_combout ),
	.ena(\datamem|mem[15][7]~1198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[15][1] .is_wysiwyg = "true";
defparam \datamem|mem[15][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~415 (
// Equation(s):
// \datamem|mem~415_combout  = ( \datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( \datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[47][1]~248_combout  & ( !\datamem|mem[47][1]~250_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[47][1]~248_combout ),
	.dataf(!\datamem|mem[47][1]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~415_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~415 .extended_lut = "off";
defparam \datamem|mem~415 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~415 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~416 (
// Equation(s):
// \datamem|mem~416_combout  = ( \datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( \datamem|mem[47][1]~257_combout  & ( \datamem|mem~415_combout  ) ) ) # ( 
// \datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[47][1]~1197_combout  & ( !\datamem|mem[47][1]~257_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~415_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[47][1]~1197_combout ),
	.dataf(!\datamem|mem[47][1]~257_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~416 .extended_lut = "off";
defparam \datamem|mem~416 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~416 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[47][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~416_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~47_combout ),
	.ena(\datamem|mem[47][7]~1196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[47][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[47][1] .is_wysiwyg = "true";
defparam \datamem|mem[47][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~417 (
// Equation(s):
// \datamem|mem~417_combout  = ( \datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( \datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[31][0]~236_combout  & ( !\datamem|mem[31][0]~238_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[31][0]~236_combout ),
	.dataf(!\datamem|mem[31][0]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~417 .extended_lut = "off";
defparam \datamem|mem~417 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~417 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~418 (
// Equation(s):
// \datamem|mem~418_combout  = ( \datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( \datamem|mem[31][0]~263_combout  & ( \datamem|mem~417_combout  ) ) ) # ( 
// \datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[31][0]~1195_combout  & ( !\datamem|mem[31][0]~263_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~417_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[31][0]~1195_combout ),
	.dataf(!\datamem|mem[31][0]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~418_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~418 .extended_lut = "off";
defparam \datamem|mem~418 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~418 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[31][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~418_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~51_combout ),
	.ena(\datamem|mem[31][7]~1194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[31][1] .is_wysiwyg = "true";
defparam \datamem|mem[31][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~419 (
// Equation(s):
// \datamem|mem~419_combout  = ( \datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [9] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( \datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [1] ) ) ) # ( 
// \datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [17] ) ) ) # ( !\datamem|mem[63][5]~1193_combout  & ( !\datamem|mem[63][5]~289_combout  & ( \i3|writedata_out [25] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[63][5]~1193_combout ),
	.dataf(!\datamem|mem[63][5]~289_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~419_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~419 .extended_lut = "off";
defparam \datamem|mem~419 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~419 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~420 (
// Equation(s):
// \datamem|mem~420_combout  = ( \datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( \datamem|mem[63][5]~269_combout  & ( \datamem|mem~419_combout  ) ) ) # ( 
// \datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[63][5]~1192_combout  & ( !\datamem|mem[63][5]~269_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~419_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[63][5]~1192_combout ),
	.dataf(!\datamem|mem[63][5]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~420 .extended_lut = "off";
defparam \datamem|mem~420 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~420 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[63][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~420_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~55_combout ),
	.ena(\datamem|mem[63][7]~1191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[63][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[63][1] .is_wysiwyg = "true";
defparam \datamem|mem[63][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~16 (
// Equation(s):
// \datamem|Mux62~16_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[63][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[31][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[47][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[15][1]~q  ) ) )

	.dataa(!\datamem|mem[15][1]~q ),
	.datab(!\datamem|mem[47][1]~q ),
	.datac(!\datamem|mem[31][1]~q ),
	.datad(!\datamem|mem[63][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~16 .extended_lut = "off";
defparam \datamem|Mux62~16 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~17 (
// Equation(s):
// \datamem|Mux62~17_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~15_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~14_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~13_combout  ) ) )

	.dataa(!\datamem|Mux62~13_combout ),
	.datab(!\datamem|Mux62~14_combout ),
	.datac(!\datamem|Mux62~15_combout ),
	.datad(!\datamem|Mux62~16_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~17 .extended_lut = "off";
defparam \datamem|Mux62~17 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux30~0 (
// Equation(s):
// \datamem|Mux30~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~23_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~19_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux62~21_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux62~17_combout  ) ) )

	.dataa(!\datamem|Mux62~17_combout ),
	.datab(!\datamem|Mux62~21_combout ),
	.datac(!\datamem|Mux62~19_combout ),
	.datad(!\datamem|Mux62~23_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux30~0 .extended_lut = "off";
defparam \datamem|Mux30~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[25] (
// Equation(s):
// \datamem|read_data [25] = ( \datamem|read_data [25] & ( \i3|Memread~q  & ( \datamem|Mux30~0_combout  ) ) ) # ( !\datamem|read_data [25] & ( \i3|Memread~q  & ( \datamem|Mux30~0_combout  ) ) ) # ( \datamem|read_data [25] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux30~0_combout ),
	.datae(!\datamem|read_data [25]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[25] .extended_lut = "off";
defparam \datamem|read_data[25] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[25] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[25] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[25] .is_wysiwyg = "true";
defparam \i4|readdata[25] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[25] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[25] .is_wysiwyg = "true";
defparam \i4|result_alu_out[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[25]~25 (
// Equation(s):
// \mux3|Y[25]~25_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [25]))) # (\i4|Memtoreg~q  & (\i4|readdata [25]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [25]),
	.datac(!\i4|result_alu_out [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[25]~25 .extended_lut = "off";
defparam \mux3|Y[25]~25 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[25]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux38~0 (
// Equation(s):
// \m2|Mux38~0_combout  = ( \i3|result_out_alu [25] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[25]~25_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [25])))) ) ) # ( !\i3|result_out_alu [25] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[25]~25_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [25])))) ) )

	.dataa(!\mux3|Y[25]~25_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [25]),
	.datae(!\i3|result_out_alu [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux38~0 .extended_lut = "off";
defparam \m2|Mux38~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux38~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[25] (
	.clk(\clk~input_o ),
	.d(\m2|Mux38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[25] .is_wysiwyg = "true";
defparam \i3|writedata_out[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~360 (
// Equation(s):
// \datamem|mem~360_combout  = ( \datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( \datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[33][3]~170_combout  & ( !\datamem|mem[33][3]~171_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[33][3]~170_combout ),
	.dataf(!\datamem|mem[33][3]~171_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~360 .extended_lut = "off";
defparam \datamem|mem~360 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~360 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~361 (
// Equation(s):
// \datamem|mem~361_combout  = ( \datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( \datamem|mem[33][3]~173_combout  & ( \datamem|mem~360_combout  ) ) ) # ( 
// \datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[33][3]~1251_combout  & ( !\datamem|mem[33][3]~173_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~360_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[33][3]~1251_combout ),
	.dataf(!\datamem|mem[33][3]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~361 .extended_lut = "off";
defparam \datamem|mem~361 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~361 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[33][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~361_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~34_combout ),
	.ena(\datamem|mem[33][7]~1250_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[33][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[33][1] .is_wysiwyg = "true";
defparam \datamem|mem[33][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~8 (
// Equation(s):
// \datamem|Mux62~8_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[49][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[17][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[33][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[1][1]~q  ) ) )

	.dataa(!\datamem|mem[1][1]~q ),
	.datab(!\datamem|mem[33][1]~q ),
	.datac(!\datamem|mem[17][1]~q ),
	.datad(!\datamem|mem[49][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~8 .extended_lut = "off";
defparam \datamem|Mux62~8 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~12 (
// Equation(s):
// \datamem|Mux62~12_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~10_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~9_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~8_combout  ) ) )

	.dataa(!\datamem|Mux62~8_combout ),
	.datab(!\datamem|Mux62~9_combout ),
	.datac(!\datamem|Mux62~10_combout ),
	.datad(!\datamem|Mux62~11_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~12 .extended_lut = "off";
defparam \datamem|Mux62~12 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux14~0 (
// Equation(s):
// \datamem|Mux14~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~7_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux62~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux62~12_combout  ) ) )

	.dataa(!\datamem|Mux62~12_combout ),
	.datab(!\datamem|Mux62~17_combout ),
	.datac(!\datamem|Mux62~7_combout ),
	.datad(!\datamem|Mux62~19_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux14~0 .extended_lut = "off";
defparam \datamem|Mux14~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux14~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[9] (
// Equation(s):
// \datamem|read_data [9] = ( \datamem|read_data [9] & ( \i3|Memread~q  & ( \datamem|Mux14~0_combout  ) ) ) # ( !\datamem|read_data [9] & ( \i3|Memread~q  & ( \datamem|Mux14~0_combout  ) ) ) # ( \datamem|read_data [9] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux14~0_combout ),
	.datae(!\datamem|read_data [9]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[9] .extended_lut = "off";
defparam \datamem|read_data[9] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[9] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[9] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[9] .is_wysiwyg = "true";
defparam \i4|readdata[9] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[9] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[9] .is_wysiwyg = "true";
defparam \i4|result_alu_out[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[9]~9 (
// Equation(s):
// \mux3|Y[9]~9_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [9]))) # (\i4|Memtoreg~q  & (\i4|readdata [9]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [9]),
	.datac(!\i4|result_alu_out [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[9]~9 .extended_lut = "off";
defparam \mux3|Y[9]~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[9]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux54~0 (
// Equation(s):
// \m2|Mux54~0_combout  = ( \i3|result_out_alu [9] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[9]~9_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [9])))) ) ) # ( !\i3|result_out_alu [9] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[9]~9_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [9])))) ) )

	.dataa(!\mux3|Y[9]~9_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [9]),
	.datae(!\i3|result_out_alu [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux54~0 .extended_lut = "off";
defparam \m2|Mux54~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux54~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[9] (
	.clk(\clk~input_o ),
	.d(\m2|Mux54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[9] .is_wysiwyg = "true";
defparam \i3|writedata_out[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~405 (
// Equation(s):
// \datamem|mem~405_combout  = ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[7][3]~254_combout ),
	.dataf(!\datamem|mem[7][3]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~405_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~405 .extended_lut = "off";
defparam \datamem|mem~405 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~405 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~406 (
// Equation(s):
// \datamem|mem~406_combout  = ( \datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem~405_combout  ) ) ) # ( 
// \datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~405_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[7][3]~1207_combout ),
	.dataf(!\datamem|mem[7][3]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~406_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~406 .extended_lut = "off";
defparam \datamem|mem~406 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~406 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[7][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~406_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[7][7]~1206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[7][1] .is_wysiwyg = "true";
defparam \datamem|mem[7][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~407 (
// Equation(s):
// \datamem|mem~407_combout  = ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[39][5]~260_combout ),
	.dataf(!\datamem|mem[39][5]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~407_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~407 .extended_lut = "off";
defparam \datamem|mem~407 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~407 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~408 (
// Equation(s):
// \datamem|mem~408_combout  = ( \datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem~407_combout  ) ) ) # ( 
// \datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~407_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[39][5]~1205_combout ),
	.dataf(!\datamem|mem[39][5]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~408 .extended_lut = "off";
defparam \datamem|mem~408 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~408 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[39][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~408_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~31_combout ),
	.ena(\datamem|mem[39][7]~1204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[39][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[39][1] .is_wysiwyg = "true";
defparam \datamem|mem[39][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~409 (
// Equation(s):
// \datamem|mem~409_combout  = ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[23][5]~266_combout ),
	.dataf(!\datamem|mem[23][5]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~409_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~409 .extended_lut = "off";
defparam \datamem|mem~409 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~409 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~410 (
// Equation(s):
// \datamem|mem~410_combout  = ( \datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem~409_combout  ) ) ) # ( 
// \datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~409_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[23][5]~1203_combout ),
	.dataf(!\datamem|mem[23][5]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~410_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~410 .extended_lut = "off";
defparam \datamem|mem~410 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~410 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[23][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~410_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~35_combout ),
	.ena(\datamem|mem[23][7]~1202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[23][1] .is_wysiwyg = "true";
defparam \datamem|mem[23][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~411 (
// Equation(s):
// \datamem|mem~411_combout  = ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[55][0]~272_combout ),
	.dataf(!\datamem|mem[55][0]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~411_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~411 .extended_lut = "off";
defparam \datamem|mem~411 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~411 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~412 (
// Equation(s):
// \datamem|mem~412_combout  = ( \datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [33] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem~411_combout  ) ) ) # ( 
// \datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [41] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [49] ) ) )

	.dataa(!\datamem|mem~411_combout ),
	.datab(!\i3|writedata_out [33]),
	.datac(!\i3|writedata_out [49]),
	.datad(!\i3|writedata_out [41]),
	.datae(!\datamem|mem[55][0]~1201_combout ),
	.dataf(!\datamem|mem[55][0]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~412 .extended_lut = "off";
defparam \datamem|mem~412 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~412 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[55][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~412_combout ),
	.asdata(\i3|writedata_out [57]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~39_combout ),
	.ena(\datamem|mem[55][7]~1200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[55][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[55][1] .is_wysiwyg = "true";
defparam \datamem|mem[55][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~15 (
// Equation(s):
// \datamem|Mux62~15_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[55][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[23][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[39][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[7][1]~q  ) ) )

	.dataa(!\datamem|mem[7][1]~q ),
	.datab(!\datamem|mem[39][1]~q ),
	.datac(!\datamem|mem[23][1]~q ),
	.datad(!\datamem|mem[55][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~15 .extended_lut = "off";
defparam \datamem|Mux62~15 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~24 (
// Equation(s):
// \datamem|Mux62~24_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[3][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[35][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[51][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[19][1]~q  ) ) )

	.dataa(!\datamem|mem[19][1]~q ),
	.datab(!\datamem|mem[51][1]~q ),
	.datac(!\datamem|mem[35][1]~q ),
	.datad(!\datamem|mem[3][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~24 .extended_lut = "off";
defparam \datamem|Mux62~24 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~25 (
// Equation(s):
// \datamem|Mux62~25_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~24_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~14_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~15_combout  ) ) )

	.dataa(!\datamem|Mux62~15_combout ),
	.datab(!\datamem|Mux62~16_combout ),
	.datac(!\datamem|Mux62~14_combout ),
	.datad(!\datamem|Mux62~24_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~25 .extended_lut = "off";
defparam \datamem|Mux62~25 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~30 (
// Equation(s):
// \datamem|Mux62~30_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[6][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[38][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[54][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[22][1]~q  ) ) )

	.dataa(!\datamem|mem[22][1]~q ),
	.datab(!\datamem|mem[54][1]~q ),
	.datac(!\datamem|mem[38][1]~q ),
	.datad(!\datamem|mem[6][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~30 .extended_lut = "off";
defparam \datamem|Mux62~30 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~31 (
// Equation(s):
// \datamem|Mux62~31_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~30_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~6_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux62~4_combout  ) ) )

	.dataa(!\datamem|Mux62~4_combout ),
	.datab(!\datamem|Mux62~22_combout ),
	.datac(!\datamem|Mux62~6_combout ),
	.datad(!\datamem|Mux62~30_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~31 .extended_lut = "off";
defparam \datamem|Mux62~31 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux62~32 (
// Equation(s):
// \datamem|Mux62~32_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~31_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~27_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux62~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux62~25_combout  ) ) )

	.dataa(!\datamem|Mux62~25_combout ),
	.datab(!\datamem|Mux62~29_combout ),
	.datac(!\datamem|Mux62~27_combout ),
	.datad(!\datamem|Mux62~31_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux62~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux62~32 .extended_lut = "off";
defparam \datamem|Mux62~32 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux62~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[57] (
// Equation(s):
// \datamem|read_data [57] = ( \datamem|read_data [57] & ( \i3|Memread~q  & ( \datamem|Mux62~32_combout  ) ) ) # ( !\datamem|read_data [57] & ( \i3|Memread~q  & ( \datamem|Mux62~32_combout  ) ) ) # ( \datamem|read_data [57] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux62~32_combout ),
	.datae(!\datamem|read_data [57]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [57]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[57] .extended_lut = "off";
defparam \datamem|read_data[57] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[57] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[57] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[57] .is_wysiwyg = "true";
defparam \i4|readdata[57] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[57] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[57] .is_wysiwyg = "true";
defparam \i4|result_alu_out[57] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[57]~57 (
// Equation(s):
// \mux3|Y[57]~57_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [57]))) # (\i4|Memtoreg~q  & (\i4|readdata [57]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [57]),
	.datac(!\i4|result_alu_out [57]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[57]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[57]~57 .extended_lut = "off";
defparam \mux3|Y[57]~57 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[57]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a6 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[57]~57_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[57] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a6~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[57] .is_wysiwyg = "true";
defparam \i2|readdata2[57] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux6~0 (
// Equation(s):
// \m2|Mux6~0_combout  = ( \i3|result_out_alu [57] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[57]~57_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [57])))) ) ) # ( !\i3|result_out_alu [57] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[57]~57_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [57])))) ) )

	.dataa(!\mux3|Y[57]~57_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [57]),
	.datae(!\i3|result_out_alu [57]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux6~0 .extended_lut = "off";
defparam \m2|Mux6~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[57] (
	.clk(\clk~input_o ),
	.d(\m2|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[57] .is_wysiwyg = "true";
defparam \i3|writedata_out[57] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~292 (
// Equation(s):
// \datamem|mem~292_combout  = ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [1] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [9] ) ) ) # ( 
// \datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [25] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [17] ) ) )

	.dataa(!\i3|writedata_out [1]),
	.datab(!\i3|writedata_out [9]),
	.datac(!\i3|writedata_out [25]),
	.datad(!\i3|writedata_out [17]),
	.datae(!\datamem|mem[32][5]~2_combout ),
	.dataf(!\datamem|mem[32][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~292 .extended_lut = "off";
defparam \datamem|mem~292 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~292 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~293 (
// Equation(s):
// \datamem|mem~293_combout  = ( \i3|writedata_out [41] & ( \i3|writedata_out [49] & ( (((\datamem|Decoder4~0_combout  & \i3|writedata_out [33])) # (\datamem|Decoder2~0_combout )) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( 
// \i3|writedata_out [49] & ( (!\datamem|Decoder1~1_combout  & ((!\datamem|Decoder4~0_combout  & (\datamem|Decoder2~0_combout )) # (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [33])))) ) ) ) # ( \i3|writedata_out [41] & 
// ( !\i3|writedata_out [49] & ( ((\datamem|Decoder4~0_combout  & ((\i3|writedata_out [33]) # (\datamem|Decoder2~0_combout )))) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [41] & ( !\i3|writedata_out [49] & ( (!\datamem|Decoder1~1_combout  
// & (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [33]))) ) ) )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder4~0_combout ),
	.datac(!\datamem|Decoder2~0_combout ),
	.datad(!\i3|writedata_out [33]),
	.datae(!\i3|writedata_out [41]),
	.dataf(!\i3|writedata_out [49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~293 .extended_lut = "off";
defparam \datamem|mem~293 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~293 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~294 (
// Equation(s):
// \datamem|mem~294_combout  = ( \datamem|mem~293_combout  & ( (!\datamem|Decoder1~0_combout ) # (\i3|writedata_out [57]) ) ) # ( !\datamem|mem~293_combout  & ( (!\datamem|Decoder1~0_combout  & (\datamem|mem[32][5]~1_combout  & ((\datamem|mem~292_combout 
// )))) # (\datamem|Decoder1~0_combout  & (((\i3|writedata_out [57])))) ) )

	.dataa(!\datamem|Decoder1~0_combout ),
	.datab(!\datamem|mem[32][5]~1_combout ),
	.datac(!\i3|writedata_out [57]),
	.datad(!\datamem|mem~292_combout ),
	.datae(!\datamem|mem~293_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~294 .extended_lut = "off";
defparam \datamem|mem~294 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~294 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[32][1] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~294_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[32][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[32][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[32][1] .is_wysiwyg = "true";
defparam \datamem|mem[32][1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux6~0 (
// Equation(s):
// \datamem|Mux6~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[48][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[16][1]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[32][1]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[0][1]~q  ) ) )

	.dataa(!\datamem|mem[0][1]~q ),
	.datab(!\datamem|mem[32][1]~q ),
	.datac(!\datamem|mem[16][1]~q ),
	.datad(!\datamem|mem[48][1]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux6~0 .extended_lut = "off";
defparam \datamem|Mux6~0 .lut_mask = 64'h55553333F0F0FF00;
defparam \datamem|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux6~1 (
// Equation(s):
// \datamem|Mux6~1_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux62~1_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux62~0_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux6~0_combout  ) ) )

	.dataa(!\datamem|Mux6~0_combout ),
	.datab(!\datamem|Mux62~0_combout ),
	.datac(!\datamem|Mux62~1_combout ),
	.datad(!\datamem|Mux62~2_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux6~1 .extended_lut = "off";
defparam \datamem|Mux6~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux6~2 (
// Equation(s):
// \datamem|Mux6~2_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux62~12_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux62~7_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux6~1_combout  ) ) )

	.dataa(!\datamem|Mux6~1_combout ),
	.datab(!\datamem|Mux62~7_combout ),
	.datac(!\datamem|Mux62~12_combout ),
	.datad(!\datamem|Mux62~17_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux6~2 .extended_lut = "off";
defparam \datamem|Mux6~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[1] (
// Equation(s):
// \datamem|read_data [1] = ( \datamem|read_data [1] & ( \i3|Memread~q  & ( \datamem|Mux6~2_combout  ) ) ) # ( !\datamem|read_data [1] & ( \i3|Memread~q  & ( \datamem|Mux6~2_combout  ) ) ) # ( \datamem|read_data [1] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux6~2_combout ),
	.datae(!\datamem|read_data [1]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[1] .extended_lut = "off";
defparam \datamem|read_data[1] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[1] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[1] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[1] .is_wysiwyg = "true";
defparam \i4|readdata[1] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[1] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[1] .is_wysiwyg = "true";
defparam \i4|result_alu_out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[1]~1 (
// Equation(s):
// \mux3|Y[1]~1_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [1]))) # (\i4|Memtoreg~q  & (\i4|readdata [1]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [1]),
	.datac(!\i4|result_alu_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[1]~1 .extended_lut = "off";
defparam \mux3|Y[1]~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a61 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[1]~1_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_first_bit_number = 61;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_first_bit_number = 61;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[1] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a61~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[1] .is_wysiwyg = "true";
defparam \i2|readdata2[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[1]~120 (
// Equation(s):
// \mux1|Y[1]~120_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [1]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [1]))))) # (\i2|Alusrc~q  & (\i2|imm_data [1])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[1]~1_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [1]))))) # (\i2|Alusrc~q  & (\i2|imm_data [1])) ) )

	.dataa(!\i2|imm_data [1]),
	.datab(!\i2|readdata2 [1]),
	.datac(!\mux3|Y[1]~1_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[1]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[1]~120 .extended_lut = "on";
defparam \mux1|Y[1]~120 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[1]~120 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~14 (
// Equation(s):
// \i3|result_out_alu~14_combout  = ( \alu|Add0~57_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[1]~120_combout  & \m1|Mux62~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux62~0_combout )) # (\mux1|Y[1]~120_combout 
// ))) ) ) # ( !\alu|Add0~57_sumout  & ( (!\mux1|Y[1]~120_combout  & (\m1|Mux62~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[1]~120_combout  & (((\m1|Mux62~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[1]~120_combout ),
	.datab(!\m1|Mux62~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~57_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~14 .extended_lut = "off";
defparam \i3|result_out_alu~14 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~14 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[1] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[1] .is_wysiwyg = "true";
defparam \i3|result_out_alu[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[1][7]~1252 (
// Equation(s):
// \datamem|mem[1][7]~1252_combout  = ( !\i3|result_out_alu [5] & ( \i3|Memwrite~q  & ( (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [4]))) ) ) )

	.dataa(!\i3|result_out_alu [1]),
	.datab(!\i3|result_out_alu [2]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [4]),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|Memwrite~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[1][7]~1252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[1][7]~1252 .extended_lut = "off";
defparam \datamem|mem[1][7]~1252 .lut_mask = 64'h0000000080000000;
defparam \datamem|mem[1][7]~1252 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[1][3] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [11]),
	.asdata(\i3|writedata_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[1][7]~1252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[1][3] .is_wysiwyg = "true";
defparam \datamem|mem[1][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~8 (
// Equation(s):
// \datamem|Mux60~8_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[49][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[17][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[33][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[1][3]~q  ) ) )

	.dataa(!\datamem|mem[1][3]~q ),
	.datab(!\datamem|mem[33][3]~q ),
	.datac(!\datamem|mem[17][3]~q ),
	.datad(!\datamem|mem[49][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~8 .extended_lut = "off";
defparam \datamem|Mux60~8 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~12 (
// Equation(s):
// \datamem|Mux60~12_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~10_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~9_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~8_combout  ) ) )

	.dataa(!\datamem|Mux60~8_combout ),
	.datab(!\datamem|Mux60~9_combout ),
	.datac(!\datamem|Mux60~10_combout ),
	.datad(!\datamem|Mux60~11_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~12 .extended_lut = "off";
defparam \datamem|Mux60~12 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux12~0 (
// Equation(s):
// \datamem|Mux12~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~7_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux60~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux60~12_combout  ) ) )

	.dataa(!\datamem|Mux60~12_combout ),
	.datab(!\datamem|Mux60~17_combout ),
	.datac(!\datamem|Mux60~7_combout ),
	.datad(!\datamem|Mux60~19_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux12~0 .extended_lut = "off";
defparam \datamem|Mux12~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[11] (
// Equation(s):
// \datamem|read_data [11] = ( \datamem|read_data [11] & ( \i3|Memread~q  & ( \datamem|Mux12~0_combout  ) ) ) # ( !\datamem|read_data [11] & ( \i3|Memread~q  & ( \datamem|Mux12~0_combout  ) ) ) # ( \datamem|read_data [11] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux12~0_combout ),
	.datae(!\datamem|read_data [11]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[11] .extended_lut = "off";
defparam \datamem|read_data[11] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[11] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[11] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[11] .is_wysiwyg = "true";
defparam \i4|readdata[11] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[11] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[11] .is_wysiwyg = "true";
defparam \i4|result_alu_out[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[11]~11 (
// Equation(s):
// \mux3|Y[11]~11_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [11]))) # (\i4|Memtoreg~q  & (\i4|readdata [11]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [11]),
	.datac(!\i4|result_alu_out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[11]~11 .extended_lut = "off";
defparam \mux3|Y[11]~11 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[11]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux52~0 (
// Equation(s):
// \m2|Mux52~0_combout  = ( \i3|result_out_alu [11] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[11]~11_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [11])))) ) ) # ( !\i3|result_out_alu [11] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[11]~11_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [11])))) ) )

	.dataa(!\mux3|Y[11]~11_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [11]),
	.datae(!\i3|result_out_alu [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux52~0 .extended_lut = "off";
defparam \m2|Mux52~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux52~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[11] (
	.clk(\clk~input_o ),
	.d(\m2|Mux52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[11] .is_wysiwyg = "true";
defparam \i3|writedata_out[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~663 (
// Equation(s):
// \datamem|mem~663_combout  = ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[7][3]~254_combout ),
	.dataf(!\datamem|mem[7][3]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~663_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~663 .extended_lut = "off";
defparam \datamem|mem~663 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~663 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~664 (
// Equation(s):
// \datamem|mem~664_combout  = ( \datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem~663_combout  ) ) ) # ( 
// \datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~663_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[7][3]~1207_combout ),
	.dataf(!\datamem|mem[7][3]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~664 .extended_lut = "off";
defparam \datamem|mem~664 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~664 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[7][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~664_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[7][7]~1206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[7][3] .is_wysiwyg = "true";
defparam \datamem|mem[7][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~665 (
// Equation(s):
// \datamem|mem~665_combout  = ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[39][5]~260_combout ),
	.dataf(!\datamem|mem[39][5]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~665_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~665 .extended_lut = "off";
defparam \datamem|mem~665 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~665 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~666 (
// Equation(s):
// \datamem|mem~666_combout  = ( \datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem~665_combout  ) ) ) # ( 
// \datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~665_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[39][5]~1205_combout ),
	.dataf(!\datamem|mem[39][5]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~666_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~666 .extended_lut = "off";
defparam \datamem|mem~666 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~666 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[39][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~666_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~31_combout ),
	.ena(\datamem|mem[39][7]~1204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[39][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[39][3] .is_wysiwyg = "true";
defparam \datamem|mem[39][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~667 (
// Equation(s):
// \datamem|mem~667_combout  = ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[23][5]~266_combout ),
	.dataf(!\datamem|mem[23][5]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~667_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~667 .extended_lut = "off";
defparam \datamem|mem~667 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~667 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~668 (
// Equation(s):
// \datamem|mem~668_combout  = ( \datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem~667_combout  ) ) ) # ( 
// \datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~667_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[23][5]~1203_combout ),
	.dataf(!\datamem|mem[23][5]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~668 .extended_lut = "off";
defparam \datamem|mem~668 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~668 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[23][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~668_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~35_combout ),
	.ena(\datamem|mem[23][7]~1202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[23][3] .is_wysiwyg = "true";
defparam \datamem|mem[23][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~669 (
// Equation(s):
// \datamem|mem~669_combout  = ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[55][0]~272_combout ),
	.dataf(!\datamem|mem[55][0]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~669_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~669 .extended_lut = "off";
defparam \datamem|mem~669 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~669 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~670 (
// Equation(s):
// \datamem|mem~670_combout  = ( \datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [35] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem~669_combout  ) ) ) # ( 
// \datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [43] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [51] ) ) )

	.dataa(!\datamem|mem~669_combout ),
	.datab(!\i3|writedata_out [35]),
	.datac(!\i3|writedata_out [51]),
	.datad(!\i3|writedata_out [43]),
	.datae(!\datamem|mem[55][0]~1201_combout ),
	.dataf(!\datamem|mem[55][0]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~670_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~670 .extended_lut = "off";
defparam \datamem|mem~670 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~670 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[55][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~670_combout ),
	.asdata(\i3|writedata_out [59]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~39_combout ),
	.ena(\datamem|mem[55][7]~1200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[55][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[55][3] .is_wysiwyg = "true";
defparam \datamem|mem[55][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~15 (
// Equation(s):
// \datamem|Mux60~15_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[55][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[23][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[39][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[7][3]~q  ) ) )

	.dataa(!\datamem|mem[7][3]~q ),
	.datab(!\datamem|mem[39][3]~q ),
	.datac(!\datamem|mem[23][3]~q ),
	.datad(!\datamem|mem[55][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~15 .extended_lut = "off";
defparam \datamem|Mux60~15 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~24 (
// Equation(s):
// \datamem|Mux60~24_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[3][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[35][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[51][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[19][3]~q  ) ) )

	.dataa(!\datamem|mem[19][3]~q ),
	.datab(!\datamem|mem[51][3]~q ),
	.datac(!\datamem|mem[35][3]~q ),
	.datad(!\datamem|mem[3][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~24 .extended_lut = "off";
defparam \datamem|Mux60~24 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~25 (
// Equation(s):
// \datamem|Mux60~25_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~24_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~14_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~15_combout  ) ) )

	.dataa(!\datamem|Mux60~15_combout ),
	.datab(!\datamem|Mux60~16_combout ),
	.datac(!\datamem|Mux60~14_combout ),
	.datad(!\datamem|Mux60~24_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~25 .extended_lut = "off";
defparam \datamem|Mux60~25 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~30 (
// Equation(s):
// \datamem|Mux60~30_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[6][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[38][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[54][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[22][3]~q  ) ) )

	.dataa(!\datamem|mem[22][3]~q ),
	.datab(!\datamem|mem[54][3]~q ),
	.datac(!\datamem|mem[38][3]~q ),
	.datad(!\datamem|mem[6][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~30 .extended_lut = "off";
defparam \datamem|Mux60~30 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~31 (
// Equation(s):
// \datamem|Mux60~31_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~30_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~6_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux60~4_combout  ) ) )

	.dataa(!\datamem|Mux60~4_combout ),
	.datab(!\datamem|Mux60~22_combout ),
	.datac(!\datamem|Mux60~6_combout ),
	.datad(!\datamem|Mux60~30_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~31 .extended_lut = "off";
defparam \datamem|Mux60~31 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux60~32 (
// Equation(s):
// \datamem|Mux60~32_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~31_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~27_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux60~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux60~25_combout  ) ) )

	.dataa(!\datamem|Mux60~25_combout ),
	.datab(!\datamem|Mux60~29_combout ),
	.datac(!\datamem|Mux60~27_combout ),
	.datad(!\datamem|Mux60~31_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux60~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux60~32 .extended_lut = "off";
defparam \datamem|Mux60~32 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux60~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[59] (
// Equation(s):
// \datamem|read_data [59] = ( \datamem|read_data [59] & ( \i3|Memread~q  & ( \datamem|Mux60~32_combout  ) ) ) # ( !\datamem|read_data [59] & ( \i3|Memread~q  & ( \datamem|Mux60~32_combout  ) ) ) # ( \datamem|read_data [59] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux60~32_combout ),
	.datae(!\datamem|read_data [59]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [59]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[59] .extended_lut = "off";
defparam \datamem|read_data[59] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[59] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[59] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[59] .is_wysiwyg = "true";
defparam \i4|readdata[59] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[59] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[59] .is_wysiwyg = "true";
defparam \i4|result_alu_out[59] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[59]~59 (
// Equation(s):
// \mux3|Y[59]~59_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [59]))) # (\i4|Memtoreg~q  & (\i4|readdata [59]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [59]),
	.datac(!\i4|result_alu_out [59]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[59]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[59]~59 .extended_lut = "off";
defparam \mux3|Y[59]~59 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[59]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a4 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[59]~59_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[59] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a4~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[59] .is_wysiwyg = "true";
defparam \i2|readdata2[59] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux4~0 (
// Equation(s):
// \m2|Mux4~0_combout  = ( \i3|result_out_alu [59] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[59]~59_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [59])))) ) ) # ( !\i3|result_out_alu [59] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[59]~59_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [59])))) ) )

	.dataa(!\mux3|Y[59]~59_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [59]),
	.datae(!\i3|result_out_alu [59]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux4~0 .extended_lut = "off";
defparam \m2|Mux4~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[59] (
	.clk(\clk~input_o ),
	.d(\m2|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[59] .is_wysiwyg = "true";
defparam \i3|writedata_out[59] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~550 (
// Equation(s):
// \datamem|mem~550_combout  = ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [3] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [11] ) ) ) # ( 
// \datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [27] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [19] ) ) )

	.dataa(!\i3|writedata_out [3]),
	.datab(!\i3|writedata_out [11]),
	.datac(!\i3|writedata_out [27]),
	.datad(!\i3|writedata_out [19]),
	.datae(!\datamem|mem[32][5]~2_combout ),
	.dataf(!\datamem|mem[32][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~550_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~550 .extended_lut = "off";
defparam \datamem|mem~550 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~550 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~551 (
// Equation(s):
// \datamem|mem~551_combout  = ( \i3|writedata_out [43] & ( \i3|writedata_out [51] & ( (((\datamem|Decoder4~0_combout  & \i3|writedata_out [35])) # (\datamem|Decoder2~0_combout )) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( 
// \i3|writedata_out [51] & ( (!\datamem|Decoder1~1_combout  & ((!\datamem|Decoder4~0_combout  & (\datamem|Decoder2~0_combout )) # (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [35])))) ) ) ) # ( \i3|writedata_out [43] & 
// ( !\i3|writedata_out [51] & ( ((\datamem|Decoder4~0_combout  & ((\i3|writedata_out [35]) # (\datamem|Decoder2~0_combout )))) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [43] & ( !\i3|writedata_out [51] & ( (!\datamem|Decoder1~1_combout  
// & (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [35]))) ) ) )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder4~0_combout ),
	.datac(!\datamem|Decoder2~0_combout ),
	.datad(!\i3|writedata_out [35]),
	.datae(!\i3|writedata_out [43]),
	.dataf(!\i3|writedata_out [51]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~551 .extended_lut = "off";
defparam \datamem|mem~551 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~551 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~552 (
// Equation(s):
// \datamem|mem~552_combout  = ( \datamem|mem~551_combout  & ( (!\datamem|Decoder1~0_combout ) # (\i3|writedata_out [59]) ) ) # ( !\datamem|mem~551_combout  & ( (!\datamem|Decoder1~0_combout  & (\datamem|mem[32][5]~1_combout  & ((\datamem|mem~550_combout 
// )))) # (\datamem|Decoder1~0_combout  & (((\i3|writedata_out [59])))) ) )

	.dataa(!\datamem|Decoder1~0_combout ),
	.datab(!\datamem|mem[32][5]~1_combout ),
	.datac(!\i3|writedata_out [59]),
	.datad(!\datamem|mem~550_combout ),
	.datae(!\datamem|mem~551_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~552 .extended_lut = "off";
defparam \datamem|mem~552 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~552 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[32][3] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~552_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[32][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[32][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[32][3] .is_wysiwyg = "true";
defparam \datamem|mem[32][3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux4~0 (
// Equation(s):
// \datamem|Mux4~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[48][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[16][3]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[32][3]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[0][3]~q  ) ) )

	.dataa(!\datamem|mem[0][3]~q ),
	.datab(!\datamem|mem[32][3]~q ),
	.datac(!\datamem|mem[16][3]~q ),
	.datad(!\datamem|mem[48][3]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux4~0 .extended_lut = "off";
defparam \datamem|Mux4~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux4~1 (
// Equation(s):
// \datamem|Mux4~1_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux60~1_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux60~0_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux4~0_combout  ) ) )

	.dataa(!\datamem|Mux4~0_combout ),
	.datab(!\datamem|Mux60~0_combout ),
	.datac(!\datamem|Mux60~1_combout ),
	.datad(!\datamem|Mux60~2_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux4~1 .extended_lut = "off";
defparam \datamem|Mux4~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux4~2 (
// Equation(s):
// \datamem|Mux4~2_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux60~12_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux60~7_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux4~1_combout  ) ) )

	.dataa(!\datamem|Mux4~1_combout ),
	.datab(!\datamem|Mux60~7_combout ),
	.datac(!\datamem|Mux60~12_combout ),
	.datad(!\datamem|Mux60~17_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux4~2 .extended_lut = "off";
defparam \datamem|Mux4~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[3] (
// Equation(s):
// \datamem|read_data [3] = ( \datamem|read_data [3] & ( \i3|Memread~q  & ( \datamem|Mux4~2_combout  ) ) ) # ( !\datamem|read_data [3] & ( \i3|Memread~q  & ( \datamem|Mux4~2_combout  ) ) ) # ( \datamem|read_data [3] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux4~2_combout ),
	.datae(!\datamem|read_data [3]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[3] .extended_lut = "off";
defparam \datamem|read_data[3] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[3] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[3] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[3] .is_wysiwyg = "true";
defparam \i4|readdata[3] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[3] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[3] .is_wysiwyg = "true";
defparam \i4|result_alu_out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[3]~3 (
// Equation(s):
// \mux3|Y[3]~3_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [3]))) # (\i4|Memtoreg~q  & (\i4|readdata [3]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [3]),
	.datac(!\i4|result_alu_out [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[3]~3 .extended_lut = "off";
defparam \mux3|Y[3]~3 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux124~17 (
// Equation(s):
// \regfile|Mux124~17_combout  = ( !\i1|inst [21] & ( ((!\i1|inst [20] & (((\regfile|registers[0][3]~q  & !\i1|inst [22])))) # (\i1|inst [20] & (((\i1|inst [22])) # (\regfile|registers[1][3]~q )))) ) ) # ( \i1|inst [21] & ( ((!\i1|inst [20] & 
// (((\regfile|registers[2][3]~q  & !\i1|inst [22])))) # (\i1|inst [20] & (((\i1|inst [22])) # (\regfile|registers[3][3]~q )))) ) )

	.dataa(!\regfile|registers[1][3]~q ),
	.datab(!\regfile|registers[3][3]~q ),
	.datac(!\regfile|registers[2][3]~q ),
	.datad(!\i1|inst [20]),
	.datae(!\i1|inst [21]),
	.dataf(!\i1|inst [22]),
	.datag(!\regfile|registers[0][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux124~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux124~17 .extended_lut = "on";
defparam \regfile|Mux124~17 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regfile|Mux124~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux124~0 (
// Equation(s):
// \regfile|Mux124~0_combout  = ( !\i1|inst [21] & ( ((!\i1|inst [22] & (((\regfile|Mux124~17_combout )))) # (\i1|inst [22] & ((!\regfile|Mux124~17_combout  & ((\regfile|registers[4][3]~q ))) # (\regfile|Mux124~17_combout  & (\regfile|registers[5][3]~q ))))) 
// ) ) # ( \i1|inst [21] & ( ((!\i1|inst [22] & (((\regfile|Mux124~17_combout )))) # (\i1|inst [22] & ((!\regfile|Mux124~17_combout  & ((\regfile|registers[6][3]~q ))) # (\regfile|Mux124~17_combout  & (\regfile|registers[7][3]~q ))))) ) )

	.dataa(!\regfile|registers[5][3]~q ),
	.datab(!\regfile|registers[7][3]~q ),
	.datac(!\regfile|registers[6][3]~q ),
	.datad(!\i1|inst [22]),
	.datae(!\i1|inst [21]),
	.dataf(!\regfile|Mux124~17_combout ),
	.datag(!\regfile|registers[4][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux124~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux124~0 .extended_lut = "on";
defparam \regfile|Mux124~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \regfile|Mux124~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux124~21 (
// Equation(s):
// \regfile|Mux124~21_combout  = ( !\i1|inst [21] & ( ((!\i1|inst [20] & (((\regfile|registers[8][3]~q  & !\i1|inst [22])))) # (\i1|inst [20] & (((\i1|inst [22])) # (\regfile|registers[9][3]~q )))) ) ) # ( \i1|inst [21] & ( ((!\i1|inst [20] & 
// (((\regfile|registers[10][3]~q  & !\i1|inst [22])))) # (\i1|inst [20] & ((!\regfile|registers[11][3]~q ) # ((\i1|inst [22]))))) ) )

	.dataa(!\regfile|registers[9][3]~q ),
	.datab(!\regfile|registers[11][3]~q ),
	.datac(!\regfile|registers[10][3]~q ),
	.datad(!\i1|inst [20]),
	.datae(!\i1|inst [21]),
	.dataf(!\i1|inst [22]),
	.datag(!\regfile|registers[8][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux124~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux124~21 .extended_lut = "on";
defparam \regfile|Mux124~21 .lut_mask = 64'h0F550FCC00FF00FF;
defparam \regfile|Mux124~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux124~4 (
// Equation(s):
// \regfile|Mux124~4_combout  = ( !\i1|inst [21] & ( ((!\i1|inst [22] & (((\regfile|Mux124~21_combout )))) # (\i1|inst [22] & ((!\regfile|Mux124~21_combout  & ((\regfile|registers[12][3]~q ))) # (\regfile|Mux124~21_combout  & (\regfile|registers[13][3]~q 
// ))))) ) ) # ( \i1|inst [21] & ( ((!\i1|inst [22] & (((\regfile|Mux124~21_combout )))) # (\i1|inst [22] & ((!\regfile|Mux124~21_combout  & ((\regfile|registers[14][3]~q ))) # (\regfile|Mux124~21_combout  & (\regfile|registers[15][3]~q ))))) ) )

	.dataa(!\regfile|registers[13][3]~q ),
	.datab(!\regfile|registers[15][3]~q ),
	.datac(!\regfile|registers[14][3]~q ),
	.datad(!\i1|inst [22]),
	.datae(!\i1|inst [21]),
	.dataf(!\regfile|Mux124~21_combout ),
	.datag(!\regfile|registers[12][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux124~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux124~4 .extended_lut = "on";
defparam \regfile|Mux124~4 .lut_mask = 64'h000F000FFF55FF33;
defparam \regfile|Mux124~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux124~25 (
// Equation(s):
// \regfile|Mux124~25_combout  = ( !\i1|inst [21] & ( ((!\i1|inst [20] & (((\regfile|registers[16][3]~q  & !\i1|inst [22])))) # (\i1|inst [20] & (((\i1|inst [22])) # (\regfile|registers[17][3]~q )))) ) ) # ( \i1|inst [21] & ( ((!\i1|inst [20] & 
// (((\regfile|registers[18][3]~q  & !\i1|inst [22])))) # (\i1|inst [20] & (((\i1|inst [22])) # (\regfile|registers[19][3]~q )))) ) )

	.dataa(!\regfile|registers[17][3]~q ),
	.datab(!\regfile|registers[19][3]~q ),
	.datac(!\regfile|registers[18][3]~q ),
	.datad(!\i1|inst [20]),
	.datae(!\i1|inst [21]),
	.dataf(!\i1|inst [22]),
	.datag(!\regfile|registers[16][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux124~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux124~25 .extended_lut = "on";
defparam \regfile|Mux124~25 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regfile|Mux124~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux124~8 (
// Equation(s):
// \regfile|Mux124~8_combout  = ( !\i1|inst [21] & ( ((!\i1|inst [22] & (((\regfile|Mux124~25_combout )))) # (\i1|inst [22] & ((!\regfile|Mux124~25_combout  & ((\regfile|registers[20][3]~q ))) # (\regfile|Mux124~25_combout  & (\regfile|registers[21][3]~q 
// ))))) ) ) # ( \i1|inst [21] & ( ((!\i1|inst [22] & (((\regfile|Mux124~25_combout )))) # (\i1|inst [22] & ((!\regfile|Mux124~25_combout  & ((\regfile|registers[22][3]~q ))) # (\regfile|Mux124~25_combout  & (\regfile|registers[23][3]~q ))))) ) )

	.dataa(!\regfile|registers[21][3]~q ),
	.datab(!\regfile|registers[23][3]~q ),
	.datac(!\regfile|registers[22][3]~q ),
	.datad(!\i1|inst [22]),
	.datae(!\i1|inst [21]),
	.dataf(!\regfile|Mux124~25_combout ),
	.datag(!\regfile|registers[20][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux124~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux124~8 .extended_lut = "on";
defparam \regfile|Mux124~8 .lut_mask = 64'h000F000FFF55FF33;
defparam \regfile|Mux124~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux124~29 (
// Equation(s):
// \regfile|Mux124~29_combout  = ( !\i1|inst [21] & ( ((!\i1|inst [20] & (((\regfile|registers[24][3]~q  & !\i1|inst [22])))) # (\i1|inst [20] & (((\i1|inst [22])) # (\regfile|registers[25][3]~q )))) ) ) # ( \i1|inst [21] & ( ((!\i1|inst [20] & 
// (((\regfile|registers[26][3]~q  & !\i1|inst [22])))) # (\i1|inst [20] & (((\i1|inst [22])) # (\regfile|registers[27][3]~q )))) ) )

	.dataa(!\regfile|registers[25][3]~q ),
	.datab(!\regfile|registers[27][3]~q ),
	.datac(!\regfile|registers[26][3]~q ),
	.datad(!\i1|inst [20]),
	.datae(!\i1|inst [21]),
	.dataf(!\i1|inst [22]),
	.datag(!\regfile|registers[24][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux124~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux124~29 .extended_lut = "on";
defparam \regfile|Mux124~29 .lut_mask = 64'h0F550F3300FF00FF;
defparam \regfile|Mux124~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux124~12 (
// Equation(s):
// \regfile|Mux124~12_combout  = ( !\i1|inst [21] & ( ((!\i1|inst [22] & (((\regfile|Mux124~29_combout )))) # (\i1|inst [22] & ((!\regfile|Mux124~29_combout  & ((\regfile|registers[28][3]~q ))) # (\regfile|Mux124~29_combout  & (\regfile|registers[29][3]~q 
// ))))) ) ) # ( \i1|inst [21] & ( ((!\i1|inst [22] & (((\regfile|Mux124~29_combout )))) # (\i1|inst [22] & ((!\regfile|Mux124~29_combout  & ((\regfile|registers[30][3]~q ))) # (\regfile|Mux124~29_combout  & (\regfile|registers[31][3]~q ))))) ) )

	.dataa(!\regfile|registers[29][3]~q ),
	.datab(!\regfile|registers[31][3]~q ),
	.datac(!\regfile|registers[30][3]~q ),
	.datad(!\i1|inst [22]),
	.datae(!\i1|inst [21]),
	.dataf(!\regfile|Mux124~29_combout ),
	.datag(!\regfile|registers[28][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux124~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux124~12 .extended_lut = "on";
defparam \regfile|Mux124~12 .lut_mask = 64'h000F000FFF55FF33;
defparam \regfile|Mux124~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \regfile|Mux124~16 (
// Equation(s):
// \regfile|Mux124~16_combout  = ( \i1|inst [23] & ( \i1|inst [24] & ( \regfile|Mux124~12_combout  ) ) ) # ( !\i1|inst [23] & ( \i1|inst [24] & ( \regfile|Mux124~8_combout  ) ) ) # ( \i1|inst [23] & ( !\i1|inst [24] & ( \regfile|Mux124~4_combout  ) ) ) # ( 
// !\i1|inst [23] & ( !\i1|inst [24] & ( \regfile|Mux124~0_combout  ) ) )

	.dataa(!\regfile|Mux124~0_combout ),
	.datab(!\regfile|Mux124~4_combout ),
	.datac(!\regfile|Mux124~8_combout ),
	.datad(!\regfile|Mux124~12_combout ),
	.datae(!\i1|inst [23]),
	.dataf(!\i1|inst [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile|Mux124~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile|Mux124~16 .extended_lut = "off";
defparam \regfile|Mux124~16 .lut_mask = 64'h555533330F0F00FF;
defparam \regfile|Mux124~16 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|readdata2[3] (
	.clk(\clk~input_o ),
	.d(\regfile|Mux124~16_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[3] .is_wysiwyg = "true";
defparam \i2|readdata2[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux60~0 (
// Equation(s):
// \m2|Mux60~0_combout  = ( \i3|result_out_alu [3] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[3]~3_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [3])))) ) ) # ( !\i3|result_out_alu [3] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[3]~3_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [3])))) ) )

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [3]),
	.datae(!\i3|result_out_alu [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux60~0 .extended_lut = "off";
defparam \m2|Mux60~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux60~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[3]~45 (
// Equation(s):
// \mux1|Y[3]~45_combout  = (!\i2|Alusrc~q  & ((\m2|Mux60~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [3]))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [3]),
	.datac(!\m2|Mux60~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[3]~45 .extended_lut = "off";
defparam \mux1|Y[3]~45 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux1|Y[3]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~16 (
// Equation(s):
// \i3|result_out_alu~16_combout  = ( \alu|Add0~65_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[3]~45_combout  & \m1|Mux60~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux60~0_combout )) # (\mux1|Y[3]~45_combout 
// ))) ) ) # ( !\alu|Add0~65_sumout  & ( (!\mux1|Y[3]~45_combout  & (\m1|Mux60~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[3]~45_combout  & (((\m1|Mux60~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[3]~45_combout ),
	.datab(!\m1|Mux60~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~65_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~16 .extended_lut = "off";
defparam \i3|result_out_alu~16 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~16 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[3] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[3] .is_wysiwyg = "true";
defparam \i3|result_out_alu[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~1 (
// Equation(s):
// \datamem|Decoder1~1_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~1 .extended_lut = "off";
defparam \datamem|Decoder1~1 .lut_mask = 64'h0000000000000200;
defparam \datamem|Decoder1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[32][5]~1 (
// Equation(s):
// \datamem|mem[32][5]~1_combout  = (!\datamem|Decoder1~1_combout  & (!\datamem|Decoder4~0_combout  & !\datamem|Decoder2~0_combout ))

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder4~0_combout ),
	.datac(!\datamem|Decoder2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[32][5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[32][5]~1 .extended_lut = "off";
defparam \datamem|mem[32][5]~1 .lut_mask = 64'h8080808080808080;
defparam \datamem|mem[32][5]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~679 (
// Equation(s):
// \datamem|mem~679_combout  = ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [4] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [12] ) ) ) # ( 
// \datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [28] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [20] ) ) )

	.dataa(!\i3|writedata_out [4]),
	.datab(!\i3|writedata_out [12]),
	.datac(!\i3|writedata_out [28]),
	.datad(!\i3|writedata_out [20]),
	.datae(!\datamem|mem[32][5]~2_combout ),
	.dataf(!\datamem|mem[32][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~679_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~679 .extended_lut = "off";
defparam \datamem|mem~679 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~679 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~680 (
// Equation(s):
// \datamem|mem~680_combout  = ( \i3|writedata_out [44] & ( \i3|writedata_out [52] & ( (((\datamem|Decoder4~0_combout  & \i3|writedata_out [36])) # (\datamem|Decoder2~0_combout )) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( 
// \i3|writedata_out [52] & ( (!\datamem|Decoder1~1_combout  & ((!\datamem|Decoder4~0_combout  & (\datamem|Decoder2~0_combout )) # (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [36])))) ) ) ) # ( \i3|writedata_out [44] & 
// ( !\i3|writedata_out [52] & ( ((\datamem|Decoder4~0_combout  & ((\i3|writedata_out [36]) # (\datamem|Decoder2~0_combout )))) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [44] & ( !\i3|writedata_out [52] & ( (!\datamem|Decoder1~1_combout  
// & (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [36]))) ) ) )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder4~0_combout ),
	.datac(!\datamem|Decoder2~0_combout ),
	.datad(!\i3|writedata_out [36]),
	.datae(!\i3|writedata_out [44]),
	.dataf(!\i3|writedata_out [52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~680 .extended_lut = "off";
defparam \datamem|mem~680 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~680 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~681 (
// Equation(s):
// \datamem|mem~681_combout  = ( \datamem|mem~680_combout  & ( (!\datamem|Decoder1~0_combout ) # (\i3|writedata_out [60]) ) ) # ( !\datamem|mem~680_combout  & ( (!\datamem|Decoder1~0_combout  & (\datamem|mem[32][5]~1_combout  & ((\datamem|mem~679_combout 
// )))) # (\datamem|Decoder1~0_combout  & (((\i3|writedata_out [60])))) ) )

	.dataa(!\datamem|Decoder1~0_combout ),
	.datab(!\datamem|mem[32][5]~1_combout ),
	.datac(!\i3|writedata_out [60]),
	.datad(!\datamem|mem~679_combout ),
	.datae(!\datamem|mem~680_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~681 .extended_lut = "off";
defparam \datamem|mem~681 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~681 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[32][4] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~681_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[32][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[32][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[32][4] .is_wysiwyg = "true";
defparam \datamem|mem[32][4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux3~0 (
// Equation(s):
// \datamem|Mux3~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[48][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[16][4]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[32][4]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[0][4]~q  ) ) )

	.dataa(!\datamem|mem[0][4]~q ),
	.datab(!\datamem|mem[32][4]~q ),
	.datac(!\datamem|mem[16][4]~q ),
	.datad(!\datamem|mem[48][4]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux3~0 .extended_lut = "off";
defparam \datamem|Mux3~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux3~1 (
// Equation(s):
// \datamem|Mux3~1_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux59~1_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux59~0_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux3~0_combout  ) ) )

	.dataa(!\datamem|Mux3~0_combout ),
	.datab(!\datamem|Mux59~0_combout ),
	.datac(!\datamem|Mux59~1_combout ),
	.datad(!\datamem|Mux59~2_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux3~1 .extended_lut = "off";
defparam \datamem|Mux3~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux3~2 (
// Equation(s):
// \datamem|Mux3~2_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux59~12_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux59~7_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux3~1_combout  ) ) )

	.dataa(!\datamem|Mux3~1_combout ),
	.datab(!\datamem|Mux59~7_combout ),
	.datac(!\datamem|Mux59~12_combout ),
	.datad(!\datamem|Mux59~17_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux3~2 .extended_lut = "off";
defparam \datamem|Mux3~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[4] (
// Equation(s):
// \datamem|read_data [4] = ( \datamem|read_data [4] & ( \i3|Memread~q  & ( \datamem|Mux3~2_combout  ) ) ) # ( !\datamem|read_data [4] & ( \i3|Memread~q  & ( \datamem|Mux3~2_combout  ) ) ) # ( \datamem|read_data [4] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux3~2_combout ),
	.datae(!\datamem|read_data [4]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[4] .extended_lut = "off";
defparam \datamem|read_data[4] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[4] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[4] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[4] .is_wysiwyg = "true";
defparam \i4|readdata[4] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[4] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[4] .is_wysiwyg = "true";
defparam \i4|result_alu_out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[4]~4 (
// Equation(s):
// \mux3|Y[4]~4_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [4]))) # (\i4|Memtoreg~q  & (\i4|readdata [4]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [4]),
	.datac(!\i4|result_alu_out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[4]~4 .extended_lut = "off";
defparam \mux3|Y[4]~4 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a59 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[4]~4_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_first_bit_number = 59;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_first_bit_number = 59;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[4] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a59~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[4] .is_wysiwyg = "true";
defparam \i2|readdata2[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[4]~124 (
// Equation(s):
// \mux1|Y[4]~124_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [4]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [4]))))) # (\i2|Alusrc~q  & (\i2|imm_data [4])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[4]~4_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [4]))))) # (\i2|Alusrc~q  & (\i2|imm_data [4])) ) )

	.dataa(!\i2|imm_data [4]),
	.datab(!\i2|readdata2 [4]),
	.datac(!\mux3|Y[4]~4_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[4]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[4]~124 .extended_lut = "on";
defparam \mux1|Y[4]~124 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[4]~124 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~12 (
// Equation(s):
// \i3|result_out_alu~12_combout  = ( \alu|Add0~49_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[4]~124_combout  & \m1|Mux59~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux59~0_combout )) # (\mux1|Y[4]~124_combout 
// ))) ) ) # ( !\alu|Add0~49_sumout  & ( (!\mux1|Y[4]~124_combout  & (\m1|Mux59~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[4]~124_combout  & (((\m1|Mux59~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[4]~124_combout ),
	.datab(!\m1|Mux59~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~49_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~12 .extended_lut = "off";
defparam \i3|result_out_alu~12 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~12 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[4] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[4] .is_wysiwyg = "true";
defparam \i3|result_out_alu[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~0 (
// Equation(s):
// \datamem|Decoder1~0_combout  = ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (\i3|result_out_alu [4] & (\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~0 .extended_lut = "off";
defparam \datamem|Decoder1~0 .lut_mask = 64'h0000000002000000;
defparam \datamem|Decoder1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~807 (
// Equation(s):
// \datamem|mem~807_combout  = ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [5] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [13] ) ) ) # ( 
// \datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [29] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [21] ) ) )

	.dataa(!\i3|writedata_out [5]),
	.datab(!\i3|writedata_out [13]),
	.datac(!\i3|writedata_out [29]),
	.datad(!\i3|writedata_out [21]),
	.datae(!\datamem|mem[32][5]~2_combout ),
	.dataf(!\datamem|mem[32][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~807_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~807 .extended_lut = "off";
defparam \datamem|mem~807 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~807 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~808 (
// Equation(s):
// \datamem|mem~808_combout  = ( \i3|writedata_out [45] & ( \i3|writedata_out [53] & ( (((\datamem|Decoder4~0_combout  & \i3|writedata_out [37])) # (\datamem|Decoder2~0_combout )) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( 
// \i3|writedata_out [53] & ( (!\datamem|Decoder1~1_combout  & ((!\datamem|Decoder4~0_combout  & (\datamem|Decoder2~0_combout )) # (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [37])))) ) ) ) # ( \i3|writedata_out [45] & 
// ( !\i3|writedata_out [53] & ( ((\datamem|Decoder4~0_combout  & ((\i3|writedata_out [37]) # (\datamem|Decoder2~0_combout )))) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [45] & ( !\i3|writedata_out [53] & ( (!\datamem|Decoder1~1_combout  
// & (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [37]))) ) ) )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder4~0_combout ),
	.datac(!\datamem|Decoder2~0_combout ),
	.datad(!\i3|writedata_out [37]),
	.datae(!\i3|writedata_out [45]),
	.dataf(!\i3|writedata_out [53]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~808 .extended_lut = "off";
defparam \datamem|mem~808 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~808 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~809 (
// Equation(s):
// \datamem|mem~809_combout  = ( \datamem|mem~808_combout  & ( (!\datamem|Decoder1~0_combout ) # (\i3|writedata_out [61]) ) ) # ( !\datamem|mem~808_combout  & ( (!\datamem|Decoder1~0_combout  & (\datamem|mem[32][5]~1_combout  & ((\datamem|mem~807_combout 
// )))) # (\datamem|Decoder1~0_combout  & (((\i3|writedata_out [61])))) ) )

	.dataa(!\datamem|Decoder1~0_combout ),
	.datab(!\datamem|mem[32][5]~1_combout ),
	.datac(!\i3|writedata_out [61]),
	.datad(!\datamem|mem~807_combout ),
	.datae(!\datamem|mem~808_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~809_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~809 .extended_lut = "off";
defparam \datamem|mem~809 .lut_mask = 64'h0527AFAF0527AFAF;
defparam \datamem|mem~809 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[32][5] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~809_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[32][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[32][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[32][5] .is_wysiwyg = "true";
defparam \datamem|mem[32][5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux2~0 (
// Equation(s):
// \datamem|Mux2~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[48][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[16][5]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[32][5]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[0][5]~q  ) ) )

	.dataa(!\datamem|mem[0][5]~q ),
	.datab(!\datamem|mem[32][5]~q ),
	.datac(!\datamem|mem[16][5]~q ),
	.datad(!\datamem|mem[48][5]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux2~0 .extended_lut = "off";
defparam \datamem|Mux2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux2~1 (
// Equation(s):
// \datamem|Mux2~1_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux58~1_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux58~0_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux2~0_combout  ) ) )

	.dataa(!\datamem|Mux2~0_combout ),
	.datab(!\datamem|Mux58~0_combout ),
	.datac(!\datamem|Mux58~1_combout ),
	.datad(!\datamem|Mux58~2_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux2~1 .extended_lut = "off";
defparam \datamem|Mux2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux2~2 (
// Equation(s):
// \datamem|Mux2~2_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux58~12_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux58~7_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux2~1_combout  ) ) )

	.dataa(!\datamem|Mux2~1_combout ),
	.datab(!\datamem|Mux58~7_combout ),
	.datac(!\datamem|Mux58~12_combout ),
	.datad(!\datamem|Mux58~17_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux2~2 .extended_lut = "off";
defparam \datamem|Mux2~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[5] (
// Equation(s):
// \datamem|read_data [5] = ( \datamem|read_data [5] & ( \i3|Memread~q  & ( \datamem|Mux2~2_combout  ) ) ) # ( !\datamem|read_data [5] & ( \i3|Memread~q  & ( \datamem|Mux2~2_combout  ) ) ) # ( \datamem|read_data [5] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux2~2_combout ),
	.datae(!\datamem|read_data [5]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[5] .extended_lut = "off";
defparam \datamem|read_data[5] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[5] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[5] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[5] .is_wysiwyg = "true";
defparam \i4|readdata[5] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[5] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[5] .is_wysiwyg = "true";
defparam \i4|result_alu_out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[5]~5 (
// Equation(s):
// \mux3|Y[5]~5_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [5]))) # (\i4|Memtoreg~q  & (\i4|readdata [5]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [5]),
	.datac(!\i4|result_alu_out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[5]~5 .extended_lut = "off";
defparam \mux3|Y[5]~5 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a58 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[5]~5_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_first_bit_number = 58;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_first_bit_number = 58;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[5] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a58~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[5] .is_wysiwyg = "true";
defparam \i2|readdata2[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[5]~108 (
// Equation(s):
// \mux1|Y[5]~108_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [5]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [5]))))) # (\i2|Alusrc~q  & (\i2|imm_data [5])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[5]~5_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [5]))))) # (\i2|Alusrc~q  & (\i2|imm_data [5])) ) )

	.dataa(!\i2|imm_data [5]),
	.datab(!\i2|readdata2 [5]),
	.datac(!\mux3|Y[5]~5_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[5]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[5]~108 .extended_lut = "on";
defparam \mux1|Y[5]~108 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[5]~108 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~13 (
// Equation(s):
// \i3|result_out_alu~13_combout  = ( \alu|Add0~53_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[5]~108_combout  & \m1|Mux58~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux58~0_combout )) # (\mux1|Y[5]~108_combout 
// ))) ) ) # ( !\alu|Add0~53_sumout  & ( (!\mux1|Y[5]~108_combout  & (\m1|Mux58~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[5]~108_combout  & (((\m1|Mux58~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[5]~108_combout ),
	.datab(!\m1|Mux58~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~53_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~13 .extended_lut = "off";
defparam \i3|result_out_alu~13 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~13 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[5] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[5] .is_wysiwyg = "true";
defparam \i3|result_out_alu[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder1~30 (
// Equation(s):
// \datamem|Decoder1~30_combout  = ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( (!\i3|result_out_alu [5] & (!\i3|result_out_alu [4] & (!\i3|result_out_alu [3] & !\i3|result_out_alu [2]))) ) ) )

	.dataa(!\i3|result_out_alu [5]),
	.datab(!\i3|result_out_alu [4]),
	.datac(!\i3|result_out_alu [3]),
	.datad(!\i3|result_out_alu [2]),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder1~30 .extended_lut = "off";
defparam \datamem|Decoder1~30 .lut_mask = 64'h8000000000000000;
defparam \datamem|Decoder1~30 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[1][0] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [8]),
	.asdata(\i3|writedata_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[1][7]~1252_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[1][0] .is_wysiwyg = "true";
defparam \datamem|mem[1][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~8 (
// Equation(s):
// \datamem|Mux63~8_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[49][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[17][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[33][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[1][0]~q  ) ) )

	.dataa(!\datamem|mem[1][0]~q ),
	.datab(!\datamem|mem[33][0]~q ),
	.datac(!\datamem|mem[17][0]~q ),
	.datad(!\datamem|mem[49][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~8 .extended_lut = "off";
defparam \datamem|Mux63~8 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~12 (
// Equation(s):
// \datamem|Mux63~12_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~11_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~10_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~9_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~8_combout  ) ) )

	.dataa(!\datamem|Mux63~8_combout ),
	.datab(!\datamem|Mux63~9_combout ),
	.datac(!\datamem|Mux63~10_combout ),
	.datad(!\datamem|Mux63~11_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~12 .extended_lut = "off";
defparam \datamem|Mux63~12 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux15~0 (
// Equation(s):
// \datamem|Mux15~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~19_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~7_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux63~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux63~12_combout  ) ) )

	.dataa(!\datamem|Mux63~12_combout ),
	.datab(!\datamem|Mux63~17_combout ),
	.datac(!\datamem|Mux63~7_combout ),
	.datad(!\datamem|Mux63~19_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux15~0 .extended_lut = "off";
defparam \datamem|Mux15~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[8] (
// Equation(s):
// \datamem|read_data [8] = ( \datamem|read_data [8] & ( \i3|Memread~q  & ( \datamem|Mux15~0_combout  ) ) ) # ( !\datamem|read_data [8] & ( \i3|Memread~q  & ( \datamem|Mux15~0_combout  ) ) ) # ( \datamem|read_data [8] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux15~0_combout ),
	.datae(!\datamem|read_data [8]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[8] .extended_lut = "off";
defparam \datamem|read_data[8] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[8] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[8] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[8] .is_wysiwyg = "true";
defparam \i4|readdata[8] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[8] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[8] .is_wysiwyg = "true";
defparam \i4|result_alu_out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[8]~8 (
// Equation(s):
// \mux3|Y[8]~8_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [8]))) # (\i4|Memtoreg~q  & (\i4|readdata [8]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [8]),
	.datac(!\i4|result_alu_out [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[8]~8 .extended_lut = "off";
defparam \mux3|Y[8]~8 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[8]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a55 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[8]~8_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_first_bit_number = 55;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_first_bit_number = 55;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[8] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a55~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[8] .is_wysiwyg = "true";
defparam \i2|readdata2[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux55~0 (
// Equation(s):
// \m2|Mux55~0_combout  = ( \i3|result_out_alu [8] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[8]~8_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [8])))) ) ) # ( !\i3|result_out_alu [8] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[8]~8_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [8])))) ) )

	.dataa(!\mux3|Y[8]~8_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [8]),
	.datae(!\i3|result_out_alu [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux55~0 .extended_lut = "off";
defparam \m2|Mux55~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux55~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[8] (
	.clk(\clk~input_o ),
	.d(\m2|Mux55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[8] .is_wysiwyg = "true";
defparam \i3|writedata_out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~275 (
// Equation(s):
// \datamem|mem~275_combout  = ( \datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( \datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[7][3]~254_combout  & ( !\datamem|mem[7][3]~256_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[7][3]~254_combout ),
	.dataf(!\datamem|mem[7][3]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~275 .extended_lut = "off";
defparam \datamem|mem~275 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~275 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~276 (
// Equation(s):
// \datamem|mem~276_combout  = ( \datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( \datamem|mem[7][3]~230_combout  & ( \datamem|mem~275_combout  ) ) ) # ( 
// \datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[7][3]~1207_combout  & ( !\datamem|mem[7][3]~230_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~275_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[7][3]~1207_combout ),
	.dataf(!\datamem|mem[7][3]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~276 .extended_lut = "off";
defparam \datamem|mem~276 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~276 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[7][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~276_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~30_combout ),
	.ena(\datamem|mem[7][7]~1206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[7][0] .is_wysiwyg = "true";
defparam \datamem|mem[7][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~277 (
// Equation(s):
// \datamem|mem~277_combout  = ( \datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( \datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[39][5]~260_combout  & ( !\datamem|mem[39][5]~262_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[39][5]~260_combout ),
	.dataf(!\datamem|mem[39][5]~262_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~277 .extended_lut = "off";
defparam \datamem|mem~277 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~277 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~278 (
// Equation(s):
// \datamem|mem~278_combout  = ( \datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( \datamem|mem[39][5]~233_combout  & ( \datamem|mem~277_combout  ) ) ) # ( 
// \datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[39][5]~1205_combout  & ( !\datamem|mem[39][5]~233_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~277_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[39][5]~1205_combout ),
	.dataf(!\datamem|mem[39][5]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~278 .extended_lut = "off";
defparam \datamem|mem~278 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~278 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[39][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~278_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~31_combout ),
	.ena(\datamem|mem[39][7]~1204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[39][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[39][0] .is_wysiwyg = "true";
defparam \datamem|mem[39][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~279 (
// Equation(s):
// \datamem|mem~279_combout  = ( \datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( \datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[23][5]~266_combout  & ( !\datamem|mem[23][5]~268_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[23][5]~266_combout ),
	.dataf(!\datamem|mem[23][5]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~279 .extended_lut = "off";
defparam \datamem|mem~279 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~279 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~280 (
// Equation(s):
// \datamem|mem~280_combout  = ( \datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( \datamem|mem[23][5]~239_combout  & ( \datamem|mem~279_combout  ) ) ) # ( 
// \datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[23][5]~1203_combout  & ( !\datamem|mem[23][5]~239_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~279_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[23][5]~1203_combout ),
	.dataf(!\datamem|mem[23][5]~239_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~280 .extended_lut = "off";
defparam \datamem|mem~280 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~280 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[23][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~280_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~35_combout ),
	.ena(\datamem|mem[23][7]~1202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[23][0] .is_wysiwyg = "true";
defparam \datamem|mem[23][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~281 (
// Equation(s):
// \datamem|mem~281_combout  = ( \datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( \datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[55][0]~272_combout  & ( !\datamem|mem[55][0]~274_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[55][0]~272_combout ),
	.dataf(!\datamem|mem[55][0]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~281 .extended_lut = "off";
defparam \datamem|mem~281 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~281 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~282 (
// Equation(s):
// \datamem|mem~282_combout  = ( \datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [32] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( \datamem|mem[55][0]~245_combout  & ( \datamem|mem~281_combout  ) ) ) # ( 
// \datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [40] ) ) ) # ( !\datamem|mem[55][0]~1201_combout  & ( !\datamem|mem[55][0]~245_combout  & ( \i3|writedata_out [48] ) ) )

	.dataa(!\datamem|mem~281_combout ),
	.datab(!\i3|writedata_out [32]),
	.datac(!\i3|writedata_out [48]),
	.datad(!\i3|writedata_out [40]),
	.datae(!\datamem|mem[55][0]~1201_combout ),
	.dataf(!\datamem|mem[55][0]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~282 .extended_lut = "off";
defparam \datamem|mem~282 .lut_mask = 64'h0F0F00FF55553333;
defparam \datamem|mem~282 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[55][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~282_combout ),
	.asdata(\i3|writedata_out [56]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\datamem|Decoder1~39_combout ),
	.ena(\datamem|mem[55][7]~1200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[55][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[55][0] .is_wysiwyg = "true";
defparam \datamem|mem[55][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~15 (
// Equation(s):
// \datamem|Mux63~15_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[55][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[23][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( \datamem|mem[39][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[7][0]~q  ) ) )

	.dataa(!\datamem|mem[7][0]~q ),
	.datab(!\datamem|mem[39][0]~q ),
	.datac(!\datamem|mem[23][0]~q ),
	.datad(!\datamem|mem[55][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~15 .extended_lut = "off";
defparam \datamem|Mux63~15 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~24 (
// Equation(s):
// \datamem|Mux63~24_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[3][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[35][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[51][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[19][0]~q  ) ) )

	.dataa(!\datamem|mem[19][0]~q ),
	.datab(!\datamem|mem[51][0]~q ),
	.datac(!\datamem|mem[35][0]~q ),
	.datad(!\datamem|mem[3][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~24 .extended_lut = "off";
defparam \datamem|Mux63~24 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~25 (
// Equation(s):
// \datamem|Mux63~25_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~24_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~14_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~16_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~15_combout  ) ) )

	.dataa(!\datamem|Mux63~15_combout ),
	.datab(!\datamem|Mux63~16_combout ),
	.datac(!\datamem|Mux63~14_combout ),
	.datad(!\datamem|Mux63~24_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~25 .extended_lut = "off";
defparam \datamem|Mux63~25 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~30 (
// Equation(s):
// \datamem|Mux63~30_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[6][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[38][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[54][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[22][0]~q  ) ) )

	.dataa(!\datamem|mem[22][0]~q ),
	.datab(!\datamem|mem[54][0]~q ),
	.datac(!\datamem|mem[38][0]~q ),
	.datad(!\datamem|mem[6][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~30 .extended_lut = "off";
defparam \datamem|Mux63~30 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~31 (
// Equation(s):
// \datamem|Mux63~31_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~30_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~6_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux63~4_combout  ) ) )

	.dataa(!\datamem|Mux63~4_combout ),
	.datab(!\datamem|Mux63~22_combout ),
	.datac(!\datamem|Mux63~6_combout ),
	.datad(!\datamem|Mux63~30_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~31 .extended_lut = "off";
defparam \datamem|Mux63~31 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux63~32 (
// Equation(s):
// \datamem|Mux63~32_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~31_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~27_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux63~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux63~25_combout  ) ) )

	.dataa(!\datamem|Mux63~25_combout ),
	.datab(!\datamem|Mux63~29_combout ),
	.datac(!\datamem|Mux63~27_combout ),
	.datad(!\datamem|Mux63~31_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux63~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux63~32 .extended_lut = "off";
defparam \datamem|Mux63~32 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux63~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[56] (
// Equation(s):
// \datamem|read_data [56] = ( \datamem|read_data [56] & ( \i3|Memread~q  & ( \datamem|Mux63~32_combout  ) ) ) # ( !\datamem|read_data [56] & ( \i3|Memread~q  & ( \datamem|Mux63~32_combout  ) ) ) # ( \datamem|read_data [56] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux63~32_combout ),
	.datae(!\datamem|read_data [56]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [56]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[56] .extended_lut = "off";
defparam \datamem|read_data[56] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[56] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[56] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[56] .is_wysiwyg = "true";
defparam \i4|readdata[56] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[56] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[56] .is_wysiwyg = "true";
defparam \i4|result_alu_out[56] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[56]~56 (
// Equation(s):
// \mux3|Y[56]~56_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [56]))) # (\i4|Memtoreg~q  & (\i4|readdata [56]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [56]),
	.datac(!\i4|result_alu_out [56]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[56]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[56]~56 .extended_lut = "off";
defparam \mux3|Y[56]~56 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[56]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a7 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[56]~56_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[56] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a7~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[56] .is_wysiwyg = "true";
defparam \i2|readdata2[56] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux7~0 (
// Equation(s):
// \m2|Mux7~0_combout  = ( \i3|result_out_alu [56] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[56]~56_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [56])))) ) ) # ( !\i3|result_out_alu [56] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[56]~56_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [56])))) ) )

	.dataa(!\mux3|Y[56]~56_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [56]),
	.datae(!\i3|result_out_alu [56]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux7~0 .extended_lut = "off";
defparam \m2|Mux7~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[56] (
	.clk(\clk~input_o ),
	.d(\m2|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[56] .is_wysiwyg = "true";
defparam \i3|writedata_out[56] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~4 (
// Equation(s):
// \datamem|mem~4_combout  = ( \datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [0] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( \datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [8] ) ) ) # ( 
// \datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [24] ) ) ) # ( !\datamem|mem[32][5]~2_combout  & ( !\datamem|mem[32][5]~3_combout  & ( \i3|writedata_out [16] ) ) )

	.dataa(!\i3|writedata_out [0]),
	.datab(!\i3|writedata_out [8]),
	.datac(!\i3|writedata_out [24]),
	.datad(!\i3|writedata_out [16]),
	.datae(!\datamem|mem[32][5]~2_combout ),
	.dataf(!\datamem|mem[32][5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~4 .extended_lut = "off";
defparam \datamem|mem~4 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~5 (
// Equation(s):
// \datamem|mem~5_combout  = ( \i3|writedata_out [40] & ( \i3|writedata_out [48] & ( (((\datamem|Decoder4~0_combout  & \i3|writedata_out [32])) # (\datamem|Decoder2~0_combout )) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [40] & ( 
// \i3|writedata_out [48] & ( (!\datamem|Decoder1~1_combout  & ((!\datamem|Decoder4~0_combout  & (\datamem|Decoder2~0_combout )) # (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [32])))) ) ) ) # ( \i3|writedata_out [40] & 
// ( !\i3|writedata_out [48] & ( ((\datamem|Decoder4~0_combout  & ((\i3|writedata_out [32]) # (\datamem|Decoder2~0_combout )))) # (\datamem|Decoder1~1_combout ) ) ) ) # ( !\i3|writedata_out [40] & ( !\i3|writedata_out [48] & ( (!\datamem|Decoder1~1_combout  
// & (\datamem|Decoder4~0_combout  & (!\datamem|Decoder2~0_combout  & \i3|writedata_out [32]))) ) ) )

	.dataa(!\datamem|Decoder1~1_combout ),
	.datab(!\datamem|Decoder4~0_combout ),
	.datac(!\datamem|Decoder2~0_combout ),
	.datad(!\i3|writedata_out [32]),
	.datae(!\i3|writedata_out [40]),
	.dataf(!\i3|writedata_out [48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~5 .extended_lut = "off";
defparam \datamem|mem~5 .lut_mask = 64'h0020577708285F7F;
defparam \datamem|mem~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~6 (
// Equation(s):
// \datamem|mem~6_combout  = ( \datamem|mem~5_combout  & ( (!\i3|writedata_out [56] & \datamem|Decoder1~0_combout ) ) ) # ( !\datamem|mem~5_combout  & ( (!\datamem|Decoder1~0_combout  & (((!\datamem|mem[32][5]~1_combout ) # (!\datamem|mem~4_combout )))) # 
// (\datamem|Decoder1~0_combout  & (!\i3|writedata_out [56])) ) )

	.dataa(!\i3|writedata_out [56]),
	.datab(!\datamem|Decoder1~0_combout ),
	.datac(!\datamem|mem[32][5]~1_combout ),
	.datad(!\datamem|mem~4_combout ),
	.datae(!\datamem|mem~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~6 .extended_lut = "off";
defparam \datamem|mem~6 .lut_mask = 64'hEEE22222EEE22222;
defparam \datamem|mem~6 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[32][0] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[32][7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[32][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[32][0] .is_wysiwyg = "true";
defparam \datamem|mem[32][0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux7~0 (
// Equation(s):
// \datamem|Mux7~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[48][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[16][0]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu 
// [4] & ( !\datamem|mem[32][0]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( !\datamem|mem[0][0]~q  ) ) )

	.dataa(!\datamem|mem[0][0]~q ),
	.datab(!\datamem|mem[32][0]~q ),
	.datac(!\datamem|mem[16][0]~q ),
	.datad(!\datamem|mem[48][0]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux7~0 .extended_lut = "off";
defparam \datamem|Mux7~0 .lut_mask = 64'hAAAACCCCF0F0FF00;
defparam \datamem|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux7~1 (
// Equation(s):
// \datamem|Mux7~1_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux63~1_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux63~0_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux7~0_combout  ) ) )

	.dataa(!\datamem|Mux7~0_combout ),
	.datab(!\datamem|Mux63~0_combout ),
	.datac(!\datamem|Mux63~1_combout ),
	.datad(!\datamem|Mux63~2_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux7~1 .extended_lut = "off";
defparam \datamem|Mux7~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux7~2 (
// Equation(s):
// \datamem|Mux7~2_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux63~12_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux63~7_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux7~1_combout  ) ) )

	.dataa(!\datamem|Mux7~1_combout ),
	.datab(!\datamem|Mux63~7_combout ),
	.datac(!\datamem|Mux63~12_combout ),
	.datad(!\datamem|Mux63~17_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux7~2 .extended_lut = "off";
defparam \datamem|Mux7~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[0] (
// Equation(s):
// \datamem|read_data [0] = ( \datamem|read_data [0] & ( \i3|Memread~q  & ( \datamem|Mux7~2_combout  ) ) ) # ( !\datamem|read_data [0] & ( \i3|Memread~q  & ( \datamem|Mux7~2_combout  ) ) ) # ( \datamem|read_data [0] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux7~2_combout ),
	.datae(!\datamem|read_data [0]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[0] .extended_lut = "off";
defparam \datamem|read_data[0] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[0] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[0] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[0] .is_wysiwyg = "true";
defparam \i4|readdata[0] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[0] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[0] .is_wysiwyg = "true";
defparam \i4|result_alu_out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[0]~0 (
// Equation(s):
// \mux3|Y[0]~0_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [0]))) # (\i4|Memtoreg~q  & (\i4|readdata [0]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [0]),
	.datac(!\i4|result_alu_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[0]~0 .extended_lut = "off";
defparam \mux3|Y[0]~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_1|auto_generated|ram_block1a62 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[0]~0_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~9_combout ,\i1|inst~8_combout ,\i1|inst~7_combout ,\i1|inst~6_combout ,\i1|inst~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_1|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_1|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_first_bit_number = 62;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_address_width = 5;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_first_bit_number = 62;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_last_address = 31;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_1|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata2[0] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_1|auto_generated|ram_block1a62~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata2[0] .is_wysiwyg = "true";
defparam \i2|readdata2[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[0]~116 (
// Equation(s):
// \mux1|Y[0]~116_combout  = ( !\m2|Mux46~5_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\i3|result_out_alu [0]))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [0]))))) # (\i2|Alusrc~q  & (\i2|imm_data [0])) ) ) # ( \m2|Mux46~5_combout  & ( 
// (!\i2|Alusrc~q  & (((!\m2|Mux46~4_combout  & ((\mux3|Y[0]~0_combout ))) # (\m2|Mux46~4_combout  & (\i2|readdata2 [0]))))) # (\i2|Alusrc~q  & (\i2|imm_data [0])) ) )

	.dataa(!\i2|imm_data [0]),
	.datab(!\i2|readdata2 [0]),
	.datac(!\mux3|Y[0]~0_combout ),
	.datad(!\m2|Mux46~4_combout ),
	.datae(!\m2|Mux46~5_combout ),
	.dataf(!\i2|Alusrc~q ),
	.datag(!\i3|result_out_alu [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[0]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[0]~116 .extended_lut = "on";
defparam \mux1|Y[0]~116 .lut_mask = 64'h0F330F3355555555;
defparam \mux1|Y[0]~116 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i3|result_out_alu~15 (
// Equation(s):
// \i3|result_out_alu~15_combout  = ( \alu|Add0~61_sumout  & ( (!\ac|operation[0]~0_combout  & ((!\ac|Mux1~0_combout ) # ((\mux1|Y[0]~116_combout  & \m1|Mux63~0_combout )))) # (\ac|operation[0]~0_combout  & (((\m1|Mux63~0_combout )) # (\mux1|Y[0]~116_combout 
// ))) ) ) # ( !\alu|Add0~61_sumout  & ( (!\mux1|Y[0]~116_combout  & (\m1|Mux63~0_combout  & ((\ac|operation[0]~0_combout )))) # (\mux1|Y[0]~116_combout  & (((\m1|Mux63~0_combout  & \ac|Mux1~0_combout )) # (\ac|operation[0]~0_combout ))) ) )

	.dataa(!\mux1|Y[0]~116_combout ),
	.datab(!\m1|Mux63~0_combout ),
	.datac(!\ac|Mux1~0_combout ),
	.datad(!\ac|operation[0]~0_combout ),
	.datae(!\alu|Add0~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i3|result_out_alu~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i3|result_out_alu~15 .extended_lut = "off";
defparam \i3|result_out_alu~15 .lut_mask = 64'h0177F1770177F177;
defparam \i3|result_out_alu~15 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|result_out_alu[0] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|result_out_alu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|result_out_alu[0] .is_wysiwyg = "true";
defparam \i3|result_out_alu[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Decoder0~0 (
// Equation(s):
// \datamem|Decoder0~0_combout  = ( !\i3|result_out_alu [4] & ( !\i3|result_out_alu [5] & ( (!\i3|result_out_alu [0] & (!\i3|result_out_alu [1] & (!\i3|result_out_alu [2] & !\i3|result_out_alu [3]))) ) ) )

	.dataa(!\i3|result_out_alu [0]),
	.datab(!\i3|result_out_alu [1]),
	.datac(!\i3|result_out_alu [2]),
	.datad(!\i3|result_out_alu [3]),
	.datae(!\i3|result_out_alu [4]),
	.dataf(!\i3|result_out_alu [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Decoder0~0 .extended_lut = "off";
defparam \datamem|Decoder0~0 .lut_mask = 64'h8000000000000000;
defparam \datamem|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem[0][7]~0 (
// Equation(s):
// \datamem|mem[0][7]~0_combout  = (\i3|Memwrite~q  & \datamem|Decoder0~0_combout )

	.dataa(!\i3|Memwrite~q ),
	.datab(!\datamem|Decoder0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem[0][7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem[0][7]~0 .extended_lut = "off";
defparam \datamem|mem[0][7]~0 .lut_mask = 64'h1111111111111111;
defparam \datamem|mem[0][7]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[0][2] (
	.clk(\clk~input_o ),
	.d(\i3|writedata_out [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[0][7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[0][2] .is_wysiwyg = "true";
defparam \datamem|mem[0][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux5~0 (
// Equation(s):
// \datamem|Mux5~0_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( !\datamem|mem[48][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[16][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( !\datamem|mem[32][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[0][2]~q  ) ) )

	.dataa(!\datamem|mem[0][2]~q ),
	.datab(!\datamem|mem[32][2]~q ),
	.datac(!\datamem|mem[16][2]~q ),
	.datad(!\datamem|mem[48][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux5~0 .extended_lut = "off";
defparam \datamem|Mux5~0 .lut_mask = 64'h5555CCCC0F0FFF00;
defparam \datamem|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux5~1 (
// Equation(s):
// \datamem|Mux5~1_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~2_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~1_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~0_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux5~0_combout  ) ) )

	.dataa(!\datamem|Mux5~0_combout ),
	.datab(!\datamem|Mux61~0_combout ),
	.datac(!\datamem|Mux61~1_combout ),
	.datad(!\datamem|Mux61~2_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux5~1 .extended_lut = "off";
defparam \datamem|Mux5~1 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux5~2 (
// Equation(s):
// \datamem|Mux5~2_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~17_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~12_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux61~7_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux5~1_combout  ) ) )

	.dataa(!\datamem|Mux5~1_combout ),
	.datab(!\datamem|Mux61~7_combout ),
	.datac(!\datamem|Mux61~12_combout ),
	.datad(!\datamem|Mux61~17_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux5~2 .extended_lut = "off";
defparam \datamem|Mux5~2 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[2] (
// Equation(s):
// \datamem|read_data [2] = ( \datamem|read_data [2] & ( \i3|Memread~q  & ( \datamem|Mux5~2_combout  ) ) ) # ( !\datamem|read_data [2] & ( \i3|Memread~q  & ( \datamem|Mux5~2_combout  ) ) ) # ( \datamem|read_data [2] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux5~2_combout ),
	.datae(!\datamem|read_data [2]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[2] .extended_lut = "off";
defparam \datamem|read_data[2] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[2] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[2] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[2] .is_wysiwyg = "true";
defparam \i4|readdata[2] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[2] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[2] .is_wysiwyg = "true";
defparam \i4|result_alu_out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[2]~2 (
// Equation(s):
// \mux3|Y[2]~2_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [2]))) # (\i4|Memtoreg~q  & (\i4|readdata [2]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [2]),
	.datac(!\i4|result_alu_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[2]~2 .extended_lut = "off";
defparam \mux3|Y[2]~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \m2|Mux61~0 (
// Equation(s):
// \m2|Mux61~0_combout  = ( \i3|result_out_alu [2] & ( (!\m2|Mux46~4_combout  & (((!\m2|Mux46~5_combout )) # (\mux3|Y[2]~2_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [2])))) ) ) # ( !\i3|result_out_alu [2] & ( (!\m2|Mux46~4_combout  & 
// (\mux3|Y[2]~2_combout  & (\m2|Mux46~5_combout ))) # (\m2|Mux46~4_combout  & (((\i2|readdata2 [2])))) ) )

	.dataa(!\mux3|Y[2]~2_combout ),
	.datab(!\m2|Mux46~4_combout ),
	.datac(!\m2|Mux46~5_combout ),
	.datad(!\i2|readdata2 [2]),
	.datae(!\i3|result_out_alu [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\m2|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \m2|Mux61~0 .extended_lut = "off";
defparam \m2|Mux61~0 .lut_mask = 64'h0437C4F70437C4F7;
defparam \m2|Mux61~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|writedata_out[2] (
	.clk(\clk~input_o ),
	.d(\m2|Mux61~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|writedata_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|writedata_out[2] .is_wysiwyg = "true";
defparam \i3|writedata_out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~473 (
// Equation(s):
// \datamem|mem~473_combout  = ( \datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [2] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( \datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [10] ) ) ) # ( 
// \datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [26] ) ) ) # ( !\datamem|mem[10][6]~115_combout  & ( !\datamem|mem[6][0]~136_combout  & ( \i3|writedata_out [18] ) ) )

	.dataa(!\i3|writedata_out [2]),
	.datab(!\i3|writedata_out [10]),
	.datac(!\i3|writedata_out [26]),
	.datad(!\i3|writedata_out [18]),
	.datae(!\datamem|mem[10][6]~115_combout ),
	.dataf(!\datamem|mem[6][0]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~473_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~473 .extended_lut = "off";
defparam \datamem|mem~473 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~473 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|mem~474 (
// Equation(s):
// \datamem|mem~474_combout  = ( \datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \datamem|mem~473_combout  ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( \datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [34] ) ) ) # ( 
// \datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [50] ) ) ) # ( !\datamem|mem[6][0]~138_combout  & ( !\datamem|mem[6][0]~139_combout  & ( \i3|writedata_out [42] ) ) )

	.dataa(!\datamem|mem~473_combout ),
	.datab(!\i3|writedata_out [34]),
	.datac(!\i3|writedata_out [50]),
	.datad(!\i3|writedata_out [42]),
	.datae(!\datamem|mem[6][0]~138_combout ),
	.dataf(!\datamem|mem[6][0]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|mem~474_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|mem~474 .extended_lut = "off";
defparam \datamem|mem~474 .lut_mask = 64'h00FF0F0F33335555;
defparam \datamem|mem~474 .shared_arith = "off";
// synopsys translate_on

dffeas \datamem|mem[6][2] (
	.clk(\clk~input_o ),
	.d(\datamem|mem~474_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\datamem|mem[6][7]~141_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datamem|mem[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \datamem|mem[6][2] .is_wysiwyg = "true";
defparam \datamem|mem[6][2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~5 (
// Equation(s):
// \datamem|Mux61~5_combout  = ( \i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[54][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( \i3|result_out_alu [4] & ( \datamem|mem[22][2]~q  ) ) ) # ( \i3|result_out_alu [5] & ( !\i3|result_out_alu [4] 
// & ( \datamem|mem[38][2]~q  ) ) ) # ( !\i3|result_out_alu [5] & ( !\i3|result_out_alu [4] & ( \datamem|mem[6][2]~q  ) ) )

	.dataa(!\datamem|mem[6][2]~q ),
	.datab(!\datamem|mem[38][2]~q ),
	.datac(!\datamem|mem[22][2]~q ),
	.datad(!\datamem|mem[54][2]~q ),
	.datae(!\i3|result_out_alu [5]),
	.dataf(!\i3|result_out_alu [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~5 .extended_lut = "off";
defparam \datamem|Mux61~5 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux61~23 (
// Equation(s):
// \datamem|Mux61~23_combout  = ( \i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~22_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( \i3|result_out_alu [2] & ( \datamem|Mux61~4_combout  ) ) ) # ( \i3|result_out_alu [3] & ( 
// !\i3|result_out_alu [2] & ( \datamem|Mux61~6_combout  ) ) ) # ( !\i3|result_out_alu [3] & ( !\i3|result_out_alu [2] & ( \datamem|Mux61~5_combout  ) ) )

	.dataa(!\datamem|Mux61~5_combout ),
	.datab(!\datamem|Mux61~6_combout ),
	.datac(!\datamem|Mux61~4_combout ),
	.datad(!\datamem|Mux61~22_combout ),
	.datae(!\i3|result_out_alu [3]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux61~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux61~23 .extended_lut = "off";
defparam \datamem|Mux61~23 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux61~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|Mux53~0 (
// Equation(s):
// \datamem|Mux53~0_combout  = ( \i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~29_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( \i3|result_out_alu [0] & ( \datamem|Mux61~25_combout  ) ) ) # ( \i3|result_out_alu [1] & ( 
// !\i3|result_out_alu [0] & ( \datamem|Mux61~27_combout  ) ) ) # ( !\i3|result_out_alu [1] & ( !\i3|result_out_alu [0] & ( \datamem|Mux61~23_combout  ) ) )

	.dataa(!\datamem|Mux61~23_combout ),
	.datab(!\datamem|Mux61~27_combout ),
	.datac(!\datamem|Mux61~25_combout ),
	.datad(!\datamem|Mux61~29_combout ),
	.datae(!\i3|result_out_alu [1]),
	.dataf(!\i3|result_out_alu [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|Mux53~0 .extended_lut = "off";
defparam \datamem|Mux53~0 .lut_mask = 64'h555533330F0F00FF;
defparam \datamem|Mux53~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \datamem|read_data[50] (
// Equation(s):
// \datamem|read_data [50] = ( \datamem|read_data [50] & ( \i3|Memread~q  & ( \datamem|Mux53~0_combout  ) ) ) # ( !\datamem|read_data [50] & ( \i3|Memread~q  & ( \datamem|Mux53~0_combout  ) ) ) # ( \datamem|read_data [50] & ( !\i3|Memread~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datamem|Mux53~0_combout ),
	.datae(!\datamem|read_data [50]),
	.dataf(!\i3|Memread~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datamem|read_data [50]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datamem|read_data[50] .extended_lut = "off";
defparam \datamem|read_data[50] .lut_mask = 64'h0000FFFF00FF00FF;
defparam \datamem|read_data[50] .shared_arith = "off";
// synopsys translate_on

dffeas \i4|readdata[50] (
	.clk(\clk~input_o ),
	.d(\datamem|read_data [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|readdata [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|readdata[50] .is_wysiwyg = "true";
defparam \i4|readdata[50] .power_up = "low";
// synopsys translate_on

dffeas \i4|result_alu_out[50] (
	.clk(\clk~input_o ),
	.d(\i3|result_out_alu [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i4|result_alu_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i4|result_alu_out[50] .is_wysiwyg = "true";
defparam \i4|result_alu_out[50] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \mux3|Y[50]~50 (
// Equation(s):
// \mux3|Y[50]~50_combout  = (!\i4|Memtoreg~q  & ((\i4|result_alu_out [50]))) # (\i4|Memtoreg~q  & (\i4|readdata [50]))

	.dataa(!\i4|Memtoreg~q ),
	.datab(!\i4|readdata [50]),
	.datac(!\i4|result_alu_out [50]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux3|Y[50]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux3|Y[50]~50 .extended_lut = "off";
defparam \mux3|Y[50]~50 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \mux3|Y[50]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \regfile|registers_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\i4|Regwrite~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(\clk~input_o ),
	.ena0(\i4|Regwrite~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mux3|Y[50]~50_combout }),
	.portaaddr({\i4|rd [4],\i4|rd [3],\i4|rd [2],\i4|rd [1],\i4|rd [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\i1|inst~4_combout ,\i1|inst~3_combout ,\i1|inst~2_combout ,\i1|inst~1_combout ,\i1|inst~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|registers_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "registerFile:regfile|altsyncram:registers_rtl_0|altsyncram_c6j1:auto_generated|ALTSYNCRAM";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 31;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 63;
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \regfile|registers_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \i2|readdata1[50] (
	.clk(\clk~input_o ),
	.d(\regfile|registers_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|readdata1 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|readdata1[50] .is_wysiwyg = "true";
defparam \i2|readdata1[50] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~33 (
// Equation(s):
// \branc|Equal0~33_combout  = !\i2|readdata1 [56] $ (((!\i2|Alusrc~q  & ((!\m2|Mux7~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [56]),
	.datad(!\m2|Mux7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~33 .extended_lut = "off";
defparam \branc|Equal0~33 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~34 (
// Equation(s):
// \branc|Equal0~34_combout  = !\i2|readdata1 [55] $ (((!\i2|Alusrc~q  & ((!\m2|Mux8~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [55]),
	.datad(!\m2|Mux8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~34 .extended_lut = "off";
defparam \branc|Equal0~34 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~41 (
// Equation(s):
// \branc|LessThan0~41_combout  = ( \i2|readdata1 [53] & ( \mux1|Y[53]~32_combout  & ( (!\branc|Equal0~33_combout  & (!\branc|Equal0~34_combout  & (!\i2|readdata1 [54] $ (\mux1|Y[54]~31_combout )))) ) ) ) # ( !\i2|readdata1 [53] & ( !\mux1|Y[53]~32_combout  
// & ( (!\branc|Equal0~33_combout  & (!\branc|Equal0~34_combout  & (!\i2|readdata1 [54] $ (\mux1|Y[54]~31_combout )))) ) ) )

	.dataa(!\branc|Equal0~33_combout ),
	.datab(!\i2|readdata1 [54]),
	.datac(!\mux1|Y[54]~31_combout ),
	.datad(!\branc|Equal0~34_combout ),
	.datae(!\i2|readdata1 [53]),
	.dataf(!\mux1|Y[53]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~41 .extended_lut = "off";
defparam \branc|LessThan0~41 .lut_mask = 64'h8200000000008200;
defparam \branc|LessThan0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~42 (
// Equation(s):
// \branc|LessThan0~42_combout  = ( \mux1|Y[51]~33_combout  & ( (\branc|LessThan0~41_combout  & (\i2|readdata1 [51] & (!\i2|readdata1 [52] $ (\mux1|Y[52]~30_combout )))) ) ) # ( !\mux1|Y[51]~33_combout  & ( (\branc|LessThan0~41_combout  & (!\i2|readdata1 
// [51] & (!\i2|readdata1 [52] $ (\mux1|Y[52]~30_combout )))) ) )

	.dataa(!\i2|readdata1 [52]),
	.datab(!\mux1|Y[52]~30_combout ),
	.datac(!\branc|LessThan0~41_combout ),
	.datad(!\i2|readdata1 [51]),
	.datae(!\mux1|Y[51]~33_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~42 .extended_lut = "off";
defparam \branc|LessThan0~42 .lut_mask = 64'h0900000909000009;
defparam \branc|LessThan0~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~35 (
// Equation(s):
// \branc|Equal0~35_combout  = (\branc|LessThan0~42_combout  & (!\i2|readdata1 [50] $ (\mux1|Y[50]~29_combout )))

	.dataa(!\i2|readdata1 [50]),
	.datab(!\mux1|Y[50]~29_combout ),
	.datac(!\branc|LessThan0~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~35 .extended_lut = "off";
defparam \branc|Equal0~35 .lut_mask = 64'h0909090909090909;
defparam \branc|Equal0~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~36 (
// Equation(s):
// \branc|Equal0~36_combout  = !\i2|readdata1 [63] $ (((!\i2|Alusrc~q  & ((!\m2|Mux0~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|readdata1 [63]),
	.datab(!\i2|Alusrc~q ),
	.datac(!\i2|imm_data [11]),
	.datad(!\m2|Mux0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~36 .extended_lut = "off";
defparam \branc|Equal0~36 .lut_mask = 64'h569A569A569A569A;
defparam \branc|Equal0~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~37 (
// Equation(s):
// \branc|Equal0~37_combout  = !\i2|readdata1 [62] $ (((!\i2|Alusrc~q  & ((!\m2|Mux1~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [62]),
	.datad(!\m2|Mux1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~37 .extended_lut = "off";
defparam \branc|Equal0~37 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~46 (
// Equation(s):
// \branc|LessThan0~46_combout  = ( \i2|readdata1 [60] & ( \mux1|Y[60]~39_combout  & ( (!\branc|Equal0~36_combout  & (!\branc|Equal0~37_combout  & (!\i2|readdata1 [61] $ (\mux1|Y[61]~38_combout )))) ) ) ) # ( !\i2|readdata1 [60] & ( !\mux1|Y[60]~39_combout  
// & ( (!\branc|Equal0~36_combout  & (!\branc|Equal0~37_combout  & (!\i2|readdata1 [61] $ (\mux1|Y[61]~38_combout )))) ) ) )

	.dataa(!\branc|Equal0~36_combout ),
	.datab(!\i2|readdata1 [61]),
	.datac(!\mux1|Y[61]~38_combout ),
	.datad(!\branc|Equal0~37_combout ),
	.datae(!\i2|readdata1 [60]),
	.dataf(!\mux1|Y[60]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~46 .extended_lut = "off";
defparam \branc|LessThan0~46 .lut_mask = 64'h8200000000008200;
defparam \branc|LessThan0~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~47 (
// Equation(s):
// \branc|LessThan0~47_combout  = ( \mux1|Y[58]~40_combout  & ( (\branc|LessThan0~46_combout  & (\i2|readdata1 [58] & (!\i2|readdata1 [59] $ (\mux1|Y[59]~37_combout )))) ) ) # ( !\mux1|Y[58]~40_combout  & ( (\branc|LessThan0~46_combout  & (!\i2|readdata1 
// [58] & (!\i2|readdata1 [59] $ (\mux1|Y[59]~37_combout )))) ) )

	.dataa(!\i2|readdata1 [59]),
	.datab(!\mux1|Y[59]~37_combout ),
	.datac(!\branc|LessThan0~46_combout ),
	.datad(!\i2|readdata1 [58]),
	.datae(!\mux1|Y[58]~40_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~47 .extended_lut = "off";
defparam \branc|LessThan0~47 .lut_mask = 64'h0900000909000009;
defparam \branc|LessThan0~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~38 (
// Equation(s):
// \branc|Equal0~38_combout  = (\branc|LessThan0~47_combout  & (!\i2|readdata1 [57] $ (\mux1|Y[57]~36_combout )))

	.dataa(!\i2|readdata1 [57]),
	.datab(!\mux1|Y[57]~36_combout ),
	.datac(!\branc|LessThan0~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~38 .extended_lut = "off";
defparam \branc|Equal0~38 .lut_mask = 64'h0909090909090909;
defparam \branc|Equal0~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~20 (
// Equation(s):
// \branc|LessThan0~20_combout  = ( \i2|readdata1 [34] & ( \m2|Mux29~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [35] $ (\m2|Mux28~0_combout )))) # (\i2|Alusrc~q  & (\i2|imm_data [11] & (\i2|readdata1 [35]))) ) ) ) # ( !\i2|readdata1 [34] & ( 
// \m2|Mux29~0_combout  & ( (\i2|Alusrc~q  & (!\i2|imm_data [11] & !\i2|readdata1 [35])) ) ) ) # ( \i2|readdata1 [34] & ( !\m2|Mux29~0_combout  & ( (\i2|Alusrc~q  & (\i2|imm_data [11] & \i2|readdata1 [35])) ) ) ) # ( !\i2|readdata1 [34] & ( 
// !\m2|Mux29~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [35] $ (\m2|Mux28~0_combout )))) # (\i2|Alusrc~q  & (!\i2|imm_data [11] & (!\i2|readdata1 [35]))) ) ) )

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [35]),
	.datad(!\m2|Mux28~0_combout ),
	.datae(!\i2|readdata1 [34]),
	.dataf(!\m2|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~20 .extended_lut = "off";
defparam \branc|LessThan0~20 .lut_mask = 64'hE04A01014040A10B;
defparam \branc|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~25 (
// Equation(s):
// \branc|Equal0~25_combout  = !\i2|readdata1 [33] $ (((!\i2|Alusrc~q  & ((!\m2|Mux30~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [33]),
	.datad(!\m2|Mux30~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~25 .extended_lut = "off";
defparam \branc|Equal0~25 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~26 (
// Equation(s):
// \branc|Equal0~26_combout  = !\i2|readdata1 [32] $ (((!\i2|Alusrc~q  & ((!\m2|Mux31~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [32]),
	.datad(!\m2|Mux31~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~26 .extended_lut = "off";
defparam \branc|Equal0~26 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~27 (
// Equation(s):
// \branc|Equal0~27_combout  = !\i2|readdata1 [30] $ (((!\i2|Alusrc~q  & ((!\m2|Mux33~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [30]),
	.datad(!\m2|Mux33~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~27 .extended_lut = "off";
defparam \branc|Equal0~27 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~21 (
// Equation(s):
// \branc|LessThan0~21_combout  = ( !\branc|Equal0~26_combout  & ( !\branc|Equal0~27_combout  & ( (\branc|LessThan0~20_combout  & (!\branc|Equal0~25_combout  & (!\i2|readdata1 [31] $ (\mux1|Y[31]~17_combout )))) ) ) )

	.dataa(!\branc|LessThan0~20_combout ),
	.datab(!\branc|Equal0~25_combout ),
	.datac(!\i2|readdata1 [31]),
	.datad(!\mux1|Y[31]~17_combout ),
	.datae(!\branc|Equal0~26_combout ),
	.dataf(!\branc|Equal0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~21 .extended_lut = "off";
defparam \branc|LessThan0~21 .lut_mask = 64'h4004000000000000;
defparam \branc|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~28 (
// Equation(s):
// \branc|Equal0~28_combout  = (\branc|LessThan0~21_combout  & (!\i2|readdata1 [29] $ (\mux1|Y[29]~16_combout )))

	.dataa(!\i2|readdata1 [29]),
	.datab(!\mux1|Y[29]~16_combout ),
	.datac(!\branc|LessThan0~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~28 .extended_lut = "off";
defparam \branc|Equal0~28 .lut_mask = 64'h0909090909090909;
defparam \branc|Equal0~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~28 (
// Equation(s):
// \branc|LessThan0~28_combout  = ( \i2|readdata1 [41] & ( \m2|Mux22~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [42] $ (\m2|Mux21~0_combout )))) # (\i2|Alusrc~q  & (\i2|imm_data [11] & (\i2|readdata1 [42]))) ) ) ) # ( !\i2|readdata1 [41] & ( 
// \m2|Mux22~0_combout  & ( (\i2|Alusrc~q  & (!\i2|imm_data [11] & !\i2|readdata1 [42])) ) ) ) # ( \i2|readdata1 [41] & ( !\m2|Mux22~0_combout  & ( (\i2|Alusrc~q  & (\i2|imm_data [11] & \i2|readdata1 [42])) ) ) ) # ( !\i2|readdata1 [41] & ( 
// !\m2|Mux22~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [42] $ (\m2|Mux21~0_combout )))) # (\i2|Alusrc~q  & (!\i2|imm_data [11] & (!\i2|readdata1 [42]))) ) ) )

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [42]),
	.datad(!\m2|Mux21~0_combout ),
	.datae(!\i2|readdata1 [41]),
	.dataf(!\m2|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~28 .extended_lut = "off";
defparam \branc|LessThan0~28 .lut_mask = 64'hE04A01014040A10B;
defparam \branc|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~29 (
// Equation(s):
// \branc|Equal0~29_combout  = !\i2|readdata1 [40] $ (((!\i2|Alusrc~q  & ((!\m2|Mux23~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [40]),
	.datad(!\m2|Mux23~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~29 .extended_lut = "off";
defparam \branc|Equal0~29 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~30 (
// Equation(s):
// \branc|Equal0~30_combout  = !\i2|readdata1 [39] $ (((!\i2|Alusrc~q  & ((!\m2|Mux24~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [39]),
	.datad(!\m2|Mux24~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~30 .extended_lut = "off";
defparam \branc|Equal0~30 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~31 (
// Equation(s):
// \branc|Equal0~31_combout  = !\i2|readdata1 [37] $ (((!\i2|Alusrc~q  & ((!\m2|Mux26~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [37]),
	.datad(!\m2|Mux26~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~31 .extended_lut = "off";
defparam \branc|Equal0~31 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~29 (
// Equation(s):
// \branc|LessThan0~29_combout  = ( !\branc|Equal0~30_combout  & ( !\branc|Equal0~31_combout  & ( (\branc|LessThan0~28_combout  & (!\branc|Equal0~29_combout  & (!\i2|readdata1 [38] $ (\mux1|Y[38]~20_combout )))) ) ) )

	.dataa(!\branc|LessThan0~28_combout ),
	.datab(!\branc|Equal0~29_combout ),
	.datac(!\i2|readdata1 [38]),
	.datad(!\mux1|Y[38]~20_combout ),
	.datae(!\branc|Equal0~30_combout ),
	.dataf(!\branc|Equal0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~29 .extended_lut = "off";
defparam \branc|LessThan0~29 .lut_mask = 64'h4004000000000000;
defparam \branc|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~32 (
// Equation(s):
// \branc|Equal0~32_combout  = (\branc|LessThan0~29_combout  & (!\i2|readdata1 [36] $ (\mux1|Y[36]~19_combout )))

	.dataa(!\i2|readdata1 [36]),
	.datab(!\mux1|Y[36]~19_combout ),
	.datac(!\branc|LessThan0~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~32 .extended_lut = "off";
defparam \branc|Equal0~32 .lut_mask = 64'h0909090909090909;
defparam \branc|Equal0~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~0 (
// Equation(s):
// \branc|Equal0~0_combout  = !\i2|readdata1 [49] $ (((!\i2|Alusrc~q  & ((!\m2|Mux14~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [49]),
	.datad(!\m2|Mux14~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~0 .extended_lut = "off";
defparam \branc|Equal0~0 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~1 (
// Equation(s):
// \branc|Equal0~1_combout  = !\i2|readdata1 [48] $ (((!\i2|Alusrc~q  & ((!\m2|Mux15~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [48]),
	.datad(!\m2|Mux15~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~1 .extended_lut = "off";
defparam \branc|Equal0~1 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~0 (
// Equation(s):
// \branc|LessThan0~0_combout  = ( \i2|readdata1 [46] & ( \mux1|Y[46]~2_combout  & ( (!\branc|Equal0~0_combout  & (!\branc|Equal0~1_combout  & (!\i2|readdata1 [47] $ (\mux1|Y[47]~1_combout )))) ) ) ) # ( !\i2|readdata1 [46] & ( !\mux1|Y[46]~2_combout  & ( 
// (!\branc|Equal0~0_combout  & (!\branc|Equal0~1_combout  & (!\i2|readdata1 [47] $ (\mux1|Y[47]~1_combout )))) ) ) )

	.dataa(!\branc|Equal0~0_combout ),
	.datab(!\i2|readdata1 [47]),
	.datac(!\mux1|Y[47]~1_combout ),
	.datad(!\branc|Equal0~1_combout ),
	.datae(!\i2|readdata1 [46]),
	.dataf(!\mux1|Y[46]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~0 .extended_lut = "off";
defparam \branc|LessThan0~0 .lut_mask = 64'h8200000000008200;
defparam \branc|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~2 (
// Equation(s):
// \branc|Equal0~2_combout  = !\i2|readdata1 [43] $ (((!\i2|Alusrc~q  & ((!\m2|Mux20~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|readdata1 [43]),
	.datab(!\i2|Alusrc~q ),
	.datac(!\i2|imm_data [11]),
	.datad(!\m2|Mux20~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~2 .extended_lut = "off";
defparam \branc|Equal0~2 .lut_mask = 64'h569A569A569A569A;
defparam \branc|Equal0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~3 (
// Equation(s):
// \branc|Equal0~3_combout  = ( \mux1|Y[44]~3_combout  & ( !\branc|Equal0~2_combout  & ( (\branc|LessThan0~0_combout  & (\i2|readdata1 [44] & (!\i2|readdata1 [45] $ (\mux1|Y[45]~0_combout )))) ) ) ) # ( !\mux1|Y[44]~3_combout  & ( !\branc|Equal0~2_combout  & 
// ( (\branc|LessThan0~0_combout  & (!\i2|readdata1 [44] & (!\i2|readdata1 [45] $ (\mux1|Y[45]~0_combout )))) ) ) )

	.dataa(!\i2|readdata1 [45]),
	.datab(!\mux1|Y[45]~0_combout ),
	.datac(!\branc|LessThan0~0_combout ),
	.datad(!\i2|readdata1 [44]),
	.datae(!\mux1|Y[44]~3_combout ),
	.dataf(!\branc|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~3 .extended_lut = "off";
defparam \branc|Equal0~3 .lut_mask = 64'h0900000900000000;
defparam \branc|Equal0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~10 (
// Equation(s):
// \branc|LessThan0~10_combout  = ( \i2|readdata1 [20] & ( \m2|Mux43~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [21] $ (\m2|Mux42~0_combout )))) # (\i2|Alusrc~q  & (\i2|imm_data [11] & (\i2|readdata1 [21]))) ) ) ) # ( !\i2|readdata1 [20] & ( 
// \m2|Mux43~0_combout  & ( (\i2|Alusrc~q  & (!\i2|imm_data [11] & !\i2|readdata1 [21])) ) ) ) # ( \i2|readdata1 [20] & ( !\m2|Mux43~0_combout  & ( (\i2|Alusrc~q  & (\i2|imm_data [11] & \i2|readdata1 [21])) ) ) ) # ( !\i2|readdata1 [20] & ( 
// !\m2|Mux43~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [21] $ (\m2|Mux42~0_combout )))) # (\i2|Alusrc~q  & (!\i2|imm_data [11] & (!\i2|readdata1 [21]))) ) ) )

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [21]),
	.datad(!\m2|Mux42~0_combout ),
	.datae(!\i2|readdata1 [20]),
	.dataf(!\m2|Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~10 .extended_lut = "off";
defparam \branc|LessThan0~10 .lut_mask = 64'hE04A01014040A10B;
defparam \branc|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~13 (
// Equation(s):
// \branc|Equal0~13_combout  = !\i2|readdata1 [19] $ (((!\i2|Alusrc~q  & ((!\m2|Mux44~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [19]),
	.datad(!\m2|Mux44~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~13 .extended_lut = "off";
defparam \branc|Equal0~13 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~14 (
// Equation(s):
// \branc|Equal0~14_combout  = !\i2|readdata1 [18] $ (((!\i2|Alusrc~q  & ((!\m2|Mux45~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [18]),
	.datad(!\m2|Mux45~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~14 .extended_lut = "off";
defparam \branc|Equal0~14 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~15 (
// Equation(s):
// \branc|Equal0~15_combout  = !\i2|readdata1 [17] $ (((!\i2|Alusrc~q  & ((!\m2|Mux46~6_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [17]),
	.datad(!\m2|Mux46~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~15 .extended_lut = "off";
defparam \branc|Equal0~15 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~16 (
// Equation(s):
// \branc|Equal0~16_combout  = !\i2|readdata1 [16] $ (((!\i2|Alusrc~q  & ((!\m2|Mux47~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [16]),
	.datad(!\m2|Mux47~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~16 .extended_lut = "off";
defparam \branc|Equal0~16 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~17 (
// Equation(s):
// \branc|Equal0~17_combout  = !\i2|readdata1 [15] $ (((!\i2|Alusrc~q  & ((!\m2|Mux48~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [15]),
	.datad(!\m2|Mux48~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~17 .extended_lut = "off";
defparam \branc|Equal0~17 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~18 (
// Equation(s):
// \branc|Equal0~18_combout  = ( !\branc|Equal0~16_combout  & ( !\branc|Equal0~17_combout  & ( (\branc|LessThan0~10_combout  & (!\branc|Equal0~13_combout  & (!\branc|Equal0~14_combout  & !\branc|Equal0~15_combout ))) ) ) )

	.dataa(!\branc|LessThan0~10_combout ),
	.datab(!\branc|Equal0~13_combout ),
	.datac(!\branc|Equal0~14_combout ),
	.datad(!\branc|Equal0~15_combout ),
	.datae(!\branc|Equal0~16_combout ),
	.dataf(!\branc|Equal0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~18 .extended_lut = "off";
defparam \branc|Equal0~18 .lut_mask = 64'h4000000000000000;
defparam \branc|Equal0~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~12 (
// Equation(s):
// \branc|LessThan0~12_combout  = ( \i2|readdata1 [27] & ( \m2|Mux36~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [28] $ (\m2|Mux35~0_combout )))) # (\i2|Alusrc~q  & (\i2|imm_data [11] & (\i2|readdata1 [28]))) ) ) ) # ( !\i2|readdata1 [27] & ( 
// \m2|Mux36~0_combout  & ( (\i2|Alusrc~q  & (!\i2|imm_data [11] & !\i2|readdata1 [28])) ) ) ) # ( \i2|readdata1 [27] & ( !\m2|Mux36~0_combout  & ( (\i2|Alusrc~q  & (\i2|imm_data [11] & \i2|readdata1 [28])) ) ) ) # ( !\i2|readdata1 [27] & ( 
// !\m2|Mux36~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [28] $ (\m2|Mux35~0_combout )))) # (\i2|Alusrc~q  & (!\i2|imm_data [11] & (!\i2|readdata1 [28]))) ) ) )

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [28]),
	.datad(!\m2|Mux35~0_combout ),
	.datae(!\i2|readdata1 [27]),
	.dataf(!\m2|Mux36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~12 .extended_lut = "off";
defparam \branc|LessThan0~12 .lut_mask = 64'hE04A01014040A10B;
defparam \branc|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~19 (
// Equation(s):
// \branc|Equal0~19_combout  = !\i2|readdata1 [26] $ (((!\i2|Alusrc~q  & ((!\m2|Mux37~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [26]),
	.datad(!\m2|Mux37~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~19 .extended_lut = "off";
defparam \branc|Equal0~19 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~20 (
// Equation(s):
// \branc|Equal0~20_combout  = !\i2|readdata1 [25] $ (((!\i2|Alusrc~q  & ((!\m2|Mux38~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [25]),
	.datad(!\m2|Mux38~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~20 .extended_lut = "off";
defparam \branc|Equal0~20 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~21 (
// Equation(s):
// \branc|Equal0~21_combout  = !\i2|readdata1 [24] $ (((!\i2|Alusrc~q  & ((!\m2|Mux39~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [24]),
	.datad(!\m2|Mux39~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~21 .extended_lut = "off";
defparam \branc|Equal0~21 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~22 (
// Equation(s):
// \branc|Equal0~22_combout  = !\i2|readdata1 [23] $ (((!\i2|Alusrc~q  & ((!\m2|Mux40~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [23]),
	.datad(!\m2|Mux40~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~22 .extended_lut = "off";
defparam \branc|Equal0~22 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~23 (
// Equation(s):
// \branc|Equal0~23_combout  = !\i2|readdata1 [22] $ (((!\i2|Alusrc~q  & ((!\m2|Mux41~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [22]),
	.datad(!\m2|Mux41~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~23 .extended_lut = "off";
defparam \branc|Equal0~23 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~24 (
// Equation(s):
// \branc|Equal0~24_combout  = ( !\branc|Equal0~22_combout  & ( !\branc|Equal0~23_combout  & ( (\branc|LessThan0~12_combout  & (!\branc|Equal0~19_combout  & (!\branc|Equal0~20_combout  & !\branc|Equal0~21_combout ))) ) ) )

	.dataa(!\branc|LessThan0~12_combout ),
	.datab(!\branc|Equal0~19_combout ),
	.datac(!\branc|Equal0~20_combout ),
	.datad(!\branc|Equal0~21_combout ),
	.datae(!\branc|Equal0~22_combout ),
	.dataf(!\branc|Equal0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~24 .extended_lut = "off";
defparam \branc|Equal0~24 .lut_mask = 64'h4000000000000000;
defparam \branc|Equal0~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~5 (
// Equation(s):
// \branc|Equal0~5_combout  = !\i2|readdata1 [7] $ (((!\i2|Alusrc~q  & ((!\m2|Mux56~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [7]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [7]),
	.datac(!\i2|imm_data [7]),
	.datad(!\m2|Mux56~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~5 .extended_lut = "off";
defparam \branc|Equal0~5 .lut_mask = 64'h369C369C369C369C;
defparam \branc|Equal0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~6 (
// Equation(s):
// \branc|Equal0~6_combout  = !\i2|readdata1 [5] $ (((!\i2|Alusrc~q  & ((!\m2|Mux58~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [5]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [5]),
	.datac(!\i2|imm_data [5]),
	.datad(!\m2|Mux58~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~6 .extended_lut = "off";
defparam \branc|Equal0~6 .lut_mask = 64'h369C369C369C369C;
defparam \branc|Equal0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~7 (
// Equation(s):
// \branc|Equal0~7_combout  = ( \mux1|Y[4]~124_combout  & ( !\branc|Equal0~6_combout  & ( (!\branc|Equal0~5_combout  & (\i2|readdata1 [4] & (!\i2|readdata1 [6] $ (\mux1|Y[6]~128_combout )))) ) ) ) # ( !\mux1|Y[4]~124_combout  & ( !\branc|Equal0~6_combout  & 
// ( (!\branc|Equal0~5_combout  & (!\i2|readdata1 [4] & (!\i2|readdata1 [6] $ (\mux1|Y[6]~128_combout )))) ) ) )

	.dataa(!\i2|readdata1 [6]),
	.datab(!\branc|Equal0~5_combout ),
	.datac(!\mux1|Y[6]~128_combout ),
	.datad(!\i2|readdata1 [4]),
	.datae(!\mux1|Y[4]~124_combout ),
	.dataf(!\branc|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~7 .extended_lut = "off";
defparam \branc|Equal0~7 .lut_mask = 64'h8400008400000000;
defparam \branc|Equal0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~43 (
// Equation(s):
// \branc|Equal0~43_combout  = !\i2|readdata1 [3] $ (((!\i2|Alusrc~q  & ((!\m2|Mux60~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [3]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [3]),
	.datac(!\i2|imm_data [3]),
	.datad(!\m2|Mux60~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~43 .extended_lut = "off";
defparam \branc|Equal0~43 .lut_mask = 64'h369C369C369C369C;
defparam \branc|Equal0~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~2 (
// Equation(s):
// \branc|LessThan1~2_combout  = (\i2|readdata1 [0] & ((!\i2|Alusrc~q  & ((!\m2|Mux63~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [0]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [0]),
	.datac(!\i2|imm_data [0]),
	.datad(!\m2|Mux63~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~2 .extended_lut = "off";
defparam \branc|LessThan1~2 .lut_mask = 64'h3210321032103210;
defparam \branc|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~3 (
// Equation(s):
// \branc|LessThan1~3_combout  = ( \mux1|Y[1]~120_combout  & ( \branc|LessThan1~2_combout  & ( (!\branc|Equal0~43_combout  & (\i2|readdata1 [1] & (!\i2|readdata1 [2] $ (\mux1|Y[2]~56_combout )))) ) ) ) # ( !\mux1|Y[1]~120_combout  & ( 
// \branc|LessThan1~2_combout  & ( (!\branc|Equal0~43_combout  & (!\i2|readdata1 [2] $ (\mux1|Y[2]~56_combout ))) ) ) ) # ( !\mux1|Y[1]~120_combout  & ( !\branc|LessThan1~2_combout  & ( (!\branc|Equal0~43_combout  & (\i2|readdata1 [1] & (!\i2|readdata1 [2] $ 
// (\mux1|Y[2]~56_combout )))) ) ) )

	.dataa(!\i2|readdata1 [2]),
	.datab(!\branc|Equal0~43_combout ),
	.datac(!\mux1|Y[2]~56_combout ),
	.datad(!\i2|readdata1 [1]),
	.datae(!\mux1|Y[1]~120_combout ),
	.dataf(!\branc|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~3 .extended_lut = "off";
defparam \branc|LessThan1~3 .lut_mask = 64'h0084000084840084;
defparam \branc|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[3]~5 (
// Equation(s):
// \mux1|Y[3]~5_combout  = (\i2|Alusrc~q  & \i2|imm_data [3])

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[3]~5 .extended_lut = "off";
defparam \mux1|Y[3]~5 .lut_mask = 64'h1111111111111111;
defparam \mux1|Y[3]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[3]~6 (
// Equation(s):
// \mux1|Y[3]~6_combout  = ( \i2|readdata2 [3] & ( \i3|result_out_alu [3] & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~5_combout ) # (\m2|Mux46~4_combout )) # (\mux3|Y[3]~3_combout ))) ) ) ) # ( !\i2|readdata2 [3] & ( \i3|result_out_alu [3] & ( (!\i2|Alusrc~q  & 
// (!\m2|Mux46~4_combout  & ((!\m2|Mux46~5_combout ) # (\mux3|Y[3]~3_combout )))) ) ) ) # ( \i2|readdata2 [3] & ( !\i3|result_out_alu [3] & ( (!\i2|Alusrc~q  & (((\mux3|Y[3]~3_combout  & \m2|Mux46~5_combout )) # (\m2|Mux46~4_combout ))) ) ) ) # ( 
// !\i2|readdata2 [3] & ( !\i3|result_out_alu [3] & ( (\mux3|Y[3]~3_combout  & (!\i2|Alusrc~q  & (!\m2|Mux46~4_combout  & \m2|Mux46~5_combout ))) ) ) )

	.dataa(!\mux3|Y[3]~3_combout ),
	.datab(!\i2|Alusrc~q ),
	.datac(!\m2|Mux46~4_combout ),
	.datad(!\m2|Mux46~5_combout ),
	.datae(!\i2|readdata2 [3]),
	.dataf(!\i3|result_out_alu [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[3]~6 .extended_lut = "off";
defparam \mux1|Y[3]~6 .lut_mask = 64'h00400C4CC040CC4C;
defparam \mux1|Y[3]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[2]~7 (
// Equation(s):
// \mux1|Y[2]~7_combout  = (\i2|Alusrc~q  & \i2|imm_data [2])

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[2]~7 .extended_lut = "off";
defparam \mux1|Y[2]~7 .lut_mask = 64'h1111111111111111;
defparam \mux1|Y[2]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[2]~8 (
// Equation(s):
// \mux1|Y[2]~8_combout  = ( \i2|readdata2 [2] & ( \i3|result_out_alu [2] & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~5_combout ) # (\m2|Mux46~4_combout )) # (\mux3|Y[2]~2_combout ))) ) ) ) # ( !\i2|readdata2 [2] & ( \i3|result_out_alu [2] & ( (!\i2|Alusrc~q  & 
// (!\m2|Mux46~4_combout  & ((!\m2|Mux46~5_combout ) # (\mux3|Y[2]~2_combout )))) ) ) ) # ( \i2|readdata2 [2] & ( !\i3|result_out_alu [2] & ( (!\i2|Alusrc~q  & (((\mux3|Y[2]~2_combout  & \m2|Mux46~5_combout )) # (\m2|Mux46~4_combout ))) ) ) ) # ( 
// !\i2|readdata2 [2] & ( !\i3|result_out_alu [2] & ( (\mux3|Y[2]~2_combout  & (!\i2|Alusrc~q  & (!\m2|Mux46~4_combout  & \m2|Mux46~5_combout ))) ) ) )

	.dataa(!\mux3|Y[2]~2_combout ),
	.datab(!\i2|Alusrc~q ),
	.datac(!\m2|Mux46~4_combout ),
	.datad(!\m2|Mux46~5_combout ),
	.datae(!\i2|readdata2 [2]),
	.dataf(!\i3|result_out_alu [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[2]~8 .extended_lut = "off";
defparam \mux1|Y[2]~8 .lut_mask = 64'h00400C4CC040CC4C;
defparam \mux1|Y[2]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~4 (
// Equation(s):
// \branc|LessThan1~4_combout  = ( \mux1|Y[2]~7_combout  & ( \mux1|Y[2]~8_combout  & ( (\i2|readdata1 [3] & (!\mux1|Y[3]~5_combout  & !\mux1|Y[3]~6_combout )) ) ) ) # ( !\mux1|Y[2]~7_combout  & ( \mux1|Y[2]~8_combout  & ( (\i2|readdata1 [3] & 
// (!\mux1|Y[3]~5_combout  & !\mux1|Y[3]~6_combout )) ) ) ) # ( \mux1|Y[2]~7_combout  & ( !\mux1|Y[2]~8_combout  & ( (\i2|readdata1 [3] & (!\mux1|Y[3]~5_combout  & !\mux1|Y[3]~6_combout )) ) ) ) # ( !\mux1|Y[2]~7_combout  & ( !\mux1|Y[2]~8_combout  & ( 
// (!\i2|readdata1 [3] & (!\mux1|Y[3]~5_combout  & (!\mux1|Y[3]~6_combout  & \i2|readdata1 [2]))) # (\i2|readdata1 [3] & (((!\mux1|Y[3]~5_combout  & !\mux1|Y[3]~6_combout )) # (\i2|readdata1 [2]))) ) ) )

	.dataa(!\i2|readdata1 [3]),
	.datab(!\mux1|Y[3]~5_combout ),
	.datac(!\mux1|Y[3]~6_combout ),
	.datad(!\i2|readdata1 [2]),
	.datae(!\mux1|Y[2]~7_combout ),
	.dataf(!\mux1|Y[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~4 .extended_lut = "off";
defparam \branc|LessThan1~4 .lut_mask = 64'h40D5404040404040;
defparam \branc|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~0 (
// Equation(s):
// \branc|LessThan1~0_combout  = ( \i2|readdata1 [13] & ( \m2|Mux50~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [14] $ (\m2|Mux49~0_combout )))) # (\i2|Alusrc~q  & (\i2|imm_data [11] & (\i2|readdata1 [14]))) ) ) ) # ( !\i2|readdata1 [13] & ( 
// \m2|Mux50~0_combout  & ( (\i2|Alusrc~q  & (!\i2|imm_data [11] & !\i2|readdata1 [14])) ) ) ) # ( \i2|readdata1 [13] & ( !\m2|Mux50~0_combout  & ( (\i2|Alusrc~q  & (\i2|imm_data [11] & \i2|readdata1 [14])) ) ) ) # ( !\i2|readdata1 [13] & ( 
// !\m2|Mux50~0_combout  & ( (!\i2|Alusrc~q  & ((!\i2|readdata1 [14] $ (\m2|Mux49~0_combout )))) # (\i2|Alusrc~q  & (!\i2|imm_data [11] & (!\i2|readdata1 [14]))) ) ) )

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [14]),
	.datad(!\m2|Mux49~0_combout ),
	.datae(!\i2|readdata1 [13]),
	.dataf(!\m2|Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~0 .extended_lut = "off";
defparam \branc|LessThan1~0 .lut_mask = 64'hE04A01014040A10B;
defparam \branc|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~9 (
// Equation(s):
// \branc|Equal0~9_combout  = !\i2|readdata1 [11] $ (((!\i2|Alusrc~q  & ((!\m2|Mux52~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [11]),
	.datad(!\m2|Mux52~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~9 .extended_lut = "off";
defparam \branc|Equal0~9 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~10 (
// Equation(s):
// \branc|Equal0~10_combout  = !\i2|readdata1 [10] $ (((!\i2|Alusrc~q  & ((!\m2|Mux53~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [10]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [10]),
	.datac(!\i2|imm_data [10]),
	.datad(!\m2|Mux53~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~10 .extended_lut = "off";
defparam \branc|Equal0~10 .lut_mask = 64'h369C369C369C369C;
defparam \branc|Equal0~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~11 (
// Equation(s):
// \branc|Equal0~11_combout  = !\i2|readdata1 [9] $ (((!\i2|Alusrc~q  & ((!\m2|Mux54~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [9]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [9]),
	.datac(!\i2|imm_data [9]),
	.datad(!\m2|Mux54~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~11 .extended_lut = "off";
defparam \branc|Equal0~11 .lut_mask = 64'h369C369C369C369C;
defparam \branc|Equal0~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~12 (
// Equation(s):
// \branc|Equal0~12_combout  = !\i2|readdata1 [8] $ (((!\i2|Alusrc~q  & ((!\m2|Mux55~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [8]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [8]),
	.datac(!\i2|imm_data [8]),
	.datad(!\m2|Mux55~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~12 .extended_lut = "off";
defparam \branc|Equal0~12 .lut_mask = 64'h369C369C369C369C;
defparam \branc|Equal0~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~4 (
// Equation(s):
// \branc|Equal0~4_combout  = !\i2|readdata1 [12] $ (((!\i2|Alusrc~q  & ((!\m2|Mux51~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [12]),
	.datad(!\m2|Mux51~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~4 .extended_lut = "off";
defparam \branc|Equal0~4 .lut_mask = 64'h1EB41EB41EB41EB4;
defparam \branc|Equal0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~39 (
// Equation(s):
// \branc|Equal0~39_combout  = ( !\branc|Equal0~12_combout  & ( !\branc|Equal0~4_combout  & ( (\branc|LessThan1~0_combout  & (!\branc|Equal0~9_combout  & (!\branc|Equal0~10_combout  & !\branc|Equal0~11_combout ))) ) ) )

	.dataa(!\branc|LessThan1~0_combout ),
	.datab(!\branc|Equal0~9_combout ),
	.datac(!\branc|Equal0~10_combout ),
	.datad(!\branc|Equal0~11_combout ),
	.datae(!\branc|Equal0~12_combout ),
	.dataf(!\branc|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~39 .extended_lut = "off";
defparam \branc|Equal0~39 .lut_mask = 64'h4000000000000000;
defparam \branc|Equal0~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~5 (
// Equation(s):
// \branc|LessThan1~5_combout  = ( !\mux1|Y[4]~124_combout  & ( !\branc|Equal0~6_combout  & ( (!\branc|Equal0~5_combout  & (\i2|readdata1 [4] & (!\i2|readdata1 [6] $ (\mux1|Y[6]~128_combout )))) ) ) )

	.dataa(!\i2|readdata1 [6]),
	.datab(!\branc|Equal0~5_combout ),
	.datac(!\mux1|Y[6]~128_combout ),
	.datad(!\i2|readdata1 [4]),
	.datae(!\mux1|Y[4]~124_combout ),
	.dataf(!\branc|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~5 .extended_lut = "off";
defparam \branc|LessThan1~5 .lut_mask = 64'h0084000000000000;
defparam \branc|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~6 (
// Equation(s):
// \branc|LessThan1~6_combout  = ( \i2|readdata1 [5] & ( \mux1|Y[5]~108_combout  & ( (!\i2|readdata1 [7] & (!\mux1|Y[7]~112_combout  & (\i2|readdata1 [6] & !\mux1|Y[6]~128_combout ))) # (\i2|readdata1 [7] & ((!\mux1|Y[7]~112_combout ) # ((\i2|readdata1 [6] & 
// !\mux1|Y[6]~128_combout )))) ) ) ) # ( !\i2|readdata1 [5] & ( \mux1|Y[5]~108_combout  & ( (!\i2|readdata1 [7] & (!\mux1|Y[7]~112_combout  & (\i2|readdata1 [6] & !\mux1|Y[6]~128_combout ))) # (\i2|readdata1 [7] & ((!\mux1|Y[7]~112_combout ) # 
// ((\i2|readdata1 [6] & !\mux1|Y[6]~128_combout )))) ) ) ) # ( \i2|readdata1 [5] & ( !\mux1|Y[5]~108_combout  & ( (!\i2|readdata1 [7] & (!\mux1|Y[7]~112_combout  & ((!\mux1|Y[6]~128_combout ) # (\i2|readdata1 [6])))) # (\i2|readdata1 [7] & 
// ((!\mux1|Y[7]~112_combout ) # ((!\mux1|Y[6]~128_combout ) # (\i2|readdata1 [6])))) ) ) ) # ( !\i2|readdata1 [5] & ( !\mux1|Y[5]~108_combout  & ( (!\i2|readdata1 [7] & (!\mux1|Y[7]~112_combout  & (\i2|readdata1 [6] & !\mux1|Y[6]~128_combout ))) # 
// (\i2|readdata1 [7] & ((!\mux1|Y[7]~112_combout ) # ((\i2|readdata1 [6] & !\mux1|Y[6]~128_combout )))) ) ) )

	.dataa(!\i2|readdata1 [7]),
	.datab(!\mux1|Y[7]~112_combout ),
	.datac(!\i2|readdata1 [6]),
	.datad(!\mux1|Y[6]~128_combout ),
	.datae(!\i2|readdata1 [5]),
	.dataf(!\mux1|Y[5]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~6 .extended_lut = "off";
defparam \branc|LessThan1~6 .lut_mask = 64'h4D44DD4D4D444D44;
defparam \branc|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~7 (
// Equation(s):
// \branc|LessThan1~7_combout  = ( \branc|LessThan1~5_combout  & ( \branc|LessThan1~6_combout  & ( \branc|Equal0~39_combout  ) ) ) # ( !\branc|LessThan1~5_combout  & ( \branc|LessThan1~6_combout  & ( \branc|Equal0~39_combout  ) ) ) # ( 
// \branc|LessThan1~5_combout  & ( !\branc|LessThan1~6_combout  & ( \branc|Equal0~39_combout  ) ) ) # ( !\branc|LessThan1~5_combout  & ( !\branc|LessThan1~6_combout  & ( (\branc|Equal0~7_combout  & (\branc|Equal0~39_combout  & ((\branc|LessThan1~4_combout ) 
// # (\branc|LessThan1~3_combout )))) ) ) )

	.dataa(!\branc|Equal0~7_combout ),
	.datab(!\branc|LessThan1~3_combout ),
	.datac(!\branc|LessThan1~4_combout ),
	.datad(!\branc|Equal0~39_combout ),
	.datae(!\branc|LessThan1~5_combout ),
	.dataf(!\branc|LessThan1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~7 .extended_lut = "off";
defparam \branc|LessThan1~7 .lut_mask = 64'h001500FF00FF00FF;
defparam \branc|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~44 (
// Equation(s):
// \branc|Equal0~44_combout  = (\branc|LessThan1~0_combout  & (!\branc|Equal0~9_combout  & (!\branc|Equal0~10_combout  & !\branc|Equal0~4_combout )))

	.dataa(!\branc|LessThan1~0_combout ),
	.datab(!\branc|Equal0~9_combout ),
	.datac(!\branc|Equal0~10_combout ),
	.datad(!\branc|Equal0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~44 .extended_lut = "off";
defparam \branc|Equal0~44 .lut_mask = 64'h4000400040004000;
defparam \branc|Equal0~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~8 (
// Equation(s):
// \branc|LessThan1~8_combout  = (\branc|LessThan1~0_combout  & (\i2|readdata1 [11] & (!\mux1|Y[11]~52_combout  & !\branc|Equal0~4_combout )))

	.dataa(!\branc|LessThan1~0_combout ),
	.datab(!\i2|readdata1 [11]),
	.datac(!\mux1|Y[11]~52_combout ),
	.datad(!\branc|Equal0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~8 .extended_lut = "off";
defparam \branc|LessThan1~8 .lut_mask = 64'h1000100010001000;
defparam \branc|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~9 (
// Equation(s):
// \branc|LessThan1~9_combout  = (\i2|readdata1 [10] & ((!\i2|Alusrc~q  & ((!\m2|Mux53~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [10]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [10]),
	.datac(!\i2|imm_data [10]),
	.datad(!\m2|Mux53~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~9 .extended_lut = "off";
defparam \branc|LessThan1~9 .lut_mask = 64'h3210321032103210;
defparam \branc|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~10 (
// Equation(s):
// \branc|LessThan1~10_combout  = ( \i2|readdata1 [13] & ( \m2|Mux50~0_combout  & ( (!\i2|Alusrc~q  & (((\i2|readdata1 [14] & !\m2|Mux49~0_combout )))) # (\i2|Alusrc~q  & (!\i2|imm_data [11])) ) ) ) # ( !\i2|readdata1 [13] & ( \m2|Mux50~0_combout  & ( 
// (\i2|readdata1 [14] & ((!\i2|Alusrc~q  & ((!\m2|Mux49~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11])))) ) ) ) # ( \i2|readdata1 [13] & ( !\m2|Mux50~0_combout  & ( (!\i2|Alusrc~q  & (((!\m2|Mux49~0_combout ) # (\i2|readdata1 [14])))) # (\i2|Alusrc~q 
//  & (!\i2|imm_data [11])) ) ) ) # ( !\i2|readdata1 [13] & ( !\m2|Mux50~0_combout  & ( (\i2|readdata1 [14] & ((!\i2|Alusrc~q  & ((!\m2|Mux49~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11])))) ) ) )

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [14]),
	.datad(!\m2|Mux49~0_combout ),
	.datae(!\i2|readdata1 [13]),
	.dataf(!\m2|Mux50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~10 .extended_lut = "off";
defparam \branc|LessThan1~10 .lut_mask = 64'h0E04EE4E0E044E44;
defparam \branc|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~11 (
// Equation(s):
// \branc|LessThan1~11_combout  = ( \branc|LessThan1~9_combout  & ( !\branc|LessThan1~10_combout  & ( (!\branc|LessThan1~0_combout ) # ((!\i2|readdata1 [12] & ((\branc|Equal0~9_combout ) # (\mux1|Y[12]~100_combout ))) # (\i2|readdata1 [12] & 
// (\mux1|Y[12]~100_combout  & \branc|Equal0~9_combout ))) ) ) ) # ( !\branc|LessThan1~9_combout  & ( !\branc|LessThan1~10_combout  & ( (!\i2|readdata1 [12]) # ((!\branc|LessThan1~0_combout ) # (\mux1|Y[12]~100_combout )) ) ) )

	.dataa(!\i2|readdata1 [12]),
	.datab(!\mux1|Y[12]~100_combout ),
	.datac(!\branc|LessThan1~0_combout ),
	.datad(!\branc|Equal0~9_combout ),
	.datae(!\branc|LessThan1~9_combout ),
	.dataf(!\branc|LessThan1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~11 .extended_lut = "off";
defparam \branc|LessThan1~11 .lut_mask = 64'hFBFBF2FB00000000;
defparam \branc|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~12 (
// Equation(s):
// \branc|LessThan1~12_combout  = (\i2|readdata1 [8] & ((!\i2|Alusrc~q  & ((!\m2|Mux55~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [8]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [8]),
	.datac(!\i2|imm_data [8]),
	.datad(!\m2|Mux55~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~12 .extended_lut = "off";
defparam \branc|LessThan1~12 .lut_mask = 64'h3210321032103210;
defparam \branc|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~13 (
// Equation(s):
// \branc|LessThan1~13_combout  = ( \branc|LessThan1~11_combout  & ( \branc|LessThan1~12_combout  & ( (!\branc|LessThan1~8_combout  & ((!\branc|Equal0~44_combout ) # ((!\i2|readdata1 [9] & \mux1|Y[9]~104_combout )))) ) ) ) # ( \branc|LessThan1~11_combout  & 
// ( !\branc|LessThan1~12_combout  & ( (!\branc|LessThan1~8_combout  & ((!\i2|readdata1 [9]) # ((!\branc|Equal0~44_combout ) # (\mux1|Y[9]~104_combout )))) ) ) )

	.dataa(!\i2|readdata1 [9]),
	.datab(!\mux1|Y[9]~104_combout ),
	.datac(!\branc|Equal0~44_combout ),
	.datad(!\branc|LessThan1~8_combout ),
	.datae(!\branc|LessThan1~11_combout ),
	.dataf(!\branc|LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~13 .extended_lut = "off";
defparam \branc|LessThan1~13 .lut_mask = 64'h0000FB000000F200;
defparam \branc|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~13 (
// Equation(s):
// \branc|LessThan0~13_combout  = ( !\branc|Equal0~16_combout  & ( (\branc|LessThan0~10_combout  & (!\branc|Equal0~13_combout  & (!\branc|Equal0~14_combout  & !\branc|Equal0~15_combout ))) ) )

	.dataa(!\branc|LessThan0~10_combout ),
	.datab(!\branc|Equal0~13_combout ),
	.datac(!\branc|Equal0~14_combout ),
	.datad(!\branc|Equal0~15_combout ),
	.datae(!\branc|Equal0~16_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~13 .extended_lut = "off";
defparam \branc|LessThan0~13 .lut_mask = 64'h4000000040000000;
defparam \branc|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~14 (
// Equation(s):
// \branc|LessThan1~14_combout  = (\branc|LessThan0~10_combout  & (\i2|readdata1 [18] & (!\mux1|Y[18]~96_combout  & !\branc|Equal0~13_combout )))

	.dataa(!\branc|LessThan0~10_combout ),
	.datab(!\i2|readdata1 [18]),
	.datac(!\mux1|Y[18]~96_combout ),
	.datad(!\branc|Equal0~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~14 .extended_lut = "off";
defparam \branc|LessThan1~14 .lut_mask = 64'h1000100010001000;
defparam \branc|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~15 (
// Equation(s):
// \branc|LessThan1~15_combout  = ( \i2|readdata1 [19] & ( \mux1|Y[19]~84_combout  & ( (!\i2|readdata1 [21] & (!\mux1|Y[21]~92_combout  & (\i2|readdata1 [20] & !\mux1|Y[20]~88_combout ))) # (\i2|readdata1 [21] & ((!\mux1|Y[21]~92_combout ) # ((\i2|readdata1 
// [20] & !\mux1|Y[20]~88_combout )))) ) ) ) # ( !\i2|readdata1 [19] & ( \mux1|Y[19]~84_combout  & ( (!\i2|readdata1 [21] & (!\mux1|Y[21]~92_combout  & (\i2|readdata1 [20] & !\mux1|Y[20]~88_combout ))) # (\i2|readdata1 [21] & ((!\mux1|Y[21]~92_combout ) # 
// ((\i2|readdata1 [20] & !\mux1|Y[20]~88_combout )))) ) ) ) # ( \i2|readdata1 [19] & ( !\mux1|Y[19]~84_combout  & ( (!\i2|readdata1 [21] & (!\mux1|Y[21]~92_combout  & ((!\mux1|Y[20]~88_combout ) # (\i2|readdata1 [20])))) # (\i2|readdata1 [21] & 
// ((!\mux1|Y[21]~92_combout ) # ((!\mux1|Y[20]~88_combout ) # (\i2|readdata1 [20])))) ) ) ) # ( !\i2|readdata1 [19] & ( !\mux1|Y[19]~84_combout  & ( (!\i2|readdata1 [21] & (!\mux1|Y[21]~92_combout  & (\i2|readdata1 [20] & !\mux1|Y[20]~88_combout ))) # 
// (\i2|readdata1 [21] & ((!\mux1|Y[21]~92_combout ) # ((\i2|readdata1 [20] & !\mux1|Y[20]~88_combout )))) ) ) )

	.dataa(!\i2|readdata1 [21]),
	.datab(!\mux1|Y[21]~92_combout ),
	.datac(!\i2|readdata1 [20]),
	.datad(!\mux1|Y[20]~88_combout ),
	.datae(!\i2|readdata1 [19]),
	.dataf(!\mux1|Y[19]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~15 .extended_lut = "off";
defparam \branc|LessThan1~15 .lut_mask = 64'h4D44DD4D4D444D44;
defparam \branc|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~16 (
// Equation(s):
// \branc|LessThan1~16_combout  = (\i2|readdata1 [16] & ((!\i2|Alusrc~q  & ((!\m2|Mux47~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [16]),
	.datad(!\m2|Mux47~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~16 .extended_lut = "off";
defparam \branc|LessThan1~16 .lut_mask = 64'h0E040E040E040E04;
defparam \branc|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~17 (
// Equation(s):
// \branc|LessThan1~17_combout  = ( !\branc|Equal0~14_combout  & ( \branc|LessThan1~16_combout  & ( (\branc|LessThan0~10_combout  & (!\branc|Equal0~13_combout  & ((!\mux1|Y[17]~80_combout ) # (\i2|readdata1 [17])))) ) ) ) # ( !\branc|Equal0~14_combout  & ( 
// !\branc|LessThan1~16_combout  & ( (\branc|LessThan0~10_combout  & (!\branc|Equal0~13_combout  & (\i2|readdata1 [17] & !\mux1|Y[17]~80_combout ))) ) ) )

	.dataa(!\branc|LessThan0~10_combout ),
	.datab(!\branc|Equal0~13_combout ),
	.datac(!\i2|readdata1 [17]),
	.datad(!\mux1|Y[17]~80_combout ),
	.datae(!\branc|Equal0~14_combout ),
	.dataf(!\branc|LessThan1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~17 .extended_lut = "off";
defparam \branc|LessThan1~17 .lut_mask = 64'h0400000044040000;
defparam \branc|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~18 (
// Equation(s):
// \branc|LessThan1~18_combout  = ( !\branc|LessThan1~15_combout  & ( !\branc|LessThan1~17_combout  & ( (!\branc|LessThan1~14_combout  & ((!\i2|readdata1 [15]) # ((!\branc|LessThan0~13_combout ) # (\mux1|Y[15]~15_combout )))) ) ) )

	.dataa(!\i2|readdata1 [15]),
	.datab(!\mux1|Y[15]~15_combout ),
	.datac(!\branc|LessThan0~13_combout ),
	.datad(!\branc|LessThan1~14_combout ),
	.datae(!\branc|LessThan1~15_combout ),
	.dataf(!\branc|LessThan1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~18 .extended_lut = "off";
defparam \branc|LessThan1~18 .lut_mask = 64'hFB00000000000000;
defparam \branc|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~22 (
// Equation(s):
// \branc|LessThan0~22_combout  = ( !\branc|Equal0~22_combout  & ( (\branc|LessThan0~12_combout  & (!\branc|Equal0~19_combout  & (!\branc|Equal0~20_combout  & !\branc|Equal0~21_combout ))) ) )

	.dataa(!\branc|LessThan0~12_combout ),
	.datab(!\branc|Equal0~19_combout ),
	.datac(!\branc|Equal0~20_combout ),
	.datad(!\branc|Equal0~21_combout ),
	.datae(!\branc|Equal0~22_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~22 .extended_lut = "off";
defparam \branc|LessThan0~22 .lut_mask = 64'h4000000040000000;
defparam \branc|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~19 (
// Equation(s):
// \branc|LessThan1~19_combout  = (\branc|LessThan0~12_combout  & (\i2|readdata1 [25] & (!\mux1|Y[25]~76_combout  & !\branc|Equal0~19_combout )))

	.dataa(!\branc|LessThan0~12_combout ),
	.datab(!\i2|readdata1 [25]),
	.datac(!\mux1|Y[25]~76_combout ),
	.datad(!\branc|Equal0~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~19 .extended_lut = "off";
defparam \branc|LessThan1~19 .lut_mask = 64'h1000100010001000;
defparam \branc|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~20 (
// Equation(s):
// \branc|LessThan1~20_combout  = ( \i2|readdata1 [26] & ( \mux1|Y[26]~64_combout  & ( (!\i2|readdata1 [28] & (!\mux1|Y[28]~72_combout  & (\i2|readdata1 [27] & !\mux1|Y[27]~68_combout ))) # (\i2|readdata1 [28] & ((!\mux1|Y[28]~72_combout ) # ((\i2|readdata1 
// [27] & !\mux1|Y[27]~68_combout )))) ) ) ) # ( !\i2|readdata1 [26] & ( \mux1|Y[26]~64_combout  & ( (!\i2|readdata1 [28] & (!\mux1|Y[28]~72_combout  & (\i2|readdata1 [27] & !\mux1|Y[27]~68_combout ))) # (\i2|readdata1 [28] & ((!\mux1|Y[28]~72_combout ) # 
// ((\i2|readdata1 [27] & !\mux1|Y[27]~68_combout )))) ) ) ) # ( \i2|readdata1 [26] & ( !\mux1|Y[26]~64_combout  & ( (!\i2|readdata1 [28] & (!\mux1|Y[28]~72_combout  & ((!\mux1|Y[27]~68_combout ) # (\i2|readdata1 [27])))) # (\i2|readdata1 [28] & 
// ((!\mux1|Y[28]~72_combout ) # ((!\mux1|Y[27]~68_combout ) # (\i2|readdata1 [27])))) ) ) ) # ( !\i2|readdata1 [26] & ( !\mux1|Y[26]~64_combout  & ( (!\i2|readdata1 [28] & (!\mux1|Y[28]~72_combout  & (\i2|readdata1 [27] & !\mux1|Y[27]~68_combout ))) # 
// (\i2|readdata1 [28] & ((!\mux1|Y[28]~72_combout ) # ((\i2|readdata1 [27] & !\mux1|Y[27]~68_combout )))) ) ) )

	.dataa(!\i2|readdata1 [28]),
	.datab(!\mux1|Y[28]~72_combout ),
	.datac(!\i2|readdata1 [27]),
	.datad(!\mux1|Y[27]~68_combout ),
	.datae(!\i2|readdata1 [26]),
	.dataf(!\mux1|Y[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~20 .extended_lut = "off";
defparam \branc|LessThan1~20 .lut_mask = 64'h4D44DD4D4D444D44;
defparam \branc|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~21 (
// Equation(s):
// \branc|LessThan1~21_combout  = (\i2|readdata1 [23] & ((!\i2|Alusrc~q  & ((!\m2|Mux40~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [23]),
	.datad(!\m2|Mux40~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~21 .extended_lut = "off";
defparam \branc|LessThan1~21 .lut_mask = 64'h0E040E040E040E04;
defparam \branc|LessThan1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~22 (
// Equation(s):
// \branc|LessThan1~22_combout  = ( !\branc|Equal0~20_combout  & ( \branc|LessThan1~21_combout  & ( (\branc|LessThan0~12_combout  & (!\branc|Equal0~19_combout  & ((!\mux1|Y[24]~60_combout ) # (\i2|readdata1 [24])))) ) ) ) # ( !\branc|Equal0~20_combout  & ( 
// !\branc|LessThan1~21_combout  & ( (\branc|LessThan0~12_combout  & (!\branc|Equal0~19_combout  & (\i2|readdata1 [24] & !\mux1|Y[24]~60_combout ))) ) ) )

	.dataa(!\branc|LessThan0~12_combout ),
	.datab(!\branc|Equal0~19_combout ),
	.datac(!\i2|readdata1 [24]),
	.datad(!\mux1|Y[24]~60_combout ),
	.datae(!\branc|Equal0~20_combout ),
	.dataf(!\branc|LessThan1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~22 .extended_lut = "off";
defparam \branc|LessThan1~22 .lut_mask = 64'h0400000044040000;
defparam \branc|LessThan1~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~23 (
// Equation(s):
// \branc|LessThan1~23_combout  = ( !\branc|LessThan1~20_combout  & ( !\branc|LessThan1~22_combout  & ( (!\branc|LessThan1~19_combout  & ((!\i2|readdata1 [22]) # ((!\branc|LessThan0~22_combout ) # (\mux1|Y[22]~18_combout )))) ) ) )

	.dataa(!\i2|readdata1 [22]),
	.datab(!\mux1|Y[22]~18_combout ),
	.datac(!\branc|LessThan0~22_combout ),
	.datad(!\branc|LessThan1~19_combout ),
	.datae(!\branc|LessThan1~20_combout ),
	.dataf(!\branc|LessThan1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~23 .extended_lut = "off";
defparam \branc|LessThan1~23 .lut_mask = 64'hFB00000000000000;
defparam \branc|LessThan1~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~24 (
// Equation(s):
// \branc|LessThan1~24_combout  = ( \branc|LessThan1~18_combout  & ( \branc|LessThan1~23_combout  & ( (!\branc|Equal0~18_combout ) # ((!\branc|Equal0~24_combout ) # ((!\branc|LessThan1~7_combout  & \branc|LessThan1~13_combout ))) ) ) ) # ( 
// !\branc|LessThan1~18_combout  & ( \branc|LessThan1~23_combout  & ( !\branc|Equal0~24_combout  ) ) )

	.dataa(!\branc|Equal0~18_combout ),
	.datab(!\branc|Equal0~24_combout ),
	.datac(!\branc|LessThan1~7_combout ),
	.datad(!\branc|LessThan1~13_combout ),
	.datae(!\branc|LessThan1~18_combout ),
	.dataf(!\branc|LessThan1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~24 .extended_lut = "off";
defparam \branc|LessThan1~24 .lut_mask = 64'h00000000CCCCEEFE;
defparam \branc|LessThan1~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~25 (
// Equation(s):
// \branc|LessThan1~25_combout  = (\branc|LessThan0~20_combout  & (\i2|readdata1 [32] & (!\mux1|Y[32]~21_combout  & !\branc|Equal0~25_combout )))

	.dataa(!\branc|LessThan0~20_combout ),
	.datab(!\i2|readdata1 [32]),
	.datac(!\mux1|Y[32]~21_combout ),
	.datad(!\branc|Equal0~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~25 .extended_lut = "off";
defparam \branc|LessThan1~25 .lut_mask = 64'h1000100010001000;
defparam \branc|LessThan1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~26 (
// Equation(s):
// \branc|LessThan1~26_combout  = ( \i2|readdata1 [33] & ( \mux1|Y[33]~24_combout  & ( (!\i2|readdata1 [35] & (!\mux1|Y[35]~22_combout  & (\i2|readdata1 [34] & !\mux1|Y[34]~23_combout ))) # (\i2|readdata1 [35] & ((!\mux1|Y[35]~22_combout ) # ((\i2|readdata1 
// [34] & !\mux1|Y[34]~23_combout )))) ) ) ) # ( !\i2|readdata1 [33] & ( \mux1|Y[33]~24_combout  & ( (!\i2|readdata1 [35] & (!\mux1|Y[35]~22_combout  & (\i2|readdata1 [34] & !\mux1|Y[34]~23_combout ))) # (\i2|readdata1 [35] & ((!\mux1|Y[35]~22_combout ) # 
// ((\i2|readdata1 [34] & !\mux1|Y[34]~23_combout )))) ) ) ) # ( \i2|readdata1 [33] & ( !\mux1|Y[33]~24_combout  & ( (!\i2|readdata1 [35] & (!\mux1|Y[35]~22_combout  & ((!\mux1|Y[34]~23_combout ) # (\i2|readdata1 [34])))) # (\i2|readdata1 [35] & 
// ((!\mux1|Y[35]~22_combout ) # ((!\mux1|Y[34]~23_combout ) # (\i2|readdata1 [34])))) ) ) ) # ( !\i2|readdata1 [33] & ( !\mux1|Y[33]~24_combout  & ( (!\i2|readdata1 [35] & (!\mux1|Y[35]~22_combout  & (\i2|readdata1 [34] & !\mux1|Y[34]~23_combout ))) # 
// (\i2|readdata1 [35] & ((!\mux1|Y[35]~22_combout ) # ((\i2|readdata1 [34] & !\mux1|Y[34]~23_combout )))) ) ) )

	.dataa(!\i2|readdata1 [35]),
	.datab(!\mux1|Y[35]~22_combout ),
	.datac(!\i2|readdata1 [34]),
	.datad(!\mux1|Y[34]~23_combout ),
	.datae(!\i2|readdata1 [33]),
	.dataf(!\mux1|Y[33]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~26 .extended_lut = "off";
defparam \branc|LessThan1~26 .lut_mask = 64'h4D44DD4D4D444D44;
defparam \branc|LessThan1~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~27 (
// Equation(s):
// \branc|LessThan1~27_combout  = (\i2|readdata1 [30] & ((!\i2|Alusrc~q  & ((!\m2|Mux33~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [30]),
	.datad(!\m2|Mux33~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~27 .extended_lut = "off";
defparam \branc|LessThan1~27 .lut_mask = 64'h0E040E040E040E04;
defparam \branc|LessThan1~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~28 (
// Equation(s):
// \branc|LessThan1~28_combout  = ( !\branc|Equal0~26_combout  & ( \branc|LessThan1~27_combout  & ( (\branc|LessThan0~20_combout  & (!\branc|Equal0~25_combout  & ((!\mux1|Y[31]~17_combout ) # (\i2|readdata1 [31])))) ) ) ) # ( !\branc|Equal0~26_combout  & ( 
// !\branc|LessThan1~27_combout  & ( (\branc|LessThan0~20_combout  & (!\branc|Equal0~25_combout  & (\i2|readdata1 [31] & !\mux1|Y[31]~17_combout ))) ) ) )

	.dataa(!\branc|LessThan0~20_combout ),
	.datab(!\branc|Equal0~25_combout ),
	.datac(!\i2|readdata1 [31]),
	.datad(!\mux1|Y[31]~17_combout ),
	.datae(!\branc|Equal0~26_combout ),
	.dataf(!\branc|LessThan1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~28 .extended_lut = "off";
defparam \branc|LessThan1~28 .lut_mask = 64'h0400000044040000;
defparam \branc|LessThan1~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~29 (
// Equation(s):
// \branc|LessThan1~29_combout  = ( !\branc|LessThan1~26_combout  & ( !\branc|LessThan1~28_combout  & ( (!\branc|LessThan1~25_combout  & ((!\i2|readdata1 [29]) # ((!\branc|LessThan0~21_combout ) # (\mux1|Y[29]~16_combout )))) ) ) )

	.dataa(!\i2|readdata1 [29]),
	.datab(!\mux1|Y[29]~16_combout ),
	.datac(!\branc|LessThan0~21_combout ),
	.datad(!\branc|LessThan1~25_combout ),
	.datae(!\branc|LessThan1~26_combout ),
	.dataf(!\branc|LessThan1~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~29 .extended_lut = "off";
defparam \branc|LessThan1~29 .lut_mask = 64'hFB00000000000000;
defparam \branc|LessThan1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~30 (
// Equation(s):
// \branc|LessThan1~30_combout  = (\branc|LessThan0~28_combout  & (\i2|readdata1 [39] & (!\mux1|Y[39]~25_combout  & !\branc|Equal0~29_combout )))

	.dataa(!\branc|LessThan0~28_combout ),
	.datab(!\i2|readdata1 [39]),
	.datac(!\mux1|Y[39]~25_combout ),
	.datad(!\branc|Equal0~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~30 .extended_lut = "off";
defparam \branc|LessThan1~30 .lut_mask = 64'h1000100010001000;
defparam \branc|LessThan1~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~31 (
// Equation(s):
// \branc|LessThan1~31_combout  = ( \i2|readdata1 [40] & ( \mux1|Y[40]~28_combout  & ( (!\i2|readdata1 [42] & (!\mux1|Y[42]~26_combout  & (\i2|readdata1 [41] & !\mux1|Y[41]~27_combout ))) # (\i2|readdata1 [42] & ((!\mux1|Y[42]~26_combout ) # ((\i2|readdata1 
// [41] & !\mux1|Y[41]~27_combout )))) ) ) ) # ( !\i2|readdata1 [40] & ( \mux1|Y[40]~28_combout  & ( (!\i2|readdata1 [42] & (!\mux1|Y[42]~26_combout  & (\i2|readdata1 [41] & !\mux1|Y[41]~27_combout ))) # (\i2|readdata1 [42] & ((!\mux1|Y[42]~26_combout ) # 
// ((\i2|readdata1 [41] & !\mux1|Y[41]~27_combout )))) ) ) ) # ( \i2|readdata1 [40] & ( !\mux1|Y[40]~28_combout  & ( (!\i2|readdata1 [42] & (!\mux1|Y[42]~26_combout  & ((!\mux1|Y[41]~27_combout ) # (\i2|readdata1 [41])))) # (\i2|readdata1 [42] & 
// ((!\mux1|Y[42]~26_combout ) # ((!\mux1|Y[41]~27_combout ) # (\i2|readdata1 [41])))) ) ) ) # ( !\i2|readdata1 [40] & ( !\mux1|Y[40]~28_combout  & ( (!\i2|readdata1 [42] & (!\mux1|Y[42]~26_combout  & (\i2|readdata1 [41] & !\mux1|Y[41]~27_combout ))) # 
// (\i2|readdata1 [42] & ((!\mux1|Y[42]~26_combout ) # ((\i2|readdata1 [41] & !\mux1|Y[41]~27_combout )))) ) ) )

	.dataa(!\i2|readdata1 [42]),
	.datab(!\mux1|Y[42]~26_combout ),
	.datac(!\i2|readdata1 [41]),
	.datad(!\mux1|Y[41]~27_combout ),
	.datae(!\i2|readdata1 [40]),
	.dataf(!\mux1|Y[40]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~31 .extended_lut = "off";
defparam \branc|LessThan1~31 .lut_mask = 64'h4D44DD4D4D444D44;
defparam \branc|LessThan1~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~32 (
// Equation(s):
// \branc|LessThan1~32_combout  = (\i2|readdata1 [37] & ((!\i2|Alusrc~q  & ((!\m2|Mux26~0_combout ))) # (\i2|Alusrc~q  & (!\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [37]),
	.datad(!\m2|Mux26~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~32 .extended_lut = "off";
defparam \branc|LessThan1~32 .lut_mask = 64'h0E040E040E040E04;
defparam \branc|LessThan1~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~33 (
// Equation(s):
// \branc|LessThan1~33_combout  = ( !\branc|Equal0~30_combout  & ( \branc|LessThan1~32_combout  & ( (\branc|LessThan0~28_combout  & (!\branc|Equal0~29_combout  & ((!\mux1|Y[38]~20_combout ) # (\i2|readdata1 [38])))) ) ) ) # ( !\branc|Equal0~30_combout  & ( 
// !\branc|LessThan1~32_combout  & ( (\branc|LessThan0~28_combout  & (!\branc|Equal0~29_combout  & (\i2|readdata1 [38] & !\mux1|Y[38]~20_combout ))) ) ) )

	.dataa(!\branc|LessThan0~28_combout ),
	.datab(!\branc|Equal0~29_combout ),
	.datac(!\i2|readdata1 [38]),
	.datad(!\mux1|Y[38]~20_combout ),
	.datae(!\branc|Equal0~30_combout ),
	.dataf(!\branc|LessThan1~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~33 .extended_lut = "off";
defparam \branc|LessThan1~33 .lut_mask = 64'h0400000044040000;
defparam \branc|LessThan1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~34 (
// Equation(s):
// \branc|LessThan1~34_combout  = ( !\branc|LessThan1~31_combout  & ( !\branc|LessThan1~33_combout  & ( (!\branc|LessThan1~30_combout  & ((!\i2|readdata1 [36]) # ((!\branc|LessThan0~29_combout ) # (\mux1|Y[36]~19_combout )))) ) ) )

	.dataa(!\i2|readdata1 [36]),
	.datab(!\mux1|Y[36]~19_combout ),
	.datac(!\branc|LessThan0~29_combout ),
	.datad(!\branc|LessThan1~30_combout ),
	.datae(!\branc|LessThan1~31_combout ),
	.dataf(!\branc|LessThan1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~34 .extended_lut = "off";
defparam \branc|LessThan1~34 .lut_mask = 64'hFB00000000000000;
defparam \branc|LessThan1~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~35 (
// Equation(s):
// \branc|LessThan1~35_combout  = ( \branc|LessThan1~29_combout  & ( \branc|LessThan1~34_combout  & ( (\branc|Equal0~28_combout  & (\branc|Equal0~32_combout  & (\branc|Equal0~3_combout  & !\branc|LessThan1~24_combout ))) ) ) ) # ( 
// !\branc|LessThan1~29_combout  & ( \branc|LessThan1~34_combout  & ( (\branc|Equal0~32_combout  & \branc|Equal0~3_combout ) ) ) ) # ( \branc|LessThan1~29_combout  & ( !\branc|LessThan1~34_combout  & ( \branc|Equal0~3_combout  ) ) ) # ( 
// !\branc|LessThan1~29_combout  & ( !\branc|LessThan1~34_combout  & ( \branc|Equal0~3_combout  ) ) )

	.dataa(!\branc|Equal0~28_combout ),
	.datab(!\branc|Equal0~32_combout ),
	.datac(!\branc|Equal0~3_combout ),
	.datad(!\branc|LessThan1~24_combout ),
	.datae(!\branc|LessThan1~29_combout ),
	.dataf(!\branc|LessThan1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~35 .extended_lut = "off";
defparam \branc|LessThan1~35 .lut_mask = 64'h0F0F0F0F03030100;
defparam \branc|LessThan1~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~43 (
// Equation(s):
// \branc|LessThan0~43_combout  = (!\branc|Equal0~0_combout  & (!\branc|Equal0~1_combout  & (!\i2|readdata1 [47] $ (\mux1|Y[47]~1_combout ))))

	.dataa(!\branc|Equal0~0_combout ),
	.datab(!\i2|readdata1 [47]),
	.datac(!\mux1|Y[47]~1_combout ),
	.datad(!\branc|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~43 .extended_lut = "off";
defparam \branc|LessThan0~43 .lut_mask = 64'h8200820082008200;
defparam \branc|LessThan0~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~36 (
// Equation(s):
// \branc|LessThan1~36_combout  = ( \i2|readdata1 [47] & ( \mux1|Y[47]~1_combout  & ( (!\i2|readdata1 [49] & (!\mux1|Y[49]~34_combout  & (\i2|readdata1 [48] & !\mux1|Y[48]~35_combout ))) # (\i2|readdata1 [49] & ((!\mux1|Y[49]~34_combout ) # ((\i2|readdata1 
// [48] & !\mux1|Y[48]~35_combout )))) ) ) ) # ( !\i2|readdata1 [47] & ( \mux1|Y[47]~1_combout  & ( (!\i2|readdata1 [49] & (!\mux1|Y[49]~34_combout  & (\i2|readdata1 [48] & !\mux1|Y[48]~35_combout ))) # (\i2|readdata1 [49] & ((!\mux1|Y[49]~34_combout ) # 
// ((\i2|readdata1 [48] & !\mux1|Y[48]~35_combout )))) ) ) ) # ( \i2|readdata1 [47] & ( !\mux1|Y[47]~1_combout  & ( (!\i2|readdata1 [49] & (!\mux1|Y[49]~34_combout  & ((!\mux1|Y[48]~35_combout ) # (\i2|readdata1 [48])))) # (\i2|readdata1 [49] & 
// ((!\mux1|Y[49]~34_combout ) # ((!\mux1|Y[48]~35_combout ) # (\i2|readdata1 [48])))) ) ) ) # ( !\i2|readdata1 [47] & ( !\mux1|Y[47]~1_combout  & ( (!\i2|readdata1 [49] & (!\mux1|Y[49]~34_combout  & (\i2|readdata1 [48] & !\mux1|Y[48]~35_combout ))) # 
// (\i2|readdata1 [49] & ((!\mux1|Y[49]~34_combout ) # ((\i2|readdata1 [48] & !\mux1|Y[48]~35_combout )))) ) ) )

	.dataa(!\i2|readdata1 [49]),
	.datab(!\mux1|Y[49]~34_combout ),
	.datac(!\i2|readdata1 [48]),
	.datad(!\mux1|Y[48]~35_combout ),
	.datae(!\i2|readdata1 [47]),
	.dataf(!\mux1|Y[47]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~36 .extended_lut = "off";
defparam \branc|LessThan1~36 .lut_mask = 64'h4D44DD4D4D444D44;
defparam \branc|LessThan1~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~43 (
// Equation(s):
// \branc|LessThan1~43_combout  = ( \i2|readdata1 [44] & ( \mux1|Y[44]~3_combout  & ( (!\i2|readdata1 [45] & (\i2|readdata1 [43] & (!\mux1|Y[43]~4_combout  & !\mux1|Y[45]~0_combout ))) # (\i2|readdata1 [45] & ((!\mux1|Y[45]~0_combout ) # ((\i2|readdata1 [43] 
// & !\mux1|Y[43]~4_combout )))) ) ) ) # ( !\i2|readdata1 [44] & ( \mux1|Y[44]~3_combout  & ( (\i2|readdata1 [45] & !\mux1|Y[45]~0_combout ) ) ) ) # ( \i2|readdata1 [44] & ( !\mux1|Y[44]~3_combout  & ( (!\mux1|Y[45]~0_combout ) # (\i2|readdata1 [45]) ) ) ) # 
// ( !\i2|readdata1 [44] & ( !\mux1|Y[44]~3_combout  & ( (!\i2|readdata1 [45] & (\i2|readdata1 [43] & (!\mux1|Y[43]~4_combout  & !\mux1|Y[45]~0_combout ))) # (\i2|readdata1 [45] & ((!\mux1|Y[45]~0_combout ) # ((\i2|readdata1 [43] & !\mux1|Y[43]~4_combout 
// )))) ) ) )

	.dataa(!\i2|readdata1 [43]),
	.datab(!\mux1|Y[43]~4_combout ),
	.datac(!\i2|readdata1 [45]),
	.datad(!\mux1|Y[45]~0_combout ),
	.datae(!\i2|readdata1 [44]),
	.dataf(!\mux1|Y[44]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~43 .extended_lut = "off";
defparam \branc|LessThan1~43 .lut_mask = 64'h4F04FF0F0F004F04;
defparam \branc|LessThan1~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~37 (
// Equation(s):
// \branc|LessThan1~37_combout  = ( !\branc|LessThan1~36_combout  & ( \branc|LessThan1~43_combout  & ( (!\branc|LessThan0~0_combout  & ((!\i2|readdata1 [46]) # ((!\branc|LessThan0~43_combout ) # (\mux1|Y[46]~2_combout )))) ) ) ) # ( 
// !\branc|LessThan1~36_combout  & ( !\branc|LessThan1~43_combout  & ( (!\i2|readdata1 [46]) # ((!\branc|LessThan0~43_combout ) # (\mux1|Y[46]~2_combout )) ) ) )

	.dataa(!\branc|LessThan0~0_combout ),
	.datab(!\i2|readdata1 [46]),
	.datac(!\mux1|Y[46]~2_combout ),
	.datad(!\branc|LessThan0~43_combout ),
	.datae(!\branc|LessThan1~36_combout ),
	.dataf(!\branc|LessThan1~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~37 .extended_lut = "off";
defparam \branc|LessThan1~37 .lut_mask = 64'hFFCF0000AA8A0000;
defparam \branc|LessThan1~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~48 (
// Equation(s):
// \branc|LessThan0~48_combout  = (!\branc|Equal0~33_combout  & (!\branc|Equal0~34_combout  & (!\i2|readdata1 [54] $ (\mux1|Y[54]~31_combout ))))

	.dataa(!\branc|Equal0~33_combout ),
	.datab(!\i2|readdata1 [54]),
	.datac(!\mux1|Y[54]~31_combout ),
	.datad(!\branc|Equal0~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~48 .extended_lut = "off";
defparam \branc|LessThan0~48 .lut_mask = 64'h8200820082008200;
defparam \branc|LessThan0~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~38 (
// Equation(s):
// \branc|LessThan1~38_combout  = ( \i2|readdata1 [54] & ( \mux1|Y[54]~31_combout  & ( (!\i2|readdata1 [56] & (!\mux1|Y[56]~41_combout  & (\i2|readdata1 [55] & !\mux1|Y[55]~42_combout ))) # (\i2|readdata1 [56] & ((!\mux1|Y[56]~41_combout ) # ((\i2|readdata1 
// [55] & !\mux1|Y[55]~42_combout )))) ) ) ) # ( !\i2|readdata1 [54] & ( \mux1|Y[54]~31_combout  & ( (!\i2|readdata1 [56] & (!\mux1|Y[56]~41_combout  & (\i2|readdata1 [55] & !\mux1|Y[55]~42_combout ))) # (\i2|readdata1 [56] & ((!\mux1|Y[56]~41_combout ) # 
// ((\i2|readdata1 [55] & !\mux1|Y[55]~42_combout )))) ) ) ) # ( \i2|readdata1 [54] & ( !\mux1|Y[54]~31_combout  & ( (!\i2|readdata1 [56] & (!\mux1|Y[56]~41_combout  & ((!\mux1|Y[55]~42_combout ) # (\i2|readdata1 [55])))) # (\i2|readdata1 [56] & 
// ((!\mux1|Y[56]~41_combout ) # ((!\mux1|Y[55]~42_combout ) # (\i2|readdata1 [55])))) ) ) ) # ( !\i2|readdata1 [54] & ( !\mux1|Y[54]~31_combout  & ( (!\i2|readdata1 [56] & (!\mux1|Y[56]~41_combout  & (\i2|readdata1 [55] & !\mux1|Y[55]~42_combout ))) # 
// (\i2|readdata1 [56] & ((!\mux1|Y[56]~41_combout ) # ((\i2|readdata1 [55] & !\mux1|Y[55]~42_combout )))) ) ) )

	.dataa(!\i2|readdata1 [56]),
	.datab(!\mux1|Y[56]~41_combout ),
	.datac(!\i2|readdata1 [55]),
	.datad(!\mux1|Y[55]~42_combout ),
	.datae(!\i2|readdata1 [54]),
	.dataf(!\mux1|Y[54]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~38 .extended_lut = "off";
defparam \branc|LessThan1~38 .lut_mask = 64'h4D44DD4D4D444D44;
defparam \branc|LessThan1~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~44 (
// Equation(s):
// \branc|LessThan1~44_combout  = ( \i2|readdata1 [51] & ( \mux1|Y[51]~33_combout  & ( (!\i2|readdata1 [52] & (\i2|readdata1 [50] & (!\mux1|Y[50]~29_combout  & !\mux1|Y[52]~30_combout ))) # (\i2|readdata1 [52] & ((!\mux1|Y[52]~30_combout ) # ((\i2|readdata1 
// [50] & !\mux1|Y[50]~29_combout )))) ) ) ) # ( !\i2|readdata1 [51] & ( \mux1|Y[51]~33_combout  & ( (\i2|readdata1 [52] & !\mux1|Y[52]~30_combout ) ) ) ) # ( \i2|readdata1 [51] & ( !\mux1|Y[51]~33_combout  & ( (!\mux1|Y[52]~30_combout ) # (\i2|readdata1 
// [52]) ) ) ) # ( !\i2|readdata1 [51] & ( !\mux1|Y[51]~33_combout  & ( (!\i2|readdata1 [52] & (\i2|readdata1 [50] & (!\mux1|Y[50]~29_combout  & !\mux1|Y[52]~30_combout ))) # (\i2|readdata1 [52] & ((!\mux1|Y[52]~30_combout ) # ((\i2|readdata1 [50] & 
// !\mux1|Y[50]~29_combout )))) ) ) )

	.dataa(!\i2|readdata1 [50]),
	.datab(!\mux1|Y[50]~29_combout ),
	.datac(!\i2|readdata1 [52]),
	.datad(!\mux1|Y[52]~30_combout ),
	.datae(!\i2|readdata1 [51]),
	.dataf(!\mux1|Y[51]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~44 .extended_lut = "off";
defparam \branc|LessThan1~44 .lut_mask = 64'h4F04FF0F0F004F04;
defparam \branc|LessThan1~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~39 (
// Equation(s):
// \branc|LessThan1~39_combout  = ( !\branc|LessThan1~38_combout  & ( \branc|LessThan1~44_combout  & ( (!\branc|LessThan0~41_combout  & ((!\i2|readdata1 [53]) # ((!\branc|LessThan0~48_combout ) # (\mux1|Y[53]~32_combout )))) ) ) ) # ( 
// !\branc|LessThan1~38_combout  & ( !\branc|LessThan1~44_combout  & ( (!\i2|readdata1 [53]) # ((!\branc|LessThan0~48_combout ) # (\mux1|Y[53]~32_combout )) ) ) )

	.dataa(!\branc|LessThan0~41_combout ),
	.datab(!\i2|readdata1 [53]),
	.datac(!\mux1|Y[53]~32_combout ),
	.datad(!\branc|LessThan0~48_combout ),
	.datae(!\branc|LessThan1~38_combout ),
	.dataf(!\branc|LessThan1~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~39 .extended_lut = "off";
defparam \branc|LessThan1~39 .lut_mask = 64'hFFCF0000AA8A0000;
defparam \branc|LessThan1~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~52 (
// Equation(s):
// \branc|LessThan0~52_combout  = (!\branc|Equal0~36_combout  & (!\branc|Equal0~37_combout  & (!\i2|readdata1 [61] $ (\mux1|Y[61]~38_combout ))))

	.dataa(!\branc|Equal0~36_combout ),
	.datab(!\i2|readdata1 [61]),
	.datac(!\mux1|Y[61]~38_combout ),
	.datad(!\branc|Equal0~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~52 .extended_lut = "off";
defparam \branc|LessThan0~52 .lut_mask = 64'h8200820082008200;
defparam \branc|LessThan0~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~40 (
// Equation(s):
// \branc|LessThan1~40_combout  = ( \i2|readdata1 [61] & ( \mux1|Y[61]~38_combout  & ( (!\i2|readdata1 [63] & (!\mux1|Y[63]~43_combout  & (\i2|readdata1 [62] & !\mux1|Y[62]~44_combout ))) # (\i2|readdata1 [63] & ((!\mux1|Y[63]~43_combout ) # ((\i2|readdata1 
// [62] & !\mux1|Y[62]~44_combout )))) ) ) ) # ( !\i2|readdata1 [61] & ( \mux1|Y[61]~38_combout  & ( (!\i2|readdata1 [63] & (!\mux1|Y[63]~43_combout  & (\i2|readdata1 [62] & !\mux1|Y[62]~44_combout ))) # (\i2|readdata1 [63] & ((!\mux1|Y[63]~43_combout ) # 
// ((\i2|readdata1 [62] & !\mux1|Y[62]~44_combout )))) ) ) ) # ( \i2|readdata1 [61] & ( !\mux1|Y[61]~38_combout  & ( (!\i2|readdata1 [63] & (!\mux1|Y[63]~43_combout  & ((!\mux1|Y[62]~44_combout ) # (\i2|readdata1 [62])))) # (\i2|readdata1 [63] & 
// ((!\mux1|Y[63]~43_combout ) # ((!\mux1|Y[62]~44_combout ) # (\i2|readdata1 [62])))) ) ) ) # ( !\i2|readdata1 [61] & ( !\mux1|Y[61]~38_combout  & ( (!\i2|readdata1 [63] & (!\mux1|Y[63]~43_combout  & (\i2|readdata1 [62] & !\mux1|Y[62]~44_combout ))) # 
// (\i2|readdata1 [63] & ((!\mux1|Y[63]~43_combout ) # ((\i2|readdata1 [62] & !\mux1|Y[62]~44_combout )))) ) ) )

	.dataa(!\i2|readdata1 [63]),
	.datab(!\mux1|Y[63]~43_combout ),
	.datac(!\i2|readdata1 [62]),
	.datad(!\mux1|Y[62]~44_combout ),
	.datae(!\i2|readdata1 [61]),
	.dataf(!\mux1|Y[61]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~40 .extended_lut = "off";
defparam \branc|LessThan1~40 .lut_mask = 64'h4D44DD4D4D444D44;
defparam \branc|LessThan1~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~45 (
// Equation(s):
// \branc|LessThan1~45_combout  = ( \i2|readdata1 [58] & ( \mux1|Y[58]~40_combout  & ( (!\i2|readdata1 [59] & (\i2|readdata1 [57] & (!\mux1|Y[57]~36_combout  & !\mux1|Y[59]~37_combout ))) # (\i2|readdata1 [59] & ((!\mux1|Y[59]~37_combout ) # ((\i2|readdata1 
// [57] & !\mux1|Y[57]~36_combout )))) ) ) ) # ( !\i2|readdata1 [58] & ( \mux1|Y[58]~40_combout  & ( (\i2|readdata1 [59] & !\mux1|Y[59]~37_combout ) ) ) ) # ( \i2|readdata1 [58] & ( !\mux1|Y[58]~40_combout  & ( (!\mux1|Y[59]~37_combout ) # (\i2|readdata1 
// [59]) ) ) ) # ( !\i2|readdata1 [58] & ( !\mux1|Y[58]~40_combout  & ( (!\i2|readdata1 [59] & (\i2|readdata1 [57] & (!\mux1|Y[57]~36_combout  & !\mux1|Y[59]~37_combout ))) # (\i2|readdata1 [59] & ((!\mux1|Y[59]~37_combout ) # ((\i2|readdata1 [57] & 
// !\mux1|Y[57]~36_combout )))) ) ) )

	.dataa(!\i2|readdata1 [57]),
	.datab(!\mux1|Y[57]~36_combout ),
	.datac(!\i2|readdata1 [59]),
	.datad(!\mux1|Y[59]~37_combout ),
	.datae(!\i2|readdata1 [58]),
	.dataf(!\mux1|Y[58]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~45 .extended_lut = "off";
defparam \branc|LessThan1~45 .lut_mask = 64'h4F04FF0F0F004F04;
defparam \branc|LessThan1~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~41 (
// Equation(s):
// \branc|LessThan1~41_combout  = ( !\branc|LessThan1~40_combout  & ( \branc|LessThan1~45_combout  & ( (!\branc|LessThan0~46_combout  & ((!\i2|readdata1 [60]) # ((!\branc|LessThan0~52_combout ) # (\mux1|Y[60]~39_combout )))) ) ) ) # ( 
// !\branc|LessThan1~40_combout  & ( !\branc|LessThan1~45_combout  & ( (!\i2|readdata1 [60]) # ((!\branc|LessThan0~52_combout ) # (\mux1|Y[60]~39_combout )) ) ) )

	.dataa(!\branc|LessThan0~46_combout ),
	.datab(!\i2|readdata1 [60]),
	.datac(!\mux1|Y[60]~39_combout ),
	.datad(!\branc|LessThan0~52_combout ),
	.datae(!\branc|LessThan1~40_combout ),
	.dataf(!\branc|LessThan1~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~41 .extended_lut = "off";
defparam \branc|LessThan1~41 .lut_mask = 64'hFFCF0000AA8A0000;
defparam \branc|LessThan1~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~42 (
// Equation(s):
// \branc|LessThan1~42_combout  = ( \branc|LessThan1~39_combout  & ( \branc|LessThan1~41_combout  & ( (\branc|Equal0~35_combout  & (\branc|Equal0~38_combout  & ((!\branc|LessThan1~37_combout ) # (\branc|LessThan1~35_combout )))) ) ) ) # ( 
// !\branc|LessThan1~39_combout  & ( \branc|LessThan1~41_combout  & ( \branc|Equal0~38_combout  ) ) ) # ( \branc|LessThan1~39_combout  & ( !\branc|LessThan1~41_combout  ) ) # ( !\branc|LessThan1~39_combout  & ( !\branc|LessThan1~41_combout  ) )

	.dataa(!\branc|Equal0~35_combout ),
	.datab(!\branc|Equal0~38_combout ),
	.datac(!\branc|LessThan1~35_combout ),
	.datad(!\branc|LessThan1~37_combout ),
	.datae(!\branc|LessThan1~39_combout ),
	.dataf(!\branc|LessThan1~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~42 .extended_lut = "off";
defparam \branc|LessThan1~42 .lut_mask = 64'hFFFFFFFF33331101;
defparam \branc|LessThan1~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~8 (
// Equation(s):
// \branc|Equal0~8_combout  = ( \mux1|Y[2]~7_combout  & ( \mux1|Y[2]~8_combout  & ( (\i2|readdata1 [2] & (!\i2|readdata1 [3] $ (((\mux1|Y[3]~6_combout ) # (\mux1|Y[3]~5_combout ))))) ) ) ) # ( !\mux1|Y[2]~7_combout  & ( \mux1|Y[2]~8_combout  & ( 
// (\i2|readdata1 [2] & (!\i2|readdata1 [3] $ (((\mux1|Y[3]~6_combout ) # (\mux1|Y[3]~5_combout ))))) ) ) ) # ( \mux1|Y[2]~7_combout  & ( !\mux1|Y[2]~8_combout  & ( (\i2|readdata1 [2] & (!\i2|readdata1 [3] $ (((\mux1|Y[3]~6_combout ) # (\mux1|Y[3]~5_combout 
// ))))) ) ) ) # ( !\mux1|Y[2]~7_combout  & ( !\mux1|Y[2]~8_combout  & ( (!\i2|readdata1 [2] & (!\i2|readdata1 [3] $ (((\mux1|Y[3]~6_combout ) # (\mux1|Y[3]~5_combout ))))) ) ) )

	.dataa(!\i2|readdata1 [3]),
	.datab(!\mux1|Y[3]~5_combout ),
	.datac(!\mux1|Y[3]~6_combout ),
	.datad(!\i2|readdata1 [2]),
	.datae(!\mux1|Y[2]~7_combout ),
	.dataf(!\mux1|Y[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~8 .extended_lut = "off";
defparam \branc|Equal0~8 .lut_mask = 64'h9500009500950095;
defparam \branc|Equal0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~40 (
// Equation(s):
// \branc|Equal0~40_combout  = (!\i2|readdata1 [1] & (!\mux1|Y[1]~120_combout  & (!\i2|readdata1 [0] $ (\mux1|Y[0]~116_combout )))) # (\i2|readdata1 [1] & (\mux1|Y[1]~120_combout  & (!\i2|readdata1 [0] $ (\mux1|Y[0]~116_combout ))))

	.dataa(!\i2|readdata1 [1]),
	.datab(!\mux1|Y[1]~120_combout ),
	.datac(!\i2|readdata1 [0]),
	.datad(!\mux1|Y[0]~116_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~40 .extended_lut = "off";
defparam \branc|Equal0~40 .lut_mask = 64'h9009900990099009;
defparam \branc|Equal0~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~41 (
// Equation(s):
// \branc|Equal0~41_combout  = (\branc|Equal0~8_combout  & (\branc|Equal0~7_combout  & (\branc|Equal0~18_combout  & \branc|Equal0~40_combout )))

	.dataa(!\branc|Equal0~8_combout ),
	.datab(!\branc|Equal0~7_combout ),
	.datac(!\branc|Equal0~18_combout ),
	.datad(!\branc|Equal0~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~41 .extended_lut = "off";
defparam \branc|Equal0~41 .lut_mask = 64'h0001000100010001;
defparam \branc|Equal0~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Equal0~42 (
// Equation(s):
// \branc|Equal0~42_combout  = ( \branc|Equal0~41_combout  & ( (\branc|Equal0~24_combout  & (\branc|Equal0~28_combout  & (\branc|Equal0~32_combout  & \branc|Equal0~3_combout ))) ) )

	.dataa(!\branc|Equal0~24_combout ),
	.datab(!\branc|Equal0~28_combout ),
	.datac(!\branc|Equal0~32_combout ),
	.datad(!\branc|Equal0~3_combout ),
	.datae(!\branc|Equal0~41_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Equal0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Equal0~42 .extended_lut = "off";
defparam \branc|Equal0~42 .lut_mask = 64'h0000000100000001;
defparam \branc|Equal0~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Mux0~0 (
// Equation(s):
// \branc|Mux0~0_combout  = ( \branc|Equal0~42_combout  & ( \ac|Decoder0~0_combout  & ( !\i2|funct4_out [0] $ (((!\branc|Equal0~35_combout ) # ((!\branc|Equal0~38_combout ) # (!\branc|Equal0~39_combout )))) ) ) ) # ( !\branc|Equal0~42_combout  & ( 
// \ac|Decoder0~0_combout  & ( \i2|funct4_out [0] ) ) )

	.dataa(!\branc|Equal0~35_combout ),
	.datab(!\branc|Equal0~38_combout ),
	.datac(!\i2|funct4_out [0]),
	.datad(!\branc|Equal0~39_combout ),
	.datae(!\branc|Equal0~42_combout ),
	.dataf(!\ac|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Mux0~0 .extended_lut = "off";
defparam \branc|Mux0~0 .lut_mask = 64'h000000000F0F0F1E;
defparam \branc|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan1~1 (
// Equation(s):
// \branc|LessThan1~1_combout  = (\branc|LessThan1~0_combout  & !\branc|Equal0~4_combout )

	.dataa(!\branc|LessThan1~0_combout ),
	.datab(!\branc|Equal0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan1~1 .extended_lut = "off";
defparam \branc|LessThan1~1 .lut_mask = 64'h4444444444444444;
defparam \branc|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~1 (
// Equation(s):
// \branc|LessThan0~1_combout  = ( \mux1|Y[2]~7_combout  & ( \mux1|Y[2]~8_combout  & ( (!\i2|readdata1 [3] & (!\mux1|Y[3]~5_combout  & (!\mux1|Y[3]~6_combout  & \i2|readdata1 [2]))) # (\i2|readdata1 [3] & (((!\mux1|Y[3]~5_combout  & !\mux1|Y[3]~6_combout )) 
// # (\i2|readdata1 [2]))) ) ) ) # ( !\mux1|Y[2]~7_combout  & ( \mux1|Y[2]~8_combout  & ( (!\i2|readdata1 [3] & (!\mux1|Y[3]~5_combout  & (!\mux1|Y[3]~6_combout  & \i2|readdata1 [2]))) # (\i2|readdata1 [3] & (((!\mux1|Y[3]~5_combout  & !\mux1|Y[3]~6_combout 
// )) # (\i2|readdata1 [2]))) ) ) ) # ( \mux1|Y[2]~7_combout  & ( !\mux1|Y[2]~8_combout  & ( (!\i2|readdata1 [3] & (!\mux1|Y[3]~5_combout  & (!\mux1|Y[3]~6_combout  & \i2|readdata1 [2]))) # (\i2|readdata1 [3] & (((!\mux1|Y[3]~5_combout  & 
// !\mux1|Y[3]~6_combout )) # (\i2|readdata1 [2]))) ) ) ) # ( !\mux1|Y[2]~7_combout  & ( !\mux1|Y[2]~8_combout  & ( ((!\mux1|Y[3]~5_combout  & !\mux1|Y[3]~6_combout )) # (\i2|readdata1 [3]) ) ) )

	.dataa(!\i2|readdata1 [3]),
	.datab(!\mux1|Y[3]~5_combout ),
	.datac(!\mux1|Y[3]~6_combout ),
	.datad(!\i2|readdata1 [2]),
	.datae(!\mux1|Y[2]~7_combout ),
	.dataf(!\mux1|Y[2]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~1 .extended_lut = "off";
defparam \branc|LessThan0~1 .lut_mask = 64'hD5D540D540D540D5;
defparam \branc|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~2 (
// Equation(s):
// \branc|LessThan0~2_combout  = ( \branc|Equal0~8_combout  & ( \branc|LessThan0~1_combout  & ( (!\i2|readdata1 [1] & (!\mux1|Y[1]~120_combout  & ((!\mux1|Y[0]~116_combout ) # (\i2|readdata1 [0])))) # (\i2|readdata1 [1] & ((!\mux1|Y[1]~120_combout ) # 
// ((!\mux1|Y[0]~116_combout ) # (\i2|readdata1 [0])))) ) ) ) # ( !\branc|Equal0~8_combout  & ( \branc|LessThan0~1_combout  ) )

	.dataa(!\i2|readdata1 [1]),
	.datab(!\mux1|Y[1]~120_combout ),
	.datac(!\i2|readdata1 [0]),
	.datad(!\mux1|Y[0]~116_combout ),
	.datae(!\branc|Equal0~8_combout ),
	.dataf(!\branc|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~2 .extended_lut = "off";
defparam \branc|LessThan0~2 .lut_mask = 64'h00000000FFFFDD4D;
defparam \branc|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~3 (
// Equation(s):
// \branc|LessThan0~3_combout  = ( \mux1|Y[4]~124_combout  & ( !\branc|Equal0~6_combout  & ( (!\branc|Equal0~5_combout  & (!\i2|readdata1 [4] & (!\i2|readdata1 [6] $ (\mux1|Y[6]~128_combout )))) ) ) )

	.dataa(!\i2|readdata1 [6]),
	.datab(!\branc|Equal0~5_combout ),
	.datac(!\mux1|Y[6]~128_combout ),
	.datad(!\i2|readdata1 [4]),
	.datae(!\mux1|Y[4]~124_combout ),
	.dataf(!\branc|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~3 .extended_lut = "off";
defparam \branc|LessThan0~3 .lut_mask = 64'h0000840000000000;
defparam \branc|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~4 (
// Equation(s):
// \branc|LessThan0~4_combout  = ( \i2|readdata1 [5] & ( \mux1|Y[5]~108_combout  & ( (!\i2|readdata1 [7] & (((!\i2|readdata1 [6] & \mux1|Y[6]~128_combout )) # (\mux1|Y[7]~112_combout ))) # (\i2|readdata1 [7] & (\mux1|Y[7]~112_combout  & (!\i2|readdata1 [6] & 
// \mux1|Y[6]~128_combout ))) ) ) ) # ( !\i2|readdata1 [5] & ( \mux1|Y[5]~108_combout  & ( (!\i2|readdata1 [7] & (((!\i2|readdata1 [6]) # (\mux1|Y[6]~128_combout )) # (\mux1|Y[7]~112_combout ))) # (\i2|readdata1 [7] & (\mux1|Y[7]~112_combout  & 
// ((!\i2|readdata1 [6]) # (\mux1|Y[6]~128_combout )))) ) ) ) # ( \i2|readdata1 [5] & ( !\mux1|Y[5]~108_combout  & ( (!\i2|readdata1 [7] & (((!\i2|readdata1 [6] & \mux1|Y[6]~128_combout )) # (\mux1|Y[7]~112_combout ))) # (\i2|readdata1 [7] & 
// (\mux1|Y[7]~112_combout  & (!\i2|readdata1 [6] & \mux1|Y[6]~128_combout ))) ) ) ) # ( !\i2|readdata1 [5] & ( !\mux1|Y[5]~108_combout  & ( (!\i2|readdata1 [7] & (((!\i2|readdata1 [6] & \mux1|Y[6]~128_combout )) # (\mux1|Y[7]~112_combout ))) # 
// (\i2|readdata1 [7] & (\mux1|Y[7]~112_combout  & (!\i2|readdata1 [6] & \mux1|Y[6]~128_combout ))) ) ) )

	.dataa(!\i2|readdata1 [7]),
	.datab(!\mux1|Y[7]~112_combout ),
	.datac(!\i2|readdata1 [6]),
	.datad(!\mux1|Y[6]~128_combout ),
	.datae(!\i2|readdata1 [5]),
	.dataf(!\mux1|Y[5]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~4 .extended_lut = "off";
defparam \branc|LessThan0~4 .lut_mask = 64'h22B222B2B2BB22B2;
defparam \branc|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~5 (
// Equation(s):
// \branc|LessThan0~5_combout  = (!\branc|Equal0~9_combout  & (!\branc|Equal0~10_combout  & (!\branc|Equal0~11_combout  & !\branc|Equal0~12_combout )))

	.dataa(!\branc|Equal0~9_combout ),
	.datab(!\branc|Equal0~10_combout ),
	.datac(!\branc|Equal0~11_combout ),
	.datad(!\branc|Equal0~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~5 .extended_lut = "off";
defparam \branc|LessThan0~5 .lut_mask = 64'h8000800080008000;
defparam \branc|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~6 (
// Equation(s):
// \branc|LessThan0~6_combout  = (!\i2|readdata1 [8] & ((!\i2|Alusrc~q  & ((\m2|Mux55~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [8]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|readdata1 [8]),
	.datac(!\i2|imm_data [8]),
	.datad(!\m2|Mux55~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~6 .extended_lut = "off";
defparam \branc|LessThan0~6 .lut_mask = 64'h048C048C048C048C;
defparam \branc|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[11]~9 (
// Equation(s):
// \mux1|Y[11]~9_combout  = (\i2|Alusrc~q  & \i2|imm_data [11])

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[11]~9 .extended_lut = "off";
defparam \mux1|Y[11]~9 .lut_mask = 64'h1111111111111111;
defparam \mux1|Y[11]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[11]~10 (
// Equation(s):
// \mux1|Y[11]~10_combout  = ( \i2|readdata2 [11] & ( \i3|result_out_alu [11] & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~5_combout ) # (\m2|Mux46~4_combout )) # (\mux3|Y[11]~11_combout ))) ) ) ) # ( !\i2|readdata2 [11] & ( \i3|result_out_alu [11] & ( (!\i2|Alusrc~q 
//  & (!\m2|Mux46~4_combout  & ((!\m2|Mux46~5_combout ) # (\mux3|Y[11]~11_combout )))) ) ) ) # ( \i2|readdata2 [11] & ( !\i3|result_out_alu [11] & ( (!\i2|Alusrc~q  & (((\mux3|Y[11]~11_combout  & \m2|Mux46~5_combout )) # (\m2|Mux46~4_combout ))) ) ) ) # ( 
// !\i2|readdata2 [11] & ( !\i3|result_out_alu [11] & ( (\mux3|Y[11]~11_combout  & (!\i2|Alusrc~q  & (!\m2|Mux46~4_combout  & \m2|Mux46~5_combout ))) ) ) )

	.dataa(!\mux3|Y[11]~11_combout ),
	.datab(!\i2|Alusrc~q ),
	.datac(!\m2|Mux46~4_combout ),
	.datad(!\m2|Mux46~5_combout ),
	.datae(!\i2|readdata2 [11]),
	.dataf(!\i3|result_out_alu [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[11]~10 .extended_lut = "off";
defparam \mux1|Y[11]~10 .lut_mask = 64'h00400C4CC040CC4C;
defparam \mux1|Y[11]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[10]~11 (
// Equation(s):
// \mux1|Y[10]~11_combout  = (\i2|Alusrc~q  & \i2|imm_data [10])

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[10]~11 .extended_lut = "off";
defparam \mux1|Y[10]~11 .lut_mask = 64'h1111111111111111;
defparam \mux1|Y[10]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \mux1|Y[10]~12 (
// Equation(s):
// \mux1|Y[10]~12_combout  = ( \i2|readdata2 [10] & ( \i3|result_out_alu [10] & ( (!\i2|Alusrc~q  & (((!\m2|Mux46~5_combout ) # (\m2|Mux46~4_combout )) # (\mux3|Y[10]~10_combout ))) ) ) ) # ( !\i2|readdata2 [10] & ( \i3|result_out_alu [10] & ( (!\i2|Alusrc~q 
//  & (!\m2|Mux46~4_combout  & ((!\m2|Mux46~5_combout ) # (\mux3|Y[10]~10_combout )))) ) ) ) # ( \i2|readdata2 [10] & ( !\i3|result_out_alu [10] & ( (!\i2|Alusrc~q  & (((\mux3|Y[10]~10_combout  & \m2|Mux46~5_combout )) # (\m2|Mux46~4_combout ))) ) ) ) # ( 
// !\i2|readdata2 [10] & ( !\i3|result_out_alu [10] & ( (\mux3|Y[10]~10_combout  & (!\i2|Alusrc~q  & (!\m2|Mux46~4_combout  & \m2|Mux46~5_combout ))) ) ) )

	.dataa(!\mux3|Y[10]~10_combout ),
	.datab(!\i2|Alusrc~q ),
	.datac(!\m2|Mux46~4_combout ),
	.datad(!\m2|Mux46~5_combout ),
	.datae(!\i2|readdata2 [10]),
	.dataf(!\i3|result_out_alu [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux1|Y[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux1|Y[10]~12 .extended_lut = "off";
defparam \mux1|Y[10]~12 .lut_mask = 64'h00400C4CC040CC4C;
defparam \mux1|Y[10]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~7 (
// Equation(s):
// \branc|LessThan0~7_combout  = ( \mux1|Y[10]~11_combout  & ( \mux1|Y[10]~12_combout  & ( (!\i2|readdata1 [11] & (!\mux1|Y[11]~9_combout  & (!\mux1|Y[11]~10_combout  & \i2|readdata1 [10]))) # (\i2|readdata1 [11] & (((!\mux1|Y[11]~9_combout  & 
// !\mux1|Y[11]~10_combout )) # (\i2|readdata1 [10]))) ) ) ) # ( !\mux1|Y[10]~11_combout  & ( \mux1|Y[10]~12_combout  & ( (!\i2|readdata1 [11] & (!\mux1|Y[11]~9_combout  & (!\mux1|Y[11]~10_combout  & \i2|readdata1 [10]))) # (\i2|readdata1 [11] & 
// (((!\mux1|Y[11]~9_combout  & !\mux1|Y[11]~10_combout )) # (\i2|readdata1 [10]))) ) ) ) # ( \mux1|Y[10]~11_combout  & ( !\mux1|Y[10]~12_combout  & ( (!\i2|readdata1 [11] & (!\mux1|Y[11]~9_combout  & (!\mux1|Y[11]~10_combout  & \i2|readdata1 [10]))) # 
// (\i2|readdata1 [11] & (((!\mux1|Y[11]~9_combout  & !\mux1|Y[11]~10_combout )) # (\i2|readdata1 [10]))) ) ) ) # ( !\mux1|Y[10]~11_combout  & ( !\mux1|Y[10]~12_combout  & ( ((!\mux1|Y[11]~9_combout  & !\mux1|Y[11]~10_combout )) # (\i2|readdata1 [11]) ) ) )

	.dataa(!\mux1|Y[11]~9_combout ),
	.datab(!\i2|readdata1 [11]),
	.datac(!\mux1|Y[11]~10_combout ),
	.datad(!\i2|readdata1 [10]),
	.datae(!\mux1|Y[10]~11_combout ),
	.dataf(!\mux1|Y[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~7 .extended_lut = "off";
defparam \branc|LessThan0~7 .lut_mask = 64'hB3B320B320B320B3;
defparam \branc|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~8 (
// Equation(s):
// \branc|LessThan0~8_combout  = ( \branc|LessThan0~6_combout  & ( \branc|LessThan0~7_combout  & ( (((\i2|readdata1 [9] & !\mux1|Y[9]~104_combout )) # (\branc|Equal0~10_combout )) # (\branc|Equal0~9_combout ) ) ) ) # ( !\branc|LessThan0~6_combout  & ( 
// \branc|LessThan0~7_combout  & ( (((!\mux1|Y[9]~104_combout ) # (\branc|Equal0~10_combout )) # (\i2|readdata1 [9])) # (\branc|Equal0~9_combout ) ) ) )

	.dataa(!\branc|Equal0~9_combout ),
	.datab(!\i2|readdata1 [9]),
	.datac(!\mux1|Y[9]~104_combout ),
	.datad(!\branc|Equal0~10_combout ),
	.datae(!\branc|LessThan0~6_combout ),
	.dataf(!\branc|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~8 .extended_lut = "off";
defparam \branc|LessThan0~8 .lut_mask = 64'h00000000F7FF75FF;
defparam \branc|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~9 (
// Equation(s):
// \branc|LessThan0~9_combout  = ( \branc|LessThan0~5_combout  & ( \branc|LessThan0~8_combout  & ( (!\branc|LessThan0~3_combout  & (!\branc|LessThan0~4_combout  & ((!\branc|Equal0~7_combout ) # (\branc|LessThan0~2_combout )))) ) ) ) # ( 
// !\branc|LessThan0~5_combout  & ( \branc|LessThan0~8_combout  ) )

	.dataa(!\branc|Equal0~7_combout ),
	.datab(!\branc|LessThan0~2_combout ),
	.datac(!\branc|LessThan0~3_combout ),
	.datad(!\branc|LessThan0~4_combout ),
	.datae(!\branc|LessThan0~5_combout ),
	.dataf(!\branc|LessThan0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~9 .extended_lut = "off";
defparam \branc|LessThan0~9 .lut_mask = 64'h00000000FFFFB000;
defparam \branc|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~11 (
// Equation(s):
// \branc|LessThan0~11_combout  = ( \i2|readdata1 [12] & ( \mux1|Y[12]~100_combout  & ( (!\i2|readdata1 [14] & (((!\i2|readdata1 [13] & \mux1|Y[13]~14_combout )) # (\mux1|Y[14]~13_combout ))) # (\i2|readdata1 [14] & (\mux1|Y[14]~13_combout  & (!\i2|readdata1 
// [13] & \mux1|Y[13]~14_combout ))) ) ) ) # ( !\i2|readdata1 [12] & ( \mux1|Y[12]~100_combout  & ( (!\i2|readdata1 [14] & (((!\i2|readdata1 [13]) # (\mux1|Y[13]~14_combout )) # (\mux1|Y[14]~13_combout ))) # (\i2|readdata1 [14] & (\mux1|Y[14]~13_combout  & 
// ((!\i2|readdata1 [13]) # (\mux1|Y[13]~14_combout )))) ) ) ) # ( \i2|readdata1 [12] & ( !\mux1|Y[12]~100_combout  & ( (!\i2|readdata1 [14] & (((!\i2|readdata1 [13] & \mux1|Y[13]~14_combout )) # (\mux1|Y[14]~13_combout ))) # (\i2|readdata1 [14] & 
// (\mux1|Y[14]~13_combout  & (!\i2|readdata1 [13] & \mux1|Y[13]~14_combout ))) ) ) ) # ( !\i2|readdata1 [12] & ( !\mux1|Y[12]~100_combout  & ( (!\i2|readdata1 [14] & (((!\i2|readdata1 [13] & \mux1|Y[13]~14_combout )) # (\mux1|Y[14]~13_combout ))) # 
// (\i2|readdata1 [14] & (\mux1|Y[14]~13_combout  & (!\i2|readdata1 [13] & \mux1|Y[13]~14_combout ))) ) ) )

	.dataa(!\i2|readdata1 [14]),
	.datab(!\mux1|Y[14]~13_combout ),
	.datac(!\i2|readdata1 [13]),
	.datad(!\mux1|Y[13]~14_combout ),
	.datae(!\i2|readdata1 [12]),
	.dataf(!\mux1|Y[12]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~11 .extended_lut = "off";
defparam \branc|LessThan0~11 .lut_mask = 64'h22B222B2B2BB22B2;
defparam \branc|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~14 (
// Equation(s):
// \branc|LessThan0~14_combout  = (\branc|LessThan0~10_combout  & (!\i2|readdata1 [18] & (\mux1|Y[18]~96_combout  & !\branc|Equal0~13_combout )))

	.dataa(!\branc|LessThan0~10_combout ),
	.datab(!\i2|readdata1 [18]),
	.datac(!\mux1|Y[18]~96_combout ),
	.datad(!\branc|Equal0~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~14 .extended_lut = "off";
defparam \branc|LessThan0~14 .lut_mask = 64'h0400040004000400;
defparam \branc|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~15 (
// Equation(s):
// \branc|LessThan0~15_combout  = ( \i2|readdata1 [19] & ( \mux1|Y[19]~84_combout  & ( (!\i2|readdata1 [21] & (((!\i2|readdata1 [20] & \mux1|Y[20]~88_combout )) # (\mux1|Y[21]~92_combout ))) # (\i2|readdata1 [21] & (\mux1|Y[21]~92_combout  & (!\i2|readdata1 
// [20] & \mux1|Y[20]~88_combout ))) ) ) ) # ( !\i2|readdata1 [19] & ( \mux1|Y[19]~84_combout  & ( (!\i2|readdata1 [21] & (((!\i2|readdata1 [20]) # (\mux1|Y[20]~88_combout )) # (\mux1|Y[21]~92_combout ))) # (\i2|readdata1 [21] & (\mux1|Y[21]~92_combout  & 
// ((!\i2|readdata1 [20]) # (\mux1|Y[20]~88_combout )))) ) ) ) # ( \i2|readdata1 [19] & ( !\mux1|Y[19]~84_combout  & ( (!\i2|readdata1 [21] & (((!\i2|readdata1 [20] & \mux1|Y[20]~88_combout )) # (\mux1|Y[21]~92_combout ))) # (\i2|readdata1 [21] & 
// (\mux1|Y[21]~92_combout  & (!\i2|readdata1 [20] & \mux1|Y[20]~88_combout ))) ) ) ) # ( !\i2|readdata1 [19] & ( !\mux1|Y[19]~84_combout  & ( (!\i2|readdata1 [21] & (((!\i2|readdata1 [20] & \mux1|Y[20]~88_combout )) # (\mux1|Y[21]~92_combout ))) # 
// (\i2|readdata1 [21] & (\mux1|Y[21]~92_combout  & (!\i2|readdata1 [20] & \mux1|Y[20]~88_combout ))) ) ) )

	.dataa(!\i2|readdata1 [21]),
	.datab(!\mux1|Y[21]~92_combout ),
	.datac(!\i2|readdata1 [20]),
	.datad(!\mux1|Y[20]~88_combout ),
	.datae(!\i2|readdata1 [19]),
	.dataf(!\mux1|Y[19]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~15 .extended_lut = "off";
defparam \branc|LessThan0~15 .lut_mask = 64'h22B222B2B2BB22B2;
defparam \branc|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~16 (
// Equation(s):
// \branc|LessThan0~16_combout  = (!\i2|readdata1 [16] & ((!\i2|Alusrc~q  & ((\m2|Mux47~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [16]),
	.datad(!\m2|Mux47~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~16 .extended_lut = "off";
defparam \branc|LessThan0~16 .lut_mask = 64'h10B010B010B010B0;
defparam \branc|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~17 (
// Equation(s):
// \branc|LessThan0~17_combout  = ( !\branc|Equal0~14_combout  & ( \branc|LessThan0~16_combout  & ( (\branc|LessThan0~10_combout  & (!\branc|Equal0~13_combout  & ((!\i2|readdata1 [17]) # (\mux1|Y[17]~80_combout )))) ) ) ) # ( !\branc|Equal0~14_combout  & ( 
// !\branc|LessThan0~16_combout  & ( (\branc|LessThan0~10_combout  & (!\branc|Equal0~13_combout  & (!\i2|readdata1 [17] & \mux1|Y[17]~80_combout ))) ) ) )

	.dataa(!\branc|LessThan0~10_combout ),
	.datab(!\branc|Equal0~13_combout ),
	.datac(!\i2|readdata1 [17]),
	.datad(!\mux1|Y[17]~80_combout ),
	.datae(!\branc|Equal0~14_combout ),
	.dataf(!\branc|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~17 .extended_lut = "off";
defparam \branc|LessThan0~17 .lut_mask = 64'h0040000040440000;
defparam \branc|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~18 (
// Equation(s):
// \branc|LessThan0~18_combout  = ( !\branc|LessThan0~15_combout  & ( !\branc|LessThan0~17_combout  & ( (!\branc|LessThan0~14_combout  & (((!\mux1|Y[15]~15_combout ) # (!\branc|LessThan0~13_combout )) # (\i2|readdata1 [15]))) ) ) )

	.dataa(!\i2|readdata1 [15]),
	.datab(!\mux1|Y[15]~15_combout ),
	.datac(!\branc|LessThan0~13_combout ),
	.datad(!\branc|LessThan0~14_combout ),
	.datae(!\branc|LessThan0~15_combout ),
	.dataf(!\branc|LessThan0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~18 .extended_lut = "off";
defparam \branc|LessThan0~18 .lut_mask = 64'hFD00000000000000;
defparam \branc|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~19 (
// Equation(s):
// \branc|LessThan0~19_combout  = ( \branc|Equal0~24_combout  & ( \branc|LessThan0~18_combout  & ( (\branc|Equal0~18_combout  & (((\branc|LessThan1~1_combout  & !\branc|LessThan0~9_combout )) # (\branc|LessThan0~11_combout ))) ) ) ) # ( 
// \branc|Equal0~24_combout  & ( !\branc|LessThan0~18_combout  ) )

	.dataa(!\branc|LessThan1~1_combout ),
	.datab(!\branc|LessThan0~9_combout ),
	.datac(!\branc|Equal0~18_combout ),
	.datad(!\branc|LessThan0~11_combout ),
	.datae(!\branc|Equal0~24_combout ),
	.dataf(!\branc|LessThan0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~19 .extended_lut = "off";
defparam \branc|LessThan0~19 .lut_mask = 64'h0000FFFF0000040F;
defparam \branc|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~23 (
// Equation(s):
// \branc|LessThan0~23_combout  = (\branc|LessThan0~12_combout  & (!\i2|readdata1 [25] & (\mux1|Y[25]~76_combout  & !\branc|Equal0~19_combout )))

	.dataa(!\branc|LessThan0~12_combout ),
	.datab(!\i2|readdata1 [25]),
	.datac(!\mux1|Y[25]~76_combout ),
	.datad(!\branc|Equal0~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~23 .extended_lut = "off";
defparam \branc|LessThan0~23 .lut_mask = 64'h0400040004000400;
defparam \branc|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~24 (
// Equation(s):
// \branc|LessThan0~24_combout  = ( \i2|readdata1 [26] & ( \mux1|Y[26]~64_combout  & ( (!\i2|readdata1 [28] & (((!\i2|readdata1 [27] & \mux1|Y[27]~68_combout )) # (\mux1|Y[28]~72_combout ))) # (\i2|readdata1 [28] & (\mux1|Y[28]~72_combout  & (!\i2|readdata1 
// [27] & \mux1|Y[27]~68_combout ))) ) ) ) # ( !\i2|readdata1 [26] & ( \mux1|Y[26]~64_combout  & ( (!\i2|readdata1 [28] & (((!\i2|readdata1 [27]) # (\mux1|Y[27]~68_combout )) # (\mux1|Y[28]~72_combout ))) # (\i2|readdata1 [28] & (\mux1|Y[28]~72_combout  & 
// ((!\i2|readdata1 [27]) # (\mux1|Y[27]~68_combout )))) ) ) ) # ( \i2|readdata1 [26] & ( !\mux1|Y[26]~64_combout  & ( (!\i2|readdata1 [28] & (((!\i2|readdata1 [27] & \mux1|Y[27]~68_combout )) # (\mux1|Y[28]~72_combout ))) # (\i2|readdata1 [28] & 
// (\mux1|Y[28]~72_combout  & (!\i2|readdata1 [27] & \mux1|Y[27]~68_combout ))) ) ) ) # ( !\i2|readdata1 [26] & ( !\mux1|Y[26]~64_combout  & ( (!\i2|readdata1 [28] & (((!\i2|readdata1 [27] & \mux1|Y[27]~68_combout )) # (\mux1|Y[28]~72_combout ))) # 
// (\i2|readdata1 [28] & (\mux1|Y[28]~72_combout  & (!\i2|readdata1 [27] & \mux1|Y[27]~68_combout ))) ) ) )

	.dataa(!\i2|readdata1 [28]),
	.datab(!\mux1|Y[28]~72_combout ),
	.datac(!\i2|readdata1 [27]),
	.datad(!\mux1|Y[27]~68_combout ),
	.datae(!\i2|readdata1 [26]),
	.dataf(!\mux1|Y[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~24 .extended_lut = "off";
defparam \branc|LessThan0~24 .lut_mask = 64'h22B222B2B2BB22B2;
defparam \branc|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~25 (
// Equation(s):
// \branc|LessThan0~25_combout  = (!\i2|readdata1 [23] & ((!\i2|Alusrc~q  & ((\m2|Mux40~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [23]),
	.datad(!\m2|Mux40~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~25 .extended_lut = "off";
defparam \branc|LessThan0~25 .lut_mask = 64'h10B010B010B010B0;
defparam \branc|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~26 (
// Equation(s):
// \branc|LessThan0~26_combout  = ( !\branc|Equal0~20_combout  & ( \branc|LessThan0~25_combout  & ( (\branc|LessThan0~12_combout  & (!\branc|Equal0~19_combout  & ((!\i2|readdata1 [24]) # (\mux1|Y[24]~60_combout )))) ) ) ) # ( !\branc|Equal0~20_combout  & ( 
// !\branc|LessThan0~25_combout  & ( (\branc|LessThan0~12_combout  & (!\branc|Equal0~19_combout  & (!\i2|readdata1 [24] & \mux1|Y[24]~60_combout ))) ) ) )

	.dataa(!\branc|LessThan0~12_combout ),
	.datab(!\branc|Equal0~19_combout ),
	.datac(!\i2|readdata1 [24]),
	.datad(!\mux1|Y[24]~60_combout ),
	.datae(!\branc|Equal0~20_combout ),
	.dataf(!\branc|LessThan0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~26 .extended_lut = "off";
defparam \branc|LessThan0~26 .lut_mask = 64'h0040000040440000;
defparam \branc|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~27 (
// Equation(s):
// \branc|LessThan0~27_combout  = ( !\branc|LessThan0~24_combout  & ( !\branc|LessThan0~26_combout  & ( (!\branc|LessThan0~23_combout  & (((!\mux1|Y[22]~18_combout ) # (!\branc|LessThan0~22_combout )) # (\i2|readdata1 [22]))) ) ) )

	.dataa(!\i2|readdata1 [22]),
	.datab(!\mux1|Y[22]~18_combout ),
	.datac(!\branc|LessThan0~22_combout ),
	.datad(!\branc|LessThan0~23_combout ),
	.datae(!\branc|LessThan0~24_combout ),
	.dataf(!\branc|LessThan0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~27 .extended_lut = "off";
defparam \branc|LessThan0~27 .lut_mask = 64'hFD00000000000000;
defparam \branc|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~30 (
// Equation(s):
// \branc|LessThan0~30_combout  = (\branc|LessThan0~20_combout  & (!\i2|readdata1 [32] & (\mux1|Y[32]~21_combout  & !\branc|Equal0~25_combout )))

	.dataa(!\branc|LessThan0~20_combout ),
	.datab(!\i2|readdata1 [32]),
	.datac(!\mux1|Y[32]~21_combout ),
	.datad(!\branc|Equal0~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~30 .extended_lut = "off";
defparam \branc|LessThan0~30 .lut_mask = 64'h0400040004000400;
defparam \branc|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~31 (
// Equation(s):
// \branc|LessThan0~31_combout  = ( \i2|readdata1 [33] & ( \mux1|Y[33]~24_combout  & ( (!\i2|readdata1 [35] & (((!\i2|readdata1 [34] & \mux1|Y[34]~23_combout )) # (\mux1|Y[35]~22_combout ))) # (\i2|readdata1 [35] & (\mux1|Y[35]~22_combout  & (!\i2|readdata1 
// [34] & \mux1|Y[34]~23_combout ))) ) ) ) # ( !\i2|readdata1 [33] & ( \mux1|Y[33]~24_combout  & ( (!\i2|readdata1 [35] & (((!\i2|readdata1 [34]) # (\mux1|Y[34]~23_combout )) # (\mux1|Y[35]~22_combout ))) # (\i2|readdata1 [35] & (\mux1|Y[35]~22_combout  & 
// ((!\i2|readdata1 [34]) # (\mux1|Y[34]~23_combout )))) ) ) ) # ( \i2|readdata1 [33] & ( !\mux1|Y[33]~24_combout  & ( (!\i2|readdata1 [35] & (((!\i2|readdata1 [34] & \mux1|Y[34]~23_combout )) # (\mux1|Y[35]~22_combout ))) # (\i2|readdata1 [35] & 
// (\mux1|Y[35]~22_combout  & (!\i2|readdata1 [34] & \mux1|Y[34]~23_combout ))) ) ) ) # ( !\i2|readdata1 [33] & ( !\mux1|Y[33]~24_combout  & ( (!\i2|readdata1 [35] & (((!\i2|readdata1 [34] & \mux1|Y[34]~23_combout )) # (\mux1|Y[35]~22_combout ))) # 
// (\i2|readdata1 [35] & (\mux1|Y[35]~22_combout  & (!\i2|readdata1 [34] & \mux1|Y[34]~23_combout ))) ) ) )

	.dataa(!\i2|readdata1 [35]),
	.datab(!\mux1|Y[35]~22_combout ),
	.datac(!\i2|readdata1 [34]),
	.datad(!\mux1|Y[34]~23_combout ),
	.datae(!\i2|readdata1 [33]),
	.dataf(!\mux1|Y[33]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~31 .extended_lut = "off";
defparam \branc|LessThan0~31 .lut_mask = 64'h22B222B2B2BB22B2;
defparam \branc|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~32 (
// Equation(s):
// \branc|LessThan0~32_combout  = (!\i2|readdata1 [30] & ((!\i2|Alusrc~q  & ((\m2|Mux33~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [30]),
	.datad(!\m2|Mux33~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~32 .extended_lut = "off";
defparam \branc|LessThan0~32 .lut_mask = 64'h10B010B010B010B0;
defparam \branc|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~33 (
// Equation(s):
// \branc|LessThan0~33_combout  = ( !\branc|Equal0~26_combout  & ( \branc|LessThan0~32_combout  & ( (\branc|LessThan0~20_combout  & (!\branc|Equal0~25_combout  & ((!\i2|readdata1 [31]) # (\mux1|Y[31]~17_combout )))) ) ) ) # ( !\branc|Equal0~26_combout  & ( 
// !\branc|LessThan0~32_combout  & ( (\branc|LessThan0~20_combout  & (!\branc|Equal0~25_combout  & (!\i2|readdata1 [31] & \mux1|Y[31]~17_combout ))) ) ) )

	.dataa(!\branc|LessThan0~20_combout ),
	.datab(!\branc|Equal0~25_combout ),
	.datac(!\i2|readdata1 [31]),
	.datad(!\mux1|Y[31]~17_combout ),
	.datae(!\branc|Equal0~26_combout ),
	.dataf(!\branc|LessThan0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~33 .extended_lut = "off";
defparam \branc|LessThan0~33 .lut_mask = 64'h0040000040440000;
defparam \branc|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~34 (
// Equation(s):
// \branc|LessThan0~34_combout  = ( !\branc|LessThan0~31_combout  & ( !\branc|LessThan0~33_combout  & ( (!\branc|LessThan0~30_combout  & (((!\mux1|Y[29]~16_combout ) # (!\branc|LessThan0~21_combout )) # (\i2|readdata1 [29]))) ) ) )

	.dataa(!\i2|readdata1 [29]),
	.datab(!\mux1|Y[29]~16_combout ),
	.datac(!\branc|LessThan0~21_combout ),
	.datad(!\branc|LessThan0~30_combout ),
	.datae(!\branc|LessThan0~31_combout ),
	.dataf(!\branc|LessThan0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~34 .extended_lut = "off";
defparam \branc|LessThan0~34 .lut_mask = 64'hFD00000000000000;
defparam \branc|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~35 (
// Equation(s):
// \branc|LessThan0~35_combout  = (\branc|LessThan0~28_combout  & (!\i2|readdata1 [39] & (\mux1|Y[39]~25_combout  & !\branc|Equal0~29_combout )))

	.dataa(!\branc|LessThan0~28_combout ),
	.datab(!\i2|readdata1 [39]),
	.datac(!\mux1|Y[39]~25_combout ),
	.datad(!\branc|Equal0~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~35 .extended_lut = "off";
defparam \branc|LessThan0~35 .lut_mask = 64'h0400040004000400;
defparam \branc|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~36 (
// Equation(s):
// \branc|LessThan0~36_combout  = ( \i2|readdata1 [40] & ( \mux1|Y[40]~28_combout  & ( (!\i2|readdata1 [42] & (((!\i2|readdata1 [41] & \mux1|Y[41]~27_combout )) # (\mux1|Y[42]~26_combout ))) # (\i2|readdata1 [42] & (\mux1|Y[42]~26_combout  & (!\i2|readdata1 
// [41] & \mux1|Y[41]~27_combout ))) ) ) ) # ( !\i2|readdata1 [40] & ( \mux1|Y[40]~28_combout  & ( (!\i2|readdata1 [42] & (((!\i2|readdata1 [41]) # (\mux1|Y[41]~27_combout )) # (\mux1|Y[42]~26_combout ))) # (\i2|readdata1 [42] & (\mux1|Y[42]~26_combout  & 
// ((!\i2|readdata1 [41]) # (\mux1|Y[41]~27_combout )))) ) ) ) # ( \i2|readdata1 [40] & ( !\mux1|Y[40]~28_combout  & ( (!\i2|readdata1 [42] & (((!\i2|readdata1 [41] & \mux1|Y[41]~27_combout )) # (\mux1|Y[42]~26_combout ))) # (\i2|readdata1 [42] & 
// (\mux1|Y[42]~26_combout  & (!\i2|readdata1 [41] & \mux1|Y[41]~27_combout ))) ) ) ) # ( !\i2|readdata1 [40] & ( !\mux1|Y[40]~28_combout  & ( (!\i2|readdata1 [42] & (((!\i2|readdata1 [41] & \mux1|Y[41]~27_combout )) # (\mux1|Y[42]~26_combout ))) # 
// (\i2|readdata1 [42] & (\mux1|Y[42]~26_combout  & (!\i2|readdata1 [41] & \mux1|Y[41]~27_combout ))) ) ) )

	.dataa(!\i2|readdata1 [42]),
	.datab(!\mux1|Y[42]~26_combout ),
	.datac(!\i2|readdata1 [41]),
	.datad(!\mux1|Y[41]~27_combout ),
	.datae(!\i2|readdata1 [40]),
	.dataf(!\mux1|Y[40]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~36 .extended_lut = "off";
defparam \branc|LessThan0~36 .lut_mask = 64'h22B222B2B2BB22B2;
defparam \branc|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~37 (
// Equation(s):
// \branc|LessThan0~37_combout  = (!\i2|readdata1 [37] & ((!\i2|Alusrc~q  & ((\m2|Mux26~0_combout ))) # (\i2|Alusrc~q  & (\i2|imm_data [11]))))

	.dataa(!\i2|Alusrc~q ),
	.datab(!\i2|imm_data [11]),
	.datac(!\i2|readdata1 [37]),
	.datad(!\m2|Mux26~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~37 .extended_lut = "off";
defparam \branc|LessThan0~37 .lut_mask = 64'h10B010B010B010B0;
defparam \branc|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~38 (
// Equation(s):
// \branc|LessThan0~38_combout  = ( !\branc|Equal0~30_combout  & ( \branc|LessThan0~37_combout  & ( (\branc|LessThan0~28_combout  & (!\branc|Equal0~29_combout  & ((!\i2|readdata1 [38]) # (\mux1|Y[38]~20_combout )))) ) ) ) # ( !\branc|Equal0~30_combout  & ( 
// !\branc|LessThan0~37_combout  & ( (\branc|LessThan0~28_combout  & (!\branc|Equal0~29_combout  & (!\i2|readdata1 [38] & \mux1|Y[38]~20_combout ))) ) ) )

	.dataa(!\branc|LessThan0~28_combout ),
	.datab(!\branc|Equal0~29_combout ),
	.datac(!\i2|readdata1 [38]),
	.datad(!\mux1|Y[38]~20_combout ),
	.datae(!\branc|Equal0~30_combout ),
	.dataf(!\branc|LessThan0~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~38 .extended_lut = "off";
defparam \branc|LessThan0~38 .lut_mask = 64'h0040000040440000;
defparam \branc|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~39 (
// Equation(s):
// \branc|LessThan0~39_combout  = ( !\branc|LessThan0~36_combout  & ( !\branc|LessThan0~38_combout  & ( (!\branc|LessThan0~35_combout  & (((!\mux1|Y[36]~19_combout ) # (!\branc|LessThan0~29_combout )) # (\i2|readdata1 [36]))) ) ) )

	.dataa(!\i2|readdata1 [36]),
	.datab(!\mux1|Y[36]~19_combout ),
	.datac(!\branc|LessThan0~29_combout ),
	.datad(!\branc|LessThan0~35_combout ),
	.datae(!\branc|LessThan0~36_combout ),
	.dataf(!\branc|LessThan0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~39 .extended_lut = "off";
defparam \branc|LessThan0~39 .lut_mask = 64'hFD00000000000000;
defparam \branc|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~40 (
// Equation(s):
// \branc|LessThan0~40_combout  = ( \branc|LessThan0~34_combout  & ( \branc|LessThan0~39_combout  & ( (!\branc|Equal0~28_combout ) # ((!\branc|Equal0~32_combout ) # ((!\branc|LessThan0~19_combout  & \branc|LessThan0~27_combout ))) ) ) ) # ( 
// !\branc|LessThan0~34_combout  & ( \branc|LessThan0~39_combout  & ( !\branc|Equal0~32_combout  ) ) )

	.dataa(!\branc|LessThan0~19_combout ),
	.datab(!\branc|Equal0~28_combout ),
	.datac(!\branc|LessThan0~27_combout ),
	.datad(!\branc|Equal0~32_combout ),
	.datae(!\branc|LessThan0~34_combout ),
	.dataf(!\branc|LessThan0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~40 .extended_lut = "off";
defparam \branc|LessThan0~40 .lut_mask = 64'h00000000FF00FFCE;
defparam \branc|LessThan0~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~44 (
// Equation(s):
// \branc|LessThan0~44_combout  = ( \i2|readdata1 [47] & ( \mux1|Y[47]~1_combout  & ( (!\i2|readdata1 [49] & (((!\i2|readdata1 [48] & \mux1|Y[48]~35_combout )) # (\mux1|Y[49]~34_combout ))) # (\i2|readdata1 [49] & (\mux1|Y[49]~34_combout  & (!\i2|readdata1 
// [48] & \mux1|Y[48]~35_combout ))) ) ) ) # ( !\i2|readdata1 [47] & ( \mux1|Y[47]~1_combout  & ( (!\i2|readdata1 [49] & (((!\i2|readdata1 [48]) # (\mux1|Y[48]~35_combout )) # (\mux1|Y[49]~34_combout ))) # (\i2|readdata1 [49] & (\mux1|Y[49]~34_combout  & 
// ((!\i2|readdata1 [48]) # (\mux1|Y[48]~35_combout )))) ) ) ) # ( \i2|readdata1 [47] & ( !\mux1|Y[47]~1_combout  & ( (!\i2|readdata1 [49] & (((!\i2|readdata1 [48] & \mux1|Y[48]~35_combout )) # (\mux1|Y[49]~34_combout ))) # (\i2|readdata1 [49] & 
// (\mux1|Y[49]~34_combout  & (!\i2|readdata1 [48] & \mux1|Y[48]~35_combout ))) ) ) ) # ( !\i2|readdata1 [47] & ( !\mux1|Y[47]~1_combout  & ( (!\i2|readdata1 [49] & (((!\i2|readdata1 [48] & \mux1|Y[48]~35_combout )) # (\mux1|Y[49]~34_combout ))) # 
// (\i2|readdata1 [49] & (\mux1|Y[49]~34_combout  & (!\i2|readdata1 [48] & \mux1|Y[48]~35_combout ))) ) ) )

	.dataa(!\i2|readdata1 [49]),
	.datab(!\mux1|Y[49]~34_combout ),
	.datac(!\i2|readdata1 [48]),
	.datad(!\mux1|Y[48]~35_combout ),
	.datae(!\i2|readdata1 [47]),
	.dataf(!\mux1|Y[47]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~44 .extended_lut = "off";
defparam \branc|LessThan0~44 .lut_mask = 64'h22B222B2B2BB22B2;
defparam \branc|LessThan0~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~57 (
// Equation(s):
// \branc|LessThan0~57_combout  = ( \i2|readdata1 [44] & ( \mux1|Y[44]~3_combout  & ( (!\i2|readdata1 [45] & (((!\i2|readdata1 [43] & \mux1|Y[43]~4_combout )) # (\mux1|Y[45]~0_combout ))) # (\i2|readdata1 [45] & (!\i2|readdata1 [43] & (\mux1|Y[43]~4_combout  
// & \mux1|Y[45]~0_combout ))) ) ) ) # ( !\i2|readdata1 [44] & ( \mux1|Y[44]~3_combout  & ( (!\i2|readdata1 [45]) # (\mux1|Y[45]~0_combout ) ) ) ) # ( \i2|readdata1 [44] & ( !\mux1|Y[44]~3_combout  & ( (!\i2|readdata1 [45] & \mux1|Y[45]~0_combout ) ) ) ) # ( 
// !\i2|readdata1 [44] & ( !\mux1|Y[44]~3_combout  & ( (!\i2|readdata1 [45] & (((!\i2|readdata1 [43] & \mux1|Y[43]~4_combout )) # (\mux1|Y[45]~0_combout ))) # (\i2|readdata1 [45] & (!\i2|readdata1 [43] & (\mux1|Y[43]~4_combout  & \mux1|Y[45]~0_combout ))) ) 
// ) )

	.dataa(!\i2|readdata1 [43]),
	.datab(!\mux1|Y[43]~4_combout ),
	.datac(!\i2|readdata1 [45]),
	.datad(!\mux1|Y[45]~0_combout ),
	.datae(!\i2|readdata1 [44]),
	.dataf(!\mux1|Y[44]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~57 .extended_lut = "off";
defparam \branc|LessThan0~57 .lut_mask = 64'h20F200F0F0FF20F2;
defparam \branc|LessThan0~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~45 (
// Equation(s):
// \branc|LessThan0~45_combout  = ( !\branc|LessThan0~44_combout  & ( \branc|LessThan0~57_combout  & ( (!\branc|LessThan0~0_combout  & (((!\mux1|Y[46]~2_combout ) # (!\branc|LessThan0~43_combout )) # (\i2|readdata1 [46]))) ) ) ) # ( 
// !\branc|LessThan0~44_combout  & ( !\branc|LessThan0~57_combout  & ( ((!\mux1|Y[46]~2_combout ) # (!\branc|LessThan0~43_combout )) # (\i2|readdata1 [46]) ) ) )

	.dataa(!\branc|LessThan0~0_combout ),
	.datab(!\i2|readdata1 [46]),
	.datac(!\mux1|Y[46]~2_combout ),
	.datad(!\branc|LessThan0~43_combout ),
	.datae(!\branc|LessThan0~44_combout ),
	.dataf(!\branc|LessThan0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~45 .extended_lut = "off";
defparam \branc|LessThan0~45 .lut_mask = 64'hFFF30000AAA20000;
defparam \branc|LessThan0~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~49 (
// Equation(s):
// \branc|LessThan0~49_combout  = ( \i2|readdata1 [54] & ( \mux1|Y[54]~31_combout  & ( (!\i2|readdata1 [56] & (((!\i2|readdata1 [55] & \mux1|Y[55]~42_combout )) # (\mux1|Y[56]~41_combout ))) # (\i2|readdata1 [56] & (\mux1|Y[56]~41_combout  & (!\i2|readdata1 
// [55] & \mux1|Y[55]~42_combout ))) ) ) ) # ( !\i2|readdata1 [54] & ( \mux1|Y[54]~31_combout  & ( (!\i2|readdata1 [56] & (((!\i2|readdata1 [55]) # (\mux1|Y[55]~42_combout )) # (\mux1|Y[56]~41_combout ))) # (\i2|readdata1 [56] & (\mux1|Y[56]~41_combout  & 
// ((!\i2|readdata1 [55]) # (\mux1|Y[55]~42_combout )))) ) ) ) # ( \i2|readdata1 [54] & ( !\mux1|Y[54]~31_combout  & ( (!\i2|readdata1 [56] & (((!\i2|readdata1 [55] & \mux1|Y[55]~42_combout )) # (\mux1|Y[56]~41_combout ))) # (\i2|readdata1 [56] & 
// (\mux1|Y[56]~41_combout  & (!\i2|readdata1 [55] & \mux1|Y[55]~42_combout ))) ) ) ) # ( !\i2|readdata1 [54] & ( !\mux1|Y[54]~31_combout  & ( (!\i2|readdata1 [56] & (((!\i2|readdata1 [55] & \mux1|Y[55]~42_combout )) # (\mux1|Y[56]~41_combout ))) # 
// (\i2|readdata1 [56] & (\mux1|Y[56]~41_combout  & (!\i2|readdata1 [55] & \mux1|Y[55]~42_combout ))) ) ) )

	.dataa(!\i2|readdata1 [56]),
	.datab(!\mux1|Y[56]~41_combout ),
	.datac(!\i2|readdata1 [55]),
	.datad(!\mux1|Y[55]~42_combout ),
	.datae(!\i2|readdata1 [54]),
	.dataf(!\mux1|Y[54]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~49 .extended_lut = "off";
defparam \branc|LessThan0~49 .lut_mask = 64'h22B222B2B2BB22B2;
defparam \branc|LessThan0~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~58 (
// Equation(s):
// \branc|LessThan0~58_combout  = ( \i2|readdata1 [51] & ( \mux1|Y[51]~33_combout  & ( (!\i2|readdata1 [52] & (((!\i2|readdata1 [50] & \mux1|Y[50]~29_combout )) # (\mux1|Y[52]~30_combout ))) # (\i2|readdata1 [52] & (!\i2|readdata1 [50] & 
// (\mux1|Y[50]~29_combout  & \mux1|Y[52]~30_combout ))) ) ) ) # ( !\i2|readdata1 [51] & ( \mux1|Y[51]~33_combout  & ( (!\i2|readdata1 [52]) # (\mux1|Y[52]~30_combout ) ) ) ) # ( \i2|readdata1 [51] & ( !\mux1|Y[51]~33_combout  & ( (!\i2|readdata1 [52] & 
// \mux1|Y[52]~30_combout ) ) ) ) # ( !\i2|readdata1 [51] & ( !\mux1|Y[51]~33_combout  & ( (!\i2|readdata1 [52] & (((!\i2|readdata1 [50] & \mux1|Y[50]~29_combout )) # (\mux1|Y[52]~30_combout ))) # (\i2|readdata1 [52] & (!\i2|readdata1 [50] & 
// (\mux1|Y[50]~29_combout  & \mux1|Y[52]~30_combout ))) ) ) )

	.dataa(!\i2|readdata1 [50]),
	.datab(!\mux1|Y[50]~29_combout ),
	.datac(!\i2|readdata1 [52]),
	.datad(!\mux1|Y[52]~30_combout ),
	.datae(!\i2|readdata1 [51]),
	.dataf(!\mux1|Y[51]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~58 .extended_lut = "off";
defparam \branc|LessThan0~58 .lut_mask = 64'h20F200F0F0FF20F2;
defparam \branc|LessThan0~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~50 (
// Equation(s):
// \branc|LessThan0~50_combout  = ( !\branc|LessThan0~49_combout  & ( \branc|LessThan0~58_combout  & ( (!\branc|LessThan0~41_combout  & (((!\mux1|Y[53]~32_combout ) # (!\branc|LessThan0~48_combout )) # (\i2|readdata1 [53]))) ) ) ) # ( 
// !\branc|LessThan0~49_combout  & ( !\branc|LessThan0~58_combout  & ( ((!\mux1|Y[53]~32_combout ) # (!\branc|LessThan0~48_combout )) # (\i2|readdata1 [53]) ) ) )

	.dataa(!\branc|LessThan0~41_combout ),
	.datab(!\i2|readdata1 [53]),
	.datac(!\mux1|Y[53]~32_combout ),
	.datad(!\branc|LessThan0~48_combout ),
	.datae(!\branc|LessThan0~49_combout ),
	.dataf(!\branc|LessThan0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~50 .extended_lut = "off";
defparam \branc|LessThan0~50 .lut_mask = 64'hFFF30000AAA20000;
defparam \branc|LessThan0~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~51 (
// Equation(s):
// \branc|LessThan0~51_combout  = ( \branc|Equal0~38_combout  & ( \branc|LessThan0~50_combout  & ( (\branc|Equal0~35_combout  & ((!\branc|LessThan0~45_combout ) # ((\branc|Equal0~3_combout  & !\branc|LessThan0~40_combout )))) ) ) ) # ( 
// \branc|Equal0~38_combout  & ( !\branc|LessThan0~50_combout  ) )

	.dataa(!\branc|Equal0~3_combout ),
	.datab(!\branc|LessThan0~40_combout ),
	.datac(!\branc|Equal0~35_combout ),
	.datad(!\branc|LessThan0~45_combout ),
	.datae(!\branc|Equal0~38_combout ),
	.dataf(!\branc|LessThan0~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~51 .extended_lut = "off";
defparam \branc|LessThan0~51 .lut_mask = 64'h0000FFFF00000F04;
defparam \branc|LessThan0~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~53 (
// Equation(s):
// \branc|LessThan0~53_combout  = ( \i2|readdata1 [61] & ( \mux1|Y[61]~38_combout  & ( (!\i2|readdata1 [63] & (((!\i2|readdata1 [62] & \mux1|Y[62]~44_combout )) # (\mux1|Y[63]~43_combout ))) # (\i2|readdata1 [63] & (\mux1|Y[63]~43_combout  & (!\i2|readdata1 
// [62] & \mux1|Y[62]~44_combout ))) ) ) ) # ( !\i2|readdata1 [61] & ( \mux1|Y[61]~38_combout  & ( (!\i2|readdata1 [63] & (((!\i2|readdata1 [62]) # (\mux1|Y[62]~44_combout )) # (\mux1|Y[63]~43_combout ))) # (\i2|readdata1 [63] & (\mux1|Y[63]~43_combout  & 
// ((!\i2|readdata1 [62]) # (\mux1|Y[62]~44_combout )))) ) ) ) # ( \i2|readdata1 [61] & ( !\mux1|Y[61]~38_combout  & ( (!\i2|readdata1 [63] & (((!\i2|readdata1 [62] & \mux1|Y[62]~44_combout )) # (\mux1|Y[63]~43_combout ))) # (\i2|readdata1 [63] & 
// (\mux1|Y[63]~43_combout  & (!\i2|readdata1 [62] & \mux1|Y[62]~44_combout ))) ) ) ) # ( !\i2|readdata1 [61] & ( !\mux1|Y[61]~38_combout  & ( (!\i2|readdata1 [63] & (((!\i2|readdata1 [62] & \mux1|Y[62]~44_combout )) # (\mux1|Y[63]~43_combout ))) # 
// (\i2|readdata1 [63] & (\mux1|Y[63]~43_combout  & (!\i2|readdata1 [62] & \mux1|Y[62]~44_combout ))) ) ) )

	.dataa(!\i2|readdata1 [63]),
	.datab(!\mux1|Y[63]~43_combout ),
	.datac(!\i2|readdata1 [62]),
	.datad(!\mux1|Y[62]~44_combout ),
	.datae(!\i2|readdata1 [61]),
	.dataf(!\mux1|Y[61]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~53 .extended_lut = "off";
defparam \branc|LessThan0~53 .lut_mask = 64'h22B222B2B2BB22B2;
defparam \branc|LessThan0~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~54 (
// Equation(s):
// \branc|LessThan0~54_combout  = (!\branc|LessThan0~53_combout  & (((!\mux1|Y[60]~39_combout ) # (!\branc|LessThan0~52_combout )) # (\i2|readdata1 [60])))

	.dataa(!\i2|readdata1 [60]),
	.datab(!\mux1|Y[60]~39_combout ),
	.datac(!\branc|LessThan0~52_combout ),
	.datad(!\branc|LessThan0~53_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~54 .extended_lut = "off";
defparam \branc|LessThan0~54 .lut_mask = 64'hFD00FD00FD00FD00;
defparam \branc|LessThan0~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~55 (
// Equation(s):
// \branc|LessThan0~55_combout  = ( \mux1|Y[58]~40_combout  & ( (\branc|LessThan0~46_combout  & ((!\i2|readdata1 [59] & ((!\i2|readdata1 [58]) # (\mux1|Y[59]~37_combout ))) # (\i2|readdata1 [59] & (\mux1|Y[59]~37_combout  & !\i2|readdata1 [58])))) ) ) # ( 
// !\mux1|Y[58]~40_combout  & ( (!\i2|readdata1 [59] & (\mux1|Y[59]~37_combout  & \branc|LessThan0~46_combout )) ) )

	.dataa(!\i2|readdata1 [59]),
	.datab(!\mux1|Y[59]~37_combout ),
	.datac(!\branc|LessThan0~46_combout ),
	.datad(!\i2|readdata1 [58]),
	.datae(!\mux1|Y[58]~40_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~55 .extended_lut = "off";
defparam \branc|LessThan0~55 .lut_mask = 64'h02020B0202020B02;
defparam \branc|LessThan0~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|LessThan0~56 (
// Equation(s):
// \branc|LessThan0~56_combout  = ( \branc|LessThan0~55_combout  ) # ( !\branc|LessThan0~55_combout  & ( (!\branc|LessThan0~54_combout ) # ((!\i2|readdata1 [57] & (\mux1|Y[57]~36_combout  & \branc|LessThan0~47_combout ))) ) )

	.dataa(!\i2|readdata1 [57]),
	.datab(!\mux1|Y[57]~36_combout ),
	.datac(!\branc|LessThan0~47_combout ),
	.datad(!\branc|LessThan0~54_combout ),
	.datae(!\branc|LessThan0~55_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|LessThan0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|LessThan0~56 .extended_lut = "off";
defparam \branc|LessThan0~56 .lut_mask = 64'hFF02FFFFFF02FFFF;
defparam \branc|LessThan0~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \branc|Mux0~1 (
// Equation(s):
// \branc|Mux0~1_combout  = ( !\i2|funct4_out [0] & ( ((\i2|funct4_out [2] & (!\i2|funct4_out [1] & ((\branc|LessThan0~51_combout ) # (\branc|LessThan0~56_combout ))))) # (\branc|Mux0~0_combout ) ) ) # ( \i2|funct4_out [0] & ( ((\i2|funct4_out [2] & 
// (!\i2|funct4_out [1] & (\branc|LessThan1~42_combout )))) # (\branc|Mux0~0_combout ) ) )

	.dataa(!\i2|funct4_out [2]),
	.datab(!\i2|funct4_out [1]),
	.datac(!\branc|LessThan1~42_combout ),
	.datad(!\branc|Mux0~0_combout ),
	.datae(!\i2|funct4_out [0]),
	.dataf(!\branc|LessThan0~51_combout ),
	.datag(!\branc|LessThan0~56_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\branc|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \branc|Mux0~1 .extended_lut = "on";
defparam \branc|Mux0~1 .lut_mask = 64'h04FF04FF44FF04FF;
defparam \branc|Mux0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|addermuxselect (
	.clk(\clk~input_o ),
	.d(\branc|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|addermuxselect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i3|addermuxselect .is_wysiwyg = "true";
defparam \i3|addermuxselect .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\i3|Branch~q  & \i3|addermuxselect~q )

	.dataa(!\i3|Branch~q ),
	.datab(!\i3|addermuxselect~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h1111111111111111;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2|Branch~0 (
// Equation(s):
// \i2|Branch~0_combout  = (\i1|inst [5] & (\i1|inst [6] & \i2|Memread~1_combout ))

	.dataa(!\i1|inst [5]),
	.datab(!\i1|inst [6]),
	.datac(!\i2|Memread~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|Branch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|Branch~0 .extended_lut = "off";
defparam \i2|Branch~0 .lut_mask = 64'h0101010101010101;
defparam \i2|Branch~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \i2|Branch~1 (
// Equation(s):
// \i2|Branch~1_combout  = ( !\i1|inst [3] & ( \i2|Branch~0_combout  & ( (!\reset~input_o  & (!\comb~0_combout  & (\hu|stall~4_combout  & !\i1|inst [2]))) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\comb~0_combout ),
	.datac(!\hu|stall~4_combout ),
	.datad(!\i1|inst [2]),
	.datae(!\i1|inst [3]),
	.dataf(!\i2|Branch~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i2|Branch~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i2|Branch~1 .extended_lut = "off";
defparam \i2|Branch~1 .lut_mask = 64'h0000000008000000;
defparam \i2|Branch~1 .shared_arith = "off";
// synopsys translate_on

dffeas \i2|Branch (
	.clk(\clk~input_o ),
	.d(\i2|Branch~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|Branch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2|Branch .is_wysiwyg = "true";
defparam \i2|Branch .power_up = "low";
// synopsys translate_on

dffeas \i3|Branch (
	.clk(\clk~input_o ),
	.d(\i2|Branch~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Branch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Branch .is_wysiwyg = "true";
defparam \i3|Branch .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \i1|always0~0 (
// Equation(s):
// \i1|always0~0_combout  = ((\i3|Branch~q  & \i3|addermuxselect~q )) # (\reset~input_o )

	.dataa(!\reset~input_o ),
	.datab(!\i3|Branch~q ),
	.datac(!\i3|addermuxselect~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\i1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \i1|always0~0 .extended_lut = "off";
defparam \i1|always0~0 .lut_mask = 64'h5757575757575757;
defparam \i1|always0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[0] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[0] .is_wysiwyg = "true";
defparam \i1|a_out[0] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[0] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[0] .is_wysiwyg = "true";
defparam \i2|a[0] .power_up = "low";
// synopsys translate_on

dffeas \i3|Adderout[0] (
	.clk(\clk~input_o ),
	.d(\i2|a [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[0] .is_wysiwyg = "true";
defparam \i3|Adderout[0] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[0] (
	.clk(\clk~input_o ),
	.d(\i3|Adderout [0]),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pc|PC_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[0] .is_wysiwyg = "true";
defparam \pc|PC_out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~21 (
// Equation(s):
// \adder1|Add0~21_sumout  = SUM(( \pc|PC_out [7] ) + ( GND ) + ( \adder1|Add0~18  ))
// \adder1|Add0~22  = CARRY(( \pc|PC_out [7] ) + ( GND ) + ( \adder1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~21_sumout ),
	.cout(\adder1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~21 .extended_lut = "off";
defparam \adder1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[7] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[7] .is_wysiwyg = "true";
defparam \i1|a_out[7] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[7] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[7] .is_wysiwyg = "true";
defparam \i2|a[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~25 (
// Equation(s):
// \adder2|Add0~25_sumout  = SUM(( \i2|a [7] ) + ( \i2|imm_data [6] ) + ( \adder2|Add0~22  ))
// \adder2|Add0~26  = CARRY(( \i2|a [7] ) + ( \i2|imm_data [6] ) + ( \adder2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [7]),
	.datae(gnd),
	.dataf(!\i2|imm_data [6]),
	.datag(gnd),
	.cin(\adder2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~25_sumout ),
	.cout(\adder2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~25 .extended_lut = "off";
defparam \adder2|Add0~25 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[7] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[7] .is_wysiwyg = "true";
defparam \i3|Adderout[7] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[7] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~21_sumout ),
	.asdata(\i3|Adderout [7]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[7] .is_wysiwyg = "true";
defparam \pc|PC_out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~25 (
// Equation(s):
// \adder1|Add0~25_sumout  = SUM(( \pc|PC_out [8] ) + ( GND ) + ( \adder1|Add0~22  ))
// \adder1|Add0~26  = CARRY(( \pc|PC_out [8] ) + ( GND ) + ( \adder1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~25_sumout ),
	.cout(\adder1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~25 .extended_lut = "off";
defparam \adder1|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[8] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[8] .is_wysiwyg = "true";
defparam \i1|a_out[8] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[8] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[8] .is_wysiwyg = "true";
defparam \i2|a[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~29 (
// Equation(s):
// \adder2|Add0~29_sumout  = SUM(( \i2|a [8] ) + ( \i2|imm_data [7] ) + ( \adder2|Add0~26  ))
// \adder2|Add0~30  = CARRY(( \i2|a [8] ) + ( \i2|imm_data [7] ) + ( \adder2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [8]),
	.datae(gnd),
	.dataf(!\i2|imm_data [7]),
	.datag(gnd),
	.cin(\adder2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~29_sumout ),
	.cout(\adder2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~29 .extended_lut = "off";
defparam \adder2|Add0~29 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[8] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[8] .is_wysiwyg = "true";
defparam \i3|Adderout[8] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[8] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~25_sumout ),
	.asdata(\i3|Adderout [8]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[8] .is_wysiwyg = "true";
defparam \pc|PC_out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~29 (
// Equation(s):
// \adder1|Add0~29_sumout  = SUM(( \pc|PC_out [9] ) + ( GND ) + ( \adder1|Add0~26  ))
// \adder1|Add0~30  = CARRY(( \pc|PC_out [9] ) + ( GND ) + ( \adder1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~29_sumout ),
	.cout(\adder1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~29 .extended_lut = "off";
defparam \adder1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[9] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[9] .is_wysiwyg = "true";
defparam \i1|a_out[9] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[9] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[9] .is_wysiwyg = "true";
defparam \i2|a[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~33 (
// Equation(s):
// \adder2|Add0~33_sumout  = SUM(( \i2|a [9] ) + ( \i2|imm_data [8] ) + ( \adder2|Add0~30  ))
// \adder2|Add0~34  = CARRY(( \i2|a [9] ) + ( \i2|imm_data [8] ) + ( \adder2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [9]),
	.datae(gnd),
	.dataf(!\i2|imm_data [8]),
	.datag(gnd),
	.cin(\adder2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~33_sumout ),
	.cout(\adder2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~33 .extended_lut = "off";
defparam \adder2|Add0~33 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[9] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[9] .is_wysiwyg = "true";
defparam \i3|Adderout[9] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[9] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~29_sumout ),
	.asdata(\i3|Adderout [9]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[9] .is_wysiwyg = "true";
defparam \pc|PC_out[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~33 (
// Equation(s):
// \adder1|Add0~33_sumout  = SUM(( \pc|PC_out [10] ) + ( GND ) + ( \adder1|Add0~30  ))
// \adder1|Add0~34  = CARRY(( \pc|PC_out [10] ) + ( GND ) + ( \adder1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~33_sumout ),
	.cout(\adder1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~33 .extended_lut = "off";
defparam \adder1|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[10] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[10] .is_wysiwyg = "true";
defparam \i1|a_out[10] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[10] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[10] .is_wysiwyg = "true";
defparam \i2|a[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~37 (
// Equation(s):
// \adder2|Add0~37_sumout  = SUM(( \i2|a [10] ) + ( \i2|imm_data [9] ) + ( \adder2|Add0~34  ))
// \adder2|Add0~38  = CARRY(( \i2|a [10] ) + ( \i2|imm_data [9] ) + ( \adder2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [10]),
	.datae(gnd),
	.dataf(!\i2|imm_data [9]),
	.datag(gnd),
	.cin(\adder2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~37_sumout ),
	.cout(\adder2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~37 .extended_lut = "off";
defparam \adder2|Add0~37 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[10] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[10] .is_wysiwyg = "true";
defparam \i3|Adderout[10] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[10] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~33_sumout ),
	.asdata(\i3|Adderout [10]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[10] .is_wysiwyg = "true";
defparam \pc|PC_out[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~37 (
// Equation(s):
// \adder1|Add0~37_sumout  = SUM(( \pc|PC_out [11] ) + ( GND ) + ( \adder1|Add0~34  ))
// \adder1|Add0~38  = CARRY(( \pc|PC_out [11] ) + ( GND ) + ( \adder1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~37_sumout ),
	.cout(\adder1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~37 .extended_lut = "off";
defparam \adder1|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[11] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[11] .is_wysiwyg = "true";
defparam \i1|a_out[11] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[11] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[11] .is_wysiwyg = "true";
defparam \i2|a[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~41 (
// Equation(s):
// \adder2|Add0~41_sumout  = SUM(( \i2|a [11] ) + ( \i2|imm_data [10] ) + ( \adder2|Add0~38  ))
// \adder2|Add0~42  = CARRY(( \i2|a [11] ) + ( \i2|imm_data [10] ) + ( \adder2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [11]),
	.datae(gnd),
	.dataf(!\i2|imm_data [10]),
	.datag(gnd),
	.cin(\adder2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~41_sumout ),
	.cout(\adder2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~41 .extended_lut = "off";
defparam \adder2|Add0~41 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[11] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[11] .is_wysiwyg = "true";
defparam \i3|Adderout[11] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[11] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~37_sumout ),
	.asdata(\i3|Adderout [11]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[11] .is_wysiwyg = "true";
defparam \pc|PC_out[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~41 (
// Equation(s):
// \adder1|Add0~41_sumout  = SUM(( \pc|PC_out [12] ) + ( GND ) + ( \adder1|Add0~38  ))
// \adder1|Add0~42  = CARRY(( \pc|PC_out [12] ) + ( GND ) + ( \adder1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~41_sumout ),
	.cout(\adder1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~41 .extended_lut = "off";
defparam \adder1|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[12] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[12] .is_wysiwyg = "true";
defparam \i1|a_out[12] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[12] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[12] .is_wysiwyg = "true";
defparam \i2|a[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~45 (
// Equation(s):
// \adder2|Add0~45_sumout  = SUM(( \i2|a [12] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~42  ))
// \adder2|Add0~46  = CARRY(( \i2|a [12] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [12]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~45_sumout ),
	.cout(\adder2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~45 .extended_lut = "off";
defparam \adder2|Add0~45 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[12] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[12] .is_wysiwyg = "true";
defparam \i3|Adderout[12] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[12] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~41_sumout ),
	.asdata(\i3|Adderout [12]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[12] .is_wysiwyg = "true";
defparam \pc|PC_out[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~45 (
// Equation(s):
// \adder1|Add0~45_sumout  = SUM(( \pc|PC_out [13] ) + ( GND ) + ( \adder1|Add0~42  ))
// \adder1|Add0~46  = CARRY(( \pc|PC_out [13] ) + ( GND ) + ( \adder1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~45_sumout ),
	.cout(\adder1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~45 .extended_lut = "off";
defparam \adder1|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~45 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[13] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[13] .is_wysiwyg = "true";
defparam \i1|a_out[13] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[13] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[13] .is_wysiwyg = "true";
defparam \i2|a[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~49 (
// Equation(s):
// \adder2|Add0~49_sumout  = SUM(( \i2|a [13] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~46  ))
// \adder2|Add0~50  = CARRY(( \i2|a [13] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [13]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~49_sumout ),
	.cout(\adder2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~49 .extended_lut = "off";
defparam \adder2|Add0~49 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[13] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[13] .is_wysiwyg = "true";
defparam \i3|Adderout[13] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[13] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~45_sumout ),
	.asdata(\i3|Adderout [13]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[13] .is_wysiwyg = "true";
defparam \pc|PC_out[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~49 (
// Equation(s):
// \adder1|Add0~49_sumout  = SUM(( \pc|PC_out [14] ) + ( GND ) + ( \adder1|Add0~46  ))
// \adder1|Add0~50  = CARRY(( \pc|PC_out [14] ) + ( GND ) + ( \adder1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~49_sumout ),
	.cout(\adder1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~49 .extended_lut = "off";
defparam \adder1|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~49 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[14] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[14] .is_wysiwyg = "true";
defparam \i1|a_out[14] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[14] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[14] .is_wysiwyg = "true";
defparam \i2|a[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~53 (
// Equation(s):
// \adder2|Add0~53_sumout  = SUM(( \i2|a [14] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~50  ))
// \adder2|Add0~54  = CARRY(( \i2|a [14] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [14]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~53_sumout ),
	.cout(\adder2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~53 .extended_lut = "off";
defparam \adder2|Add0~53 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[14] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[14] .is_wysiwyg = "true";
defparam \i3|Adderout[14] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[14] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~49_sumout ),
	.asdata(\i3|Adderout [14]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[14] .is_wysiwyg = "true";
defparam \pc|PC_out[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~53 (
// Equation(s):
// \adder1|Add0~53_sumout  = SUM(( \pc|PC_out [15] ) + ( GND ) + ( \adder1|Add0~50  ))
// \adder1|Add0~54  = CARRY(( \pc|PC_out [15] ) + ( GND ) + ( \adder1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~53_sumout ),
	.cout(\adder1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~53 .extended_lut = "off";
defparam \adder1|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~53 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[15] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[15] .is_wysiwyg = "true";
defparam \i1|a_out[15] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[15] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[15] .is_wysiwyg = "true";
defparam \i2|a[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~57 (
// Equation(s):
// \adder2|Add0~57_sumout  = SUM(( \i2|a [15] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~54  ))
// \adder2|Add0~58  = CARRY(( \i2|a [15] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [15]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~57_sumout ),
	.cout(\adder2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~57 .extended_lut = "off";
defparam \adder2|Add0~57 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[15] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[15] .is_wysiwyg = "true";
defparam \i3|Adderout[15] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[15] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~53_sumout ),
	.asdata(\i3|Adderout [15]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[15] .is_wysiwyg = "true";
defparam \pc|PC_out[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~57 (
// Equation(s):
// \adder1|Add0~57_sumout  = SUM(( \pc|PC_out [16] ) + ( GND ) + ( \adder1|Add0~54  ))
// \adder1|Add0~58  = CARRY(( \pc|PC_out [16] ) + ( GND ) + ( \adder1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~57_sumout ),
	.cout(\adder1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~57 .extended_lut = "off";
defparam \adder1|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~57 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[16] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[16] .is_wysiwyg = "true";
defparam \i1|a_out[16] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[16] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [16]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[16] .is_wysiwyg = "true";
defparam \i2|a[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~61 (
// Equation(s):
// \adder2|Add0~61_sumout  = SUM(( \i2|a [16] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~58  ))
// \adder2|Add0~62  = CARRY(( \i2|a [16] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [16]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~61_sumout ),
	.cout(\adder2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~61 .extended_lut = "off";
defparam \adder2|Add0~61 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[16] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[16] .is_wysiwyg = "true";
defparam \i3|Adderout[16] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[16] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~57_sumout ),
	.asdata(\i3|Adderout [16]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[16] .is_wysiwyg = "true";
defparam \pc|PC_out[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~61 (
// Equation(s):
// \adder1|Add0~61_sumout  = SUM(( \pc|PC_out [17] ) + ( GND ) + ( \adder1|Add0~58  ))
// \adder1|Add0~62  = CARRY(( \pc|PC_out [17] ) + ( GND ) + ( \adder1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~61_sumout ),
	.cout(\adder1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~61 .extended_lut = "off";
defparam \adder1|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~61 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[17] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[17] .is_wysiwyg = "true";
defparam \i1|a_out[17] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[17] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [17]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[17] .is_wysiwyg = "true";
defparam \i2|a[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~65 (
// Equation(s):
// \adder2|Add0~65_sumout  = SUM(( \i2|a [17] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~62  ))
// \adder2|Add0~66  = CARRY(( \i2|a [17] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [17]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~65_sumout ),
	.cout(\adder2|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~65 .extended_lut = "off";
defparam \adder2|Add0~65 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[17] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[17] .is_wysiwyg = "true";
defparam \i3|Adderout[17] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[17] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~61_sumout ),
	.asdata(\i3|Adderout [17]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[17] .is_wysiwyg = "true";
defparam \pc|PC_out[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~65 (
// Equation(s):
// \adder1|Add0~65_sumout  = SUM(( \pc|PC_out [18] ) + ( GND ) + ( \adder1|Add0~62  ))
// \adder1|Add0~66  = CARRY(( \pc|PC_out [18] ) + ( GND ) + ( \adder1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~65_sumout ),
	.cout(\adder1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~65 .extended_lut = "off";
defparam \adder1|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~65 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[18] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[18] .is_wysiwyg = "true";
defparam \i1|a_out[18] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[18] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [18]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[18] .is_wysiwyg = "true";
defparam \i2|a[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~69 (
// Equation(s):
// \adder2|Add0~69_sumout  = SUM(( \i2|a [18] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~66  ))
// \adder2|Add0~70  = CARRY(( \i2|a [18] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [18]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~69_sumout ),
	.cout(\adder2|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~69 .extended_lut = "off";
defparam \adder2|Add0~69 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[18] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[18] .is_wysiwyg = "true";
defparam \i3|Adderout[18] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[18] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~65_sumout ),
	.asdata(\i3|Adderout [18]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[18] .is_wysiwyg = "true";
defparam \pc|PC_out[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~69 (
// Equation(s):
// \adder1|Add0~69_sumout  = SUM(( \pc|PC_out [19] ) + ( GND ) + ( \adder1|Add0~66  ))
// \adder1|Add0~70  = CARRY(( \pc|PC_out [19] ) + ( GND ) + ( \adder1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~69_sumout ),
	.cout(\adder1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~69 .extended_lut = "off";
defparam \adder1|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~69 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[19] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[19] .is_wysiwyg = "true";
defparam \i1|a_out[19] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[19] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [19]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[19] .is_wysiwyg = "true";
defparam \i2|a[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~73 (
// Equation(s):
// \adder2|Add0~73_sumout  = SUM(( \i2|a [19] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~70  ))
// \adder2|Add0~74  = CARRY(( \i2|a [19] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [19]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~73_sumout ),
	.cout(\adder2|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~73 .extended_lut = "off";
defparam \adder2|Add0~73 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[19] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[19] .is_wysiwyg = "true";
defparam \i3|Adderout[19] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[19] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~69_sumout ),
	.asdata(\i3|Adderout [19]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[19] .is_wysiwyg = "true";
defparam \pc|PC_out[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~73 (
// Equation(s):
// \adder1|Add0~73_sumout  = SUM(( \pc|PC_out [20] ) + ( GND ) + ( \adder1|Add0~70  ))
// \adder1|Add0~74  = CARRY(( \pc|PC_out [20] ) + ( GND ) + ( \adder1|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~73_sumout ),
	.cout(\adder1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~73 .extended_lut = "off";
defparam \adder1|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~73 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[20] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[20] .is_wysiwyg = "true";
defparam \i1|a_out[20] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[20] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [20]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[20] .is_wysiwyg = "true";
defparam \i2|a[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~77 (
// Equation(s):
// \adder2|Add0~77_sumout  = SUM(( \i2|a [20] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~74  ))
// \adder2|Add0~78  = CARRY(( \i2|a [20] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [20]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~77_sumout ),
	.cout(\adder2|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~77 .extended_lut = "off";
defparam \adder2|Add0~77 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[20] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[20] .is_wysiwyg = "true";
defparam \i3|Adderout[20] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[20] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~73_sumout ),
	.asdata(\i3|Adderout [20]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[20] .is_wysiwyg = "true";
defparam \pc|PC_out[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~77 (
// Equation(s):
// \adder1|Add0~77_sumout  = SUM(( \pc|PC_out [21] ) + ( GND ) + ( \adder1|Add0~74  ))
// \adder1|Add0~78  = CARRY(( \pc|PC_out [21] ) + ( GND ) + ( \adder1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~77_sumout ),
	.cout(\adder1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~77 .extended_lut = "off";
defparam \adder1|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~77 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[21] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[21] .is_wysiwyg = "true";
defparam \i1|a_out[21] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[21] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [21]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[21] .is_wysiwyg = "true";
defparam \i2|a[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~81 (
// Equation(s):
// \adder2|Add0~81_sumout  = SUM(( \i2|a [21] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~78  ))
// \adder2|Add0~82  = CARRY(( \i2|a [21] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [21]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~81_sumout ),
	.cout(\adder2|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~81 .extended_lut = "off";
defparam \adder2|Add0~81 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~81 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[21] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[21] .is_wysiwyg = "true";
defparam \i3|Adderout[21] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[21] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~77_sumout ),
	.asdata(\i3|Adderout [21]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[21] .is_wysiwyg = "true";
defparam \pc|PC_out[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~81 (
// Equation(s):
// \adder1|Add0~81_sumout  = SUM(( \pc|PC_out [22] ) + ( GND ) + ( \adder1|Add0~78  ))
// \adder1|Add0~82  = CARRY(( \pc|PC_out [22] ) + ( GND ) + ( \adder1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~81_sumout ),
	.cout(\adder1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~81 .extended_lut = "off";
defparam \adder1|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~81 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[22] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[22] .is_wysiwyg = "true";
defparam \i1|a_out[22] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[22] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [22]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[22] .is_wysiwyg = "true";
defparam \i2|a[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~85 (
// Equation(s):
// \adder2|Add0~85_sumout  = SUM(( \i2|a [22] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~82  ))
// \adder2|Add0~86  = CARRY(( \i2|a [22] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [22]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~85_sumout ),
	.cout(\adder2|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~85 .extended_lut = "off";
defparam \adder2|Add0~85 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[22] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[22] .is_wysiwyg = "true";
defparam \i3|Adderout[22] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[22] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~81_sumout ),
	.asdata(\i3|Adderout [22]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[22] .is_wysiwyg = "true";
defparam \pc|PC_out[22] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~85 (
// Equation(s):
// \adder1|Add0~85_sumout  = SUM(( \pc|PC_out [23] ) + ( GND ) + ( \adder1|Add0~82  ))
// \adder1|Add0~86  = CARRY(( \pc|PC_out [23] ) + ( GND ) + ( \adder1|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~85_sumout ),
	.cout(\adder1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~85 .extended_lut = "off";
defparam \adder1|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~85 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[23] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[23] .is_wysiwyg = "true";
defparam \i1|a_out[23] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[23] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [23]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[23] .is_wysiwyg = "true";
defparam \i2|a[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~89 (
// Equation(s):
// \adder2|Add0~89_sumout  = SUM(( \i2|a [23] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~86  ))
// \adder2|Add0~90  = CARRY(( \i2|a [23] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [23]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~89_sumout ),
	.cout(\adder2|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~89 .extended_lut = "off";
defparam \adder2|Add0~89 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~89 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[23] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[23] .is_wysiwyg = "true";
defparam \i3|Adderout[23] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[23] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~85_sumout ),
	.asdata(\i3|Adderout [23]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[23] .is_wysiwyg = "true";
defparam \pc|PC_out[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~89 (
// Equation(s):
// \adder1|Add0~89_sumout  = SUM(( \pc|PC_out [24] ) + ( GND ) + ( \adder1|Add0~86  ))
// \adder1|Add0~90  = CARRY(( \pc|PC_out [24] ) + ( GND ) + ( \adder1|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~89_sumout ),
	.cout(\adder1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~89 .extended_lut = "off";
defparam \adder1|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~89 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[24] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[24] .is_wysiwyg = "true";
defparam \i1|a_out[24] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[24] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [24]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[24] .is_wysiwyg = "true";
defparam \i2|a[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~93 (
// Equation(s):
// \adder2|Add0~93_sumout  = SUM(( \i2|a [24] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~90  ))
// \adder2|Add0~94  = CARRY(( \i2|a [24] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [24]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~93_sumout ),
	.cout(\adder2|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~93 .extended_lut = "off";
defparam \adder2|Add0~93 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~93 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[24] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[24] .is_wysiwyg = "true";
defparam \i3|Adderout[24] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[24] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~89_sumout ),
	.asdata(\i3|Adderout [24]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[24] .is_wysiwyg = "true";
defparam \pc|PC_out[24] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~93 (
// Equation(s):
// \adder1|Add0~93_sumout  = SUM(( \pc|PC_out [25] ) + ( GND ) + ( \adder1|Add0~90  ))
// \adder1|Add0~94  = CARRY(( \pc|PC_out [25] ) + ( GND ) + ( \adder1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~93_sumout ),
	.cout(\adder1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~93 .extended_lut = "off";
defparam \adder1|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~93 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[25] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[25] .is_wysiwyg = "true";
defparam \i1|a_out[25] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[25] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [25]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[25] .is_wysiwyg = "true";
defparam \i2|a[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~97 (
// Equation(s):
// \adder2|Add0~97_sumout  = SUM(( \i2|a [25] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~94  ))
// \adder2|Add0~98  = CARRY(( \i2|a [25] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [25]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~97_sumout ),
	.cout(\adder2|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~97 .extended_lut = "off";
defparam \adder2|Add0~97 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~97 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[25] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[25] .is_wysiwyg = "true";
defparam \i3|Adderout[25] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[25] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~93_sumout ),
	.asdata(\i3|Adderout [25]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[25] .is_wysiwyg = "true";
defparam \pc|PC_out[25] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~97 (
// Equation(s):
// \adder1|Add0~97_sumout  = SUM(( \pc|PC_out [26] ) + ( GND ) + ( \adder1|Add0~94  ))
// \adder1|Add0~98  = CARRY(( \pc|PC_out [26] ) + ( GND ) + ( \adder1|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~97_sumout ),
	.cout(\adder1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~97 .extended_lut = "off";
defparam \adder1|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~97 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[26] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[26] .is_wysiwyg = "true";
defparam \i1|a_out[26] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[26] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [26]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[26] .is_wysiwyg = "true";
defparam \i2|a[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~101 (
// Equation(s):
// \adder2|Add0~101_sumout  = SUM(( \i2|a [26] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~98  ))
// \adder2|Add0~102  = CARRY(( \i2|a [26] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [26]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~101_sumout ),
	.cout(\adder2|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~101 .extended_lut = "off";
defparam \adder2|Add0~101 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~101 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[26] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[26] .is_wysiwyg = "true";
defparam \i3|Adderout[26] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[26] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~97_sumout ),
	.asdata(\i3|Adderout [26]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[26] .is_wysiwyg = "true";
defparam \pc|PC_out[26] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~101 (
// Equation(s):
// \adder1|Add0~101_sumout  = SUM(( \pc|PC_out [27] ) + ( GND ) + ( \adder1|Add0~98  ))
// \adder1|Add0~102  = CARRY(( \pc|PC_out [27] ) + ( GND ) + ( \adder1|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~101_sumout ),
	.cout(\adder1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~101 .extended_lut = "off";
defparam \adder1|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~101 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[27] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[27] .is_wysiwyg = "true";
defparam \i1|a_out[27] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[27] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [27]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[27] .is_wysiwyg = "true";
defparam \i2|a[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~105 (
// Equation(s):
// \adder2|Add0~105_sumout  = SUM(( \i2|a [27] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~102  ))
// \adder2|Add0~106  = CARRY(( \i2|a [27] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [27]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~105_sumout ),
	.cout(\adder2|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~105 .extended_lut = "off";
defparam \adder2|Add0~105 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~105 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[27] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[27] .is_wysiwyg = "true";
defparam \i3|Adderout[27] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[27] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~101_sumout ),
	.asdata(\i3|Adderout [27]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[27] .is_wysiwyg = "true";
defparam \pc|PC_out[27] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~105 (
// Equation(s):
// \adder1|Add0~105_sumout  = SUM(( \pc|PC_out [28] ) + ( GND ) + ( \adder1|Add0~102  ))
// \adder1|Add0~106  = CARRY(( \pc|PC_out [28] ) + ( GND ) + ( \adder1|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~105_sumout ),
	.cout(\adder1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~105 .extended_lut = "off";
defparam \adder1|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~105 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[28] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[28] .is_wysiwyg = "true";
defparam \i1|a_out[28] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[28] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [28]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[28] .is_wysiwyg = "true";
defparam \i2|a[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~109 (
// Equation(s):
// \adder2|Add0~109_sumout  = SUM(( \i2|a [28] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~106  ))
// \adder2|Add0~110  = CARRY(( \i2|a [28] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [28]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~109_sumout ),
	.cout(\adder2|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~109 .extended_lut = "off";
defparam \adder2|Add0~109 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~109 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[28] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[28] .is_wysiwyg = "true";
defparam \i3|Adderout[28] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[28] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~105_sumout ),
	.asdata(\i3|Adderout [28]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[28] .is_wysiwyg = "true";
defparam \pc|PC_out[28] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~109 (
// Equation(s):
// \adder1|Add0~109_sumout  = SUM(( \pc|PC_out [29] ) + ( GND ) + ( \adder1|Add0~106  ))
// \adder1|Add0~110  = CARRY(( \pc|PC_out [29] ) + ( GND ) + ( \adder1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~109_sumout ),
	.cout(\adder1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~109 .extended_lut = "off";
defparam \adder1|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~109 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[29] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[29] .is_wysiwyg = "true";
defparam \i1|a_out[29] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[29] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [29]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[29] .is_wysiwyg = "true";
defparam \i2|a[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~113 (
// Equation(s):
// \adder2|Add0~113_sumout  = SUM(( \i2|a [29] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~110  ))
// \adder2|Add0~114  = CARRY(( \i2|a [29] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [29]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~113_sumout ),
	.cout(\adder2|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~113 .extended_lut = "off";
defparam \adder2|Add0~113 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~113 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[29] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[29] .is_wysiwyg = "true";
defparam \i3|Adderout[29] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[29] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~109_sumout ),
	.asdata(\i3|Adderout [29]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[29] .is_wysiwyg = "true";
defparam \pc|PC_out[29] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~113 (
// Equation(s):
// \adder1|Add0~113_sumout  = SUM(( \pc|PC_out [30] ) + ( GND ) + ( \adder1|Add0~110  ))
// \adder1|Add0~114  = CARRY(( \pc|PC_out [30] ) + ( GND ) + ( \adder1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~113_sumout ),
	.cout(\adder1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~113 .extended_lut = "off";
defparam \adder1|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~113 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[30] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[30] .is_wysiwyg = "true";
defparam \i1|a_out[30] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[30] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [30]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[30] .is_wysiwyg = "true";
defparam \i2|a[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~117 (
// Equation(s):
// \adder2|Add0~117_sumout  = SUM(( \i2|a [30] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~114  ))
// \adder2|Add0~118  = CARRY(( \i2|a [30] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [30]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~117_sumout ),
	.cout(\adder2|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~117 .extended_lut = "off";
defparam \adder2|Add0~117 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~117 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[30] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[30] .is_wysiwyg = "true";
defparam \i3|Adderout[30] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[30] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~113_sumout ),
	.asdata(\i3|Adderout [30]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[30] .is_wysiwyg = "true";
defparam \pc|PC_out[30] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~117 (
// Equation(s):
// \adder1|Add0~117_sumout  = SUM(( \pc|PC_out [31] ) + ( GND ) + ( \adder1|Add0~114  ))
// \adder1|Add0~118  = CARRY(( \pc|PC_out [31] ) + ( GND ) + ( \adder1|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~117_sumout ),
	.cout(\adder1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~117 .extended_lut = "off";
defparam \adder1|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~117 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[31] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[31] .is_wysiwyg = "true";
defparam \i1|a_out[31] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[31] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [31]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[31] .is_wysiwyg = "true";
defparam \i2|a[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~121 (
// Equation(s):
// \adder2|Add0~121_sumout  = SUM(( \i2|a [31] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~118  ))
// \adder2|Add0~122  = CARRY(( \i2|a [31] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [31]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~121_sumout ),
	.cout(\adder2|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~121 .extended_lut = "off";
defparam \adder2|Add0~121 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~121 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[31] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[31] .is_wysiwyg = "true";
defparam \i3|Adderout[31] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[31] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~117_sumout ),
	.asdata(\i3|Adderout [31]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[31] .is_wysiwyg = "true";
defparam \pc|PC_out[31] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~121 (
// Equation(s):
// \adder1|Add0~121_sumout  = SUM(( \pc|PC_out [32] ) + ( GND ) + ( \adder1|Add0~118  ))
// \adder1|Add0~122  = CARRY(( \pc|PC_out [32] ) + ( GND ) + ( \adder1|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [32]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~121_sumout ),
	.cout(\adder1|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~121 .extended_lut = "off";
defparam \adder1|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~121 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[32] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[32] .is_wysiwyg = "true";
defparam \i1|a_out[32] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[32] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[32] .is_wysiwyg = "true";
defparam \i2|a[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~125 (
// Equation(s):
// \adder2|Add0~125_sumout  = SUM(( \i2|a [32] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~122  ))
// \adder2|Add0~126  = CARRY(( \i2|a [32] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [32]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~125_sumout ),
	.cout(\adder2|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~125 .extended_lut = "off";
defparam \adder2|Add0~125 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~125 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[32] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [32]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[32] .is_wysiwyg = "true";
defparam \i3|Adderout[32] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[32] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~121_sumout ),
	.asdata(\i3|Adderout [32]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[32] .is_wysiwyg = "true";
defparam \pc|PC_out[32] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~125 (
// Equation(s):
// \adder1|Add0~125_sumout  = SUM(( \pc|PC_out [33] ) + ( GND ) + ( \adder1|Add0~122  ))
// \adder1|Add0~126  = CARRY(( \pc|PC_out [33] ) + ( GND ) + ( \adder1|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [33]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~125_sumout ),
	.cout(\adder1|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~125 .extended_lut = "off";
defparam \adder1|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~125 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[33] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[33] .is_wysiwyg = "true";
defparam \i1|a_out[33] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[33] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[33] .is_wysiwyg = "true";
defparam \i2|a[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~129 (
// Equation(s):
// \adder2|Add0~129_sumout  = SUM(( \i2|a [33] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~126  ))
// \adder2|Add0~130  = CARRY(( \i2|a [33] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [33]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~129_sumout ),
	.cout(\adder2|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~129 .extended_lut = "off";
defparam \adder2|Add0~129 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~129 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[33] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~129_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [33]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[33] .is_wysiwyg = "true";
defparam \i3|Adderout[33] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[33] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~125_sumout ),
	.asdata(\i3|Adderout [33]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[33] .is_wysiwyg = "true";
defparam \pc|PC_out[33] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~129 (
// Equation(s):
// \adder1|Add0~129_sumout  = SUM(( \pc|PC_out [34] ) + ( GND ) + ( \adder1|Add0~126  ))
// \adder1|Add0~130  = CARRY(( \pc|PC_out [34] ) + ( GND ) + ( \adder1|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [34]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~129_sumout ),
	.cout(\adder1|Add0~130 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~129 .extended_lut = "off";
defparam \adder1|Add0~129 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~129 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[34] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[34] .is_wysiwyg = "true";
defparam \i1|a_out[34] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[34] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[34] .is_wysiwyg = "true";
defparam \i2|a[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~133 (
// Equation(s):
// \adder2|Add0~133_sumout  = SUM(( \i2|a [34] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~130  ))
// \adder2|Add0~134  = CARRY(( \i2|a [34] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [34]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~133_sumout ),
	.cout(\adder2|Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~133 .extended_lut = "off";
defparam \adder2|Add0~133 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~133 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[34] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~133_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [34]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[34] .is_wysiwyg = "true";
defparam \i3|Adderout[34] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[34] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~129_sumout ),
	.asdata(\i3|Adderout [34]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[34] .is_wysiwyg = "true";
defparam \pc|PC_out[34] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~133 (
// Equation(s):
// \adder1|Add0~133_sumout  = SUM(( \pc|PC_out [35] ) + ( GND ) + ( \adder1|Add0~130  ))
// \adder1|Add0~134  = CARRY(( \pc|PC_out [35] ) + ( GND ) + ( \adder1|Add0~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [35]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~133_sumout ),
	.cout(\adder1|Add0~134 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~133 .extended_lut = "off";
defparam \adder1|Add0~133 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~133 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[35] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[35] .is_wysiwyg = "true";
defparam \i1|a_out[35] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[35] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[35] .is_wysiwyg = "true";
defparam \i2|a[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~137 (
// Equation(s):
// \adder2|Add0~137_sumout  = SUM(( \i2|a [35] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~134  ))
// \adder2|Add0~138  = CARRY(( \i2|a [35] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [35]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~137_sumout ),
	.cout(\adder2|Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~137 .extended_lut = "off";
defparam \adder2|Add0~137 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~137 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[35] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~137_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [35]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[35] .is_wysiwyg = "true";
defparam \i3|Adderout[35] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[35] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~133_sumout ),
	.asdata(\i3|Adderout [35]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[35] .is_wysiwyg = "true";
defparam \pc|PC_out[35] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~137 (
// Equation(s):
// \adder1|Add0~137_sumout  = SUM(( \pc|PC_out [36] ) + ( GND ) + ( \adder1|Add0~134  ))
// \adder1|Add0~138  = CARRY(( \pc|PC_out [36] ) + ( GND ) + ( \adder1|Add0~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [36]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~137_sumout ),
	.cout(\adder1|Add0~138 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~137 .extended_lut = "off";
defparam \adder1|Add0~137 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~137 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[36] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[36] .is_wysiwyg = "true";
defparam \i1|a_out[36] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[36] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [36]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[36] .is_wysiwyg = "true";
defparam \i2|a[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~141 (
// Equation(s):
// \adder2|Add0~141_sumout  = SUM(( \i2|a [36] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~138  ))
// \adder2|Add0~142  = CARRY(( \i2|a [36] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [36]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~141_sumout ),
	.cout(\adder2|Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~141 .extended_lut = "off";
defparam \adder2|Add0~141 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~141 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[36] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~141_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [36]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[36] .is_wysiwyg = "true";
defparam \i3|Adderout[36] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[36] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~137_sumout ),
	.asdata(\i3|Adderout [36]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[36] .is_wysiwyg = "true";
defparam \pc|PC_out[36] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~141 (
// Equation(s):
// \adder1|Add0~141_sumout  = SUM(( \pc|PC_out [37] ) + ( GND ) + ( \adder1|Add0~138  ))
// \adder1|Add0~142  = CARRY(( \pc|PC_out [37] ) + ( GND ) + ( \adder1|Add0~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [37]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~141_sumout ),
	.cout(\adder1|Add0~142 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~141 .extended_lut = "off";
defparam \adder1|Add0~141 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~141 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[37] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[37] .is_wysiwyg = "true";
defparam \i1|a_out[37] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[37] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [37]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[37] .is_wysiwyg = "true";
defparam \i2|a[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~145 (
// Equation(s):
// \adder2|Add0~145_sumout  = SUM(( \i2|a [37] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~142  ))
// \adder2|Add0~146  = CARRY(( \i2|a [37] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [37]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~145_sumout ),
	.cout(\adder2|Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~145 .extended_lut = "off";
defparam \adder2|Add0~145 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~145 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[37] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~145_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [37]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[37] .is_wysiwyg = "true";
defparam \i3|Adderout[37] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[37] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~141_sumout ),
	.asdata(\i3|Adderout [37]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[37] .is_wysiwyg = "true";
defparam \pc|PC_out[37] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~145 (
// Equation(s):
// \adder1|Add0~145_sumout  = SUM(( \pc|PC_out [38] ) + ( GND ) + ( \adder1|Add0~142  ))
// \adder1|Add0~146  = CARRY(( \pc|PC_out [38] ) + ( GND ) + ( \adder1|Add0~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [38]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~145_sumout ),
	.cout(\adder1|Add0~146 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~145 .extended_lut = "off";
defparam \adder1|Add0~145 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~145 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[38] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[38] .is_wysiwyg = "true";
defparam \i1|a_out[38] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[38] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[38] .is_wysiwyg = "true";
defparam \i2|a[38] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~149 (
// Equation(s):
// \adder2|Add0~149_sumout  = SUM(( \i2|a [38] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~146  ))
// \adder2|Add0~150  = CARRY(( \i2|a [38] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [38]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~149_sumout ),
	.cout(\adder2|Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~149 .extended_lut = "off";
defparam \adder2|Add0~149 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~149 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[38] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~149_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [38]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[38] .is_wysiwyg = "true";
defparam \i3|Adderout[38] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[38] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~145_sumout ),
	.asdata(\i3|Adderout [38]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[38] .is_wysiwyg = "true";
defparam \pc|PC_out[38] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~149 (
// Equation(s):
// \adder1|Add0~149_sumout  = SUM(( \pc|PC_out [39] ) + ( GND ) + ( \adder1|Add0~146  ))
// \adder1|Add0~150  = CARRY(( \pc|PC_out [39] ) + ( GND ) + ( \adder1|Add0~146  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [39]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~149_sumout ),
	.cout(\adder1|Add0~150 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~149 .extended_lut = "off";
defparam \adder1|Add0~149 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~149 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[39] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[39] .is_wysiwyg = "true";
defparam \i1|a_out[39] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[39] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[39] .is_wysiwyg = "true";
defparam \i2|a[39] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~153 (
// Equation(s):
// \adder2|Add0~153_sumout  = SUM(( \i2|a [39] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~150  ))
// \adder2|Add0~154  = CARRY(( \i2|a [39] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [39]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~153_sumout ),
	.cout(\adder2|Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~153 .extended_lut = "off";
defparam \adder2|Add0~153 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~153 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[39] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~153_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [39]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[39] .is_wysiwyg = "true";
defparam \i3|Adderout[39] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[39] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~149_sumout ),
	.asdata(\i3|Adderout [39]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[39] .is_wysiwyg = "true";
defparam \pc|PC_out[39] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~153 (
// Equation(s):
// \adder1|Add0~153_sumout  = SUM(( \pc|PC_out [40] ) + ( GND ) + ( \adder1|Add0~150  ))
// \adder1|Add0~154  = CARRY(( \pc|PC_out [40] ) + ( GND ) + ( \adder1|Add0~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [40]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~153_sumout ),
	.cout(\adder1|Add0~154 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~153 .extended_lut = "off";
defparam \adder1|Add0~153 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~153 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[40] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[40] .is_wysiwyg = "true";
defparam \i1|a_out[40] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[40] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[40] .is_wysiwyg = "true";
defparam \i2|a[40] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~157 (
// Equation(s):
// \adder2|Add0~157_sumout  = SUM(( \i2|a [40] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~154  ))
// \adder2|Add0~158  = CARRY(( \i2|a [40] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [40]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~157_sumout ),
	.cout(\adder2|Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~157 .extended_lut = "off";
defparam \adder2|Add0~157 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~157 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[40] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~157_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [40]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[40] .is_wysiwyg = "true";
defparam \i3|Adderout[40] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[40] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~153_sumout ),
	.asdata(\i3|Adderout [40]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[40] .is_wysiwyg = "true";
defparam \pc|PC_out[40] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~157 (
// Equation(s):
// \adder1|Add0~157_sumout  = SUM(( \pc|PC_out [41] ) + ( GND ) + ( \adder1|Add0~154  ))
// \adder1|Add0~158  = CARRY(( \pc|PC_out [41] ) + ( GND ) + ( \adder1|Add0~154  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [41]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~157_sumout ),
	.cout(\adder1|Add0~158 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~157 .extended_lut = "off";
defparam \adder1|Add0~157 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~157 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[41] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[41] .is_wysiwyg = "true";
defparam \i1|a_out[41] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[41] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[41] .is_wysiwyg = "true";
defparam \i2|a[41] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~161 (
// Equation(s):
// \adder2|Add0~161_sumout  = SUM(( \i2|a [41] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~158  ))
// \adder2|Add0~162  = CARRY(( \i2|a [41] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [41]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~161_sumout ),
	.cout(\adder2|Add0~162 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~161 .extended_lut = "off";
defparam \adder2|Add0~161 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~161 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[41] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~161_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [41]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[41] .is_wysiwyg = "true";
defparam \i3|Adderout[41] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[41] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~157_sumout ),
	.asdata(\i3|Adderout [41]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[41] .is_wysiwyg = "true";
defparam \pc|PC_out[41] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~161 (
// Equation(s):
// \adder1|Add0~161_sumout  = SUM(( \pc|PC_out [42] ) + ( GND ) + ( \adder1|Add0~158  ))
// \adder1|Add0~162  = CARRY(( \pc|PC_out [42] ) + ( GND ) + ( \adder1|Add0~158  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [42]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~161_sumout ),
	.cout(\adder1|Add0~162 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~161 .extended_lut = "off";
defparam \adder1|Add0~161 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~161 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[42] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[42] .is_wysiwyg = "true";
defparam \i1|a_out[42] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[42] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[42] .is_wysiwyg = "true";
defparam \i2|a[42] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~165 (
// Equation(s):
// \adder2|Add0~165_sumout  = SUM(( \i2|a [42] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~162  ))
// \adder2|Add0~166  = CARRY(( \i2|a [42] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [42]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~165_sumout ),
	.cout(\adder2|Add0~166 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~165 .extended_lut = "off";
defparam \adder2|Add0~165 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~165 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[42] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~165_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [42]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[42] .is_wysiwyg = "true";
defparam \i3|Adderout[42] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[42] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~161_sumout ),
	.asdata(\i3|Adderout [42]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[42] .is_wysiwyg = "true";
defparam \pc|PC_out[42] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~165 (
// Equation(s):
// \adder1|Add0~165_sumout  = SUM(( \pc|PC_out [43] ) + ( GND ) + ( \adder1|Add0~162  ))
// \adder1|Add0~166  = CARRY(( \pc|PC_out [43] ) + ( GND ) + ( \adder1|Add0~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [43]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~165_sumout ),
	.cout(\adder1|Add0~166 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~165 .extended_lut = "off";
defparam \adder1|Add0~165 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~165 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[43] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[43] .is_wysiwyg = "true";
defparam \i1|a_out[43] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[43] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[43] .is_wysiwyg = "true";
defparam \i2|a[43] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~169 (
// Equation(s):
// \adder2|Add0~169_sumout  = SUM(( \i2|a [43] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~166  ))
// \adder2|Add0~170  = CARRY(( \i2|a [43] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [43]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~169_sumout ),
	.cout(\adder2|Add0~170 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~169 .extended_lut = "off";
defparam \adder2|Add0~169 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~169 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[43] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~169_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [43]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[43] .is_wysiwyg = "true";
defparam \i3|Adderout[43] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[43] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~165_sumout ),
	.asdata(\i3|Adderout [43]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[43] .is_wysiwyg = "true";
defparam \pc|PC_out[43] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~169 (
// Equation(s):
// \adder1|Add0~169_sumout  = SUM(( \pc|PC_out [44] ) + ( GND ) + ( \adder1|Add0~166  ))
// \adder1|Add0~170  = CARRY(( \pc|PC_out [44] ) + ( GND ) + ( \adder1|Add0~166  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [44]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~166 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~169_sumout ),
	.cout(\adder1|Add0~170 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~169 .extended_lut = "off";
defparam \adder1|Add0~169 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~169 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[44] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[44] .is_wysiwyg = "true";
defparam \i1|a_out[44] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[44] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[44] .is_wysiwyg = "true";
defparam \i2|a[44] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~173 (
// Equation(s):
// \adder2|Add0~173_sumout  = SUM(( \i2|a [44] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~170  ))
// \adder2|Add0~174  = CARRY(( \i2|a [44] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~170  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [44]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~173_sumout ),
	.cout(\adder2|Add0~174 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~173 .extended_lut = "off";
defparam \adder2|Add0~173 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~173 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[44] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~173_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [44]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[44] .is_wysiwyg = "true";
defparam \i3|Adderout[44] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[44] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~169_sumout ),
	.asdata(\i3|Adderout [44]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[44] .is_wysiwyg = "true";
defparam \pc|PC_out[44] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~173 (
// Equation(s):
// \adder1|Add0~173_sumout  = SUM(( \pc|PC_out [45] ) + ( GND ) + ( \adder1|Add0~170  ))
// \adder1|Add0~174  = CARRY(( \pc|PC_out [45] ) + ( GND ) + ( \adder1|Add0~170  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [45]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~170 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~173_sumout ),
	.cout(\adder1|Add0~174 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~173 .extended_lut = "off";
defparam \adder1|Add0~173 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~173 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[45] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[45] .is_wysiwyg = "true";
defparam \i1|a_out[45] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[45] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[45] .is_wysiwyg = "true";
defparam \i2|a[45] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~177 (
// Equation(s):
// \adder2|Add0~177_sumout  = SUM(( \i2|a [45] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~174  ))
// \adder2|Add0~178  = CARRY(( \i2|a [45] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [45]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~177_sumout ),
	.cout(\adder2|Add0~178 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~177 .extended_lut = "off";
defparam \adder2|Add0~177 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~177 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[45] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~177_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [45]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[45] .is_wysiwyg = "true";
defparam \i3|Adderout[45] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[45] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~173_sumout ),
	.asdata(\i3|Adderout [45]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[45] .is_wysiwyg = "true";
defparam \pc|PC_out[45] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~177 (
// Equation(s):
// \adder1|Add0~177_sumout  = SUM(( \pc|PC_out [46] ) + ( GND ) + ( \adder1|Add0~174  ))
// \adder1|Add0~178  = CARRY(( \pc|PC_out [46] ) + ( GND ) + ( \adder1|Add0~174  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [46]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~174 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~177_sumout ),
	.cout(\adder1|Add0~178 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~177 .extended_lut = "off";
defparam \adder1|Add0~177 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~177 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[46] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[46] .is_wysiwyg = "true";
defparam \i1|a_out[46] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[46] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[46] .is_wysiwyg = "true";
defparam \i2|a[46] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~181 (
// Equation(s):
// \adder2|Add0~181_sumout  = SUM(( \i2|a [46] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~178  ))
// \adder2|Add0~182  = CARRY(( \i2|a [46] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [46]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~181_sumout ),
	.cout(\adder2|Add0~182 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~181 .extended_lut = "off";
defparam \adder2|Add0~181 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~181 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[46] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~181_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [46]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[46] .is_wysiwyg = "true";
defparam \i3|Adderout[46] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[46] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~177_sumout ),
	.asdata(\i3|Adderout [46]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[46] .is_wysiwyg = "true";
defparam \pc|PC_out[46] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~181 (
// Equation(s):
// \adder1|Add0~181_sumout  = SUM(( \pc|PC_out [47] ) + ( GND ) + ( \adder1|Add0~178  ))
// \adder1|Add0~182  = CARRY(( \pc|PC_out [47] ) + ( GND ) + ( \adder1|Add0~178  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [47]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~178 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~181_sumout ),
	.cout(\adder1|Add0~182 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~181 .extended_lut = "off";
defparam \adder1|Add0~181 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~181 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[47] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[47] .is_wysiwyg = "true";
defparam \i1|a_out[47] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[47] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [47]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[47] .is_wysiwyg = "true";
defparam \i2|a[47] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~185 (
// Equation(s):
// \adder2|Add0~185_sumout  = SUM(( \i2|a [47] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~182  ))
// \adder2|Add0~186  = CARRY(( \i2|a [47] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [47]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~185_sumout ),
	.cout(\adder2|Add0~186 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~185 .extended_lut = "off";
defparam \adder2|Add0~185 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~185 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[47] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~185_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [47]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[47] .is_wysiwyg = "true";
defparam \i3|Adderout[47] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[47] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~181_sumout ),
	.asdata(\i3|Adderout [47]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[47] .is_wysiwyg = "true";
defparam \pc|PC_out[47] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~185 (
// Equation(s):
// \adder1|Add0~185_sumout  = SUM(( \pc|PC_out [48] ) + ( GND ) + ( \adder1|Add0~182  ))
// \adder1|Add0~186  = CARRY(( \pc|PC_out [48] ) + ( GND ) + ( \adder1|Add0~182  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [48]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~182 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~185_sumout ),
	.cout(\adder1|Add0~186 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~185 .extended_lut = "off";
defparam \adder1|Add0~185 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~185 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[48] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[48] .is_wysiwyg = "true";
defparam \i1|a_out[48] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[48] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [48]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[48] .is_wysiwyg = "true";
defparam \i2|a[48] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~189 (
// Equation(s):
// \adder2|Add0~189_sumout  = SUM(( \i2|a [48] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~186  ))
// \adder2|Add0~190  = CARRY(( \i2|a [48] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~186  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [48]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~189_sumout ),
	.cout(\adder2|Add0~190 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~189 .extended_lut = "off";
defparam \adder2|Add0~189 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~189 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[48] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~189_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [48]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[48] .is_wysiwyg = "true";
defparam \i3|Adderout[48] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[48] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~185_sumout ),
	.asdata(\i3|Adderout [48]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[48] .is_wysiwyg = "true";
defparam \pc|PC_out[48] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~189 (
// Equation(s):
// \adder1|Add0~189_sumout  = SUM(( \pc|PC_out [49] ) + ( GND ) + ( \adder1|Add0~186  ))
// \adder1|Add0~190  = CARRY(( \pc|PC_out [49] ) + ( GND ) + ( \adder1|Add0~186  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [49]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~186 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~189_sumout ),
	.cout(\adder1|Add0~190 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~189 .extended_lut = "off";
defparam \adder1|Add0~189 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~189 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[49] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[49] .is_wysiwyg = "true";
defparam \i1|a_out[49] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[49] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [49]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[49] .is_wysiwyg = "true";
defparam \i2|a[49] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~193 (
// Equation(s):
// \adder2|Add0~193_sumout  = SUM(( \i2|a [49] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~190  ))
// \adder2|Add0~194  = CARRY(( \i2|a [49] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~190  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [49]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~193_sumout ),
	.cout(\adder2|Add0~194 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~193 .extended_lut = "off";
defparam \adder2|Add0~193 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~193 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[49] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~193_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [49]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[49] .is_wysiwyg = "true";
defparam \i3|Adderout[49] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[49] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~189_sumout ),
	.asdata(\i3|Adderout [49]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[49] .is_wysiwyg = "true";
defparam \pc|PC_out[49] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~193 (
// Equation(s):
// \adder1|Add0~193_sumout  = SUM(( \pc|PC_out [50] ) + ( GND ) + ( \adder1|Add0~190  ))
// \adder1|Add0~194  = CARRY(( \pc|PC_out [50] ) + ( GND ) + ( \adder1|Add0~190  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [50]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~190 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~193_sumout ),
	.cout(\adder1|Add0~194 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~193 .extended_lut = "off";
defparam \adder1|Add0~193 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~193 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[50] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[50] .is_wysiwyg = "true";
defparam \i1|a_out[50] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[50] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [50]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[50] .is_wysiwyg = "true";
defparam \i2|a[50] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~197 (
// Equation(s):
// \adder2|Add0~197_sumout  = SUM(( \i2|a [50] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~194  ))
// \adder2|Add0~198  = CARRY(( \i2|a [50] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~194  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [50]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~197_sumout ),
	.cout(\adder2|Add0~198 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~197 .extended_lut = "off";
defparam \adder2|Add0~197 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~197 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[50] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~197_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [50]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[50] .is_wysiwyg = "true";
defparam \i3|Adderout[50] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[50] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~193_sumout ),
	.asdata(\i3|Adderout [50]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[50] .is_wysiwyg = "true";
defparam \pc|PC_out[50] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~197 (
// Equation(s):
// \adder1|Add0~197_sumout  = SUM(( \pc|PC_out [51] ) + ( GND ) + ( \adder1|Add0~194  ))
// \adder1|Add0~198  = CARRY(( \pc|PC_out [51] ) + ( GND ) + ( \adder1|Add0~194  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [51]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~194 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~197_sumout ),
	.cout(\adder1|Add0~198 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~197 .extended_lut = "off";
defparam \adder1|Add0~197 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~197 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[51] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[51] .is_wysiwyg = "true";
defparam \i1|a_out[51] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[51] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [51]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[51] .is_wysiwyg = "true";
defparam \i2|a[51] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~201 (
// Equation(s):
// \adder2|Add0~201_sumout  = SUM(( \i2|a [51] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~198  ))
// \adder2|Add0~202  = CARRY(( \i2|a [51] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [51]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~201_sumout ),
	.cout(\adder2|Add0~202 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~201 .extended_lut = "off";
defparam \adder2|Add0~201 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~201 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[51] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~201_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [51]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[51] .is_wysiwyg = "true";
defparam \i3|Adderout[51] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[51] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~197_sumout ),
	.asdata(\i3|Adderout [51]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[51] .is_wysiwyg = "true";
defparam \pc|PC_out[51] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~201 (
// Equation(s):
// \adder1|Add0~201_sumout  = SUM(( \pc|PC_out [52] ) + ( GND ) + ( \adder1|Add0~198  ))
// \adder1|Add0~202  = CARRY(( \pc|PC_out [52] ) + ( GND ) + ( \adder1|Add0~198  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [52]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~198 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~201_sumout ),
	.cout(\adder1|Add0~202 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~201 .extended_lut = "off";
defparam \adder1|Add0~201 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~201 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[52] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[52] .is_wysiwyg = "true";
defparam \i1|a_out[52] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[52] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [52]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[52] .is_wysiwyg = "true";
defparam \i2|a[52] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~205 (
// Equation(s):
// \adder2|Add0~205_sumout  = SUM(( \i2|a [52] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~202  ))
// \adder2|Add0~206  = CARRY(( \i2|a [52] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [52]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~205_sumout ),
	.cout(\adder2|Add0~206 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~205 .extended_lut = "off";
defparam \adder2|Add0~205 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~205 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[52] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~205_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [52]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[52] .is_wysiwyg = "true";
defparam \i3|Adderout[52] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[52] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~201_sumout ),
	.asdata(\i3|Adderout [52]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[52] .is_wysiwyg = "true";
defparam \pc|PC_out[52] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~205 (
// Equation(s):
// \adder1|Add0~205_sumout  = SUM(( \pc|PC_out [53] ) + ( GND ) + ( \adder1|Add0~202  ))
// \adder1|Add0~206  = CARRY(( \pc|PC_out [53] ) + ( GND ) + ( \adder1|Add0~202  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [53]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~202 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~205_sumout ),
	.cout(\adder1|Add0~206 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~205 .extended_lut = "off";
defparam \adder1|Add0~205 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~205 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[53] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[53] .is_wysiwyg = "true";
defparam \i1|a_out[53] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[53] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [53]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[53] .is_wysiwyg = "true";
defparam \i2|a[53] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~209 (
// Equation(s):
// \adder2|Add0~209_sumout  = SUM(( \i2|a [53] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~206  ))
// \adder2|Add0~210  = CARRY(( \i2|a [53] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~206  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [53]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~209_sumout ),
	.cout(\adder2|Add0~210 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~209 .extended_lut = "off";
defparam \adder2|Add0~209 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~209 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[53] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~209_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [53]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[53] .is_wysiwyg = "true";
defparam \i3|Adderout[53] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[53] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~205_sumout ),
	.asdata(\i3|Adderout [53]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[53] .is_wysiwyg = "true";
defparam \pc|PC_out[53] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~209 (
// Equation(s):
// \adder1|Add0~209_sumout  = SUM(( \pc|PC_out [54] ) + ( GND ) + ( \adder1|Add0~206  ))
// \adder1|Add0~210  = CARRY(( \pc|PC_out [54] ) + ( GND ) + ( \adder1|Add0~206  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [54]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~206 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~209_sumout ),
	.cout(\adder1|Add0~210 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~209 .extended_lut = "off";
defparam \adder1|Add0~209 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~209 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[54] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[54] .is_wysiwyg = "true";
defparam \i1|a_out[54] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[54] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [54]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[54] .is_wysiwyg = "true";
defparam \i2|a[54] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~213 (
// Equation(s):
// \adder2|Add0~213_sumout  = SUM(( \i2|a [54] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~210  ))
// \adder2|Add0~214  = CARRY(( \i2|a [54] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [54]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~213_sumout ),
	.cout(\adder2|Add0~214 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~213 .extended_lut = "off";
defparam \adder2|Add0~213 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~213 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[54] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~213_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [54]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[54] .is_wysiwyg = "true";
defparam \i3|Adderout[54] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[54] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~209_sumout ),
	.asdata(\i3|Adderout [54]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[54] .is_wysiwyg = "true";
defparam \pc|PC_out[54] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~213 (
// Equation(s):
// \adder1|Add0~213_sumout  = SUM(( \pc|PC_out [55] ) + ( GND ) + ( \adder1|Add0~210  ))
// \adder1|Add0~214  = CARRY(( \pc|PC_out [55] ) + ( GND ) + ( \adder1|Add0~210  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [55]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~210 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~213_sumout ),
	.cout(\adder1|Add0~214 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~213 .extended_lut = "off";
defparam \adder1|Add0~213 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~213 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[55] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[55] .is_wysiwyg = "true";
defparam \i1|a_out[55] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[55] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [55]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[55] .is_wysiwyg = "true";
defparam \i2|a[55] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~217 (
// Equation(s):
// \adder2|Add0~217_sumout  = SUM(( \i2|a [55] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~214  ))
// \adder2|Add0~218  = CARRY(( \i2|a [55] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~214  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [55]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~217_sumout ),
	.cout(\adder2|Add0~218 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~217 .extended_lut = "off";
defparam \adder2|Add0~217 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~217 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[55] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~217_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [55]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[55] .is_wysiwyg = "true";
defparam \i3|Adderout[55] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[55] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~213_sumout ),
	.asdata(\i3|Adderout [55]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[55] .is_wysiwyg = "true";
defparam \pc|PC_out[55] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~217 (
// Equation(s):
// \adder1|Add0~217_sumout  = SUM(( \pc|PC_out [56] ) + ( GND ) + ( \adder1|Add0~214  ))
// \adder1|Add0~218  = CARRY(( \pc|PC_out [56] ) + ( GND ) + ( \adder1|Add0~214  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [56]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~214 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~217_sumout ),
	.cout(\adder1|Add0~218 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~217 .extended_lut = "off";
defparam \adder1|Add0~217 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~217 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[56] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[56] .is_wysiwyg = "true";
defparam \i1|a_out[56] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[56] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [56]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[56] .is_wysiwyg = "true";
defparam \i2|a[56] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~221 (
// Equation(s):
// \adder2|Add0~221_sumout  = SUM(( \i2|a [56] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~218  ))
// \adder2|Add0~222  = CARRY(( \i2|a [56] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~218  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [56]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~221_sumout ),
	.cout(\adder2|Add0~222 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~221 .extended_lut = "off";
defparam \adder2|Add0~221 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~221 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[56] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~221_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [56]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[56] .is_wysiwyg = "true";
defparam \i3|Adderout[56] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[56] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~217_sumout ),
	.asdata(\i3|Adderout [56]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[56] .is_wysiwyg = "true";
defparam \pc|PC_out[56] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~221 (
// Equation(s):
// \adder1|Add0~221_sumout  = SUM(( \pc|PC_out [57] ) + ( GND ) + ( \adder1|Add0~218  ))
// \adder1|Add0~222  = CARRY(( \pc|PC_out [57] ) + ( GND ) + ( \adder1|Add0~218  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [57]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~218 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~221_sumout ),
	.cout(\adder1|Add0~222 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~221 .extended_lut = "off";
defparam \adder1|Add0~221 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~221 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[57] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[57] .is_wysiwyg = "true";
defparam \i1|a_out[57] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[57] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [57]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[57] .is_wysiwyg = "true";
defparam \i2|a[57] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~225 (
// Equation(s):
// \adder2|Add0~225_sumout  = SUM(( \i2|a [57] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~222  ))
// \adder2|Add0~226  = CARRY(( \i2|a [57] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [57]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~225_sumout ),
	.cout(\adder2|Add0~226 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~225 .extended_lut = "off";
defparam \adder2|Add0~225 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~225 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[57] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~225_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [57]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[57] .is_wysiwyg = "true";
defparam \i3|Adderout[57] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[57] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~221_sumout ),
	.asdata(\i3|Adderout [57]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[57] .is_wysiwyg = "true";
defparam \pc|PC_out[57] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~225 (
// Equation(s):
// \adder1|Add0~225_sumout  = SUM(( \pc|PC_out [58] ) + ( GND ) + ( \adder1|Add0~222  ))
// \adder1|Add0~226  = CARRY(( \pc|PC_out [58] ) + ( GND ) + ( \adder1|Add0~222  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [58]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~222 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~225_sumout ),
	.cout(\adder1|Add0~226 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~225 .extended_lut = "off";
defparam \adder1|Add0~225 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~225 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[58] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[58] .is_wysiwyg = "true";
defparam \i1|a_out[58] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[58] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [58]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[58] .is_wysiwyg = "true";
defparam \i2|a[58] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~229 (
// Equation(s):
// \adder2|Add0~229_sumout  = SUM(( \i2|a [58] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~226  ))
// \adder2|Add0~230  = CARRY(( \i2|a [58] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~226  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [58]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~229_sumout ),
	.cout(\adder2|Add0~230 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~229 .extended_lut = "off";
defparam \adder2|Add0~229 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~229 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[58] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~229_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [58]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[58] .is_wysiwyg = "true";
defparam \i3|Adderout[58] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[58] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~225_sumout ),
	.asdata(\i3|Adderout [58]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[58] .is_wysiwyg = "true";
defparam \pc|PC_out[58] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~229 (
// Equation(s):
// \adder1|Add0~229_sumout  = SUM(( \pc|PC_out [59] ) + ( GND ) + ( \adder1|Add0~226  ))
// \adder1|Add0~230  = CARRY(( \pc|PC_out [59] ) + ( GND ) + ( \adder1|Add0~226  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [59]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~226 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~229_sumout ),
	.cout(\adder1|Add0~230 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~229 .extended_lut = "off";
defparam \adder1|Add0~229 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~229 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[59] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[59] .is_wysiwyg = "true";
defparam \i1|a_out[59] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[59] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [59]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[59] .is_wysiwyg = "true";
defparam \i2|a[59] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~233 (
// Equation(s):
// \adder2|Add0~233_sumout  = SUM(( \i2|a [59] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~230  ))
// \adder2|Add0~234  = CARRY(( \i2|a [59] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~230  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [59]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~233_sumout ),
	.cout(\adder2|Add0~234 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~233 .extended_lut = "off";
defparam \adder2|Add0~233 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~233 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[59] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~233_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [59]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[59] .is_wysiwyg = "true";
defparam \i3|Adderout[59] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[59] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~229_sumout ),
	.asdata(\i3|Adderout [59]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[59] .is_wysiwyg = "true";
defparam \pc|PC_out[59] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~233 (
// Equation(s):
// \adder1|Add0~233_sumout  = SUM(( \pc|PC_out [60] ) + ( GND ) + ( \adder1|Add0~230  ))
// \adder1|Add0~234  = CARRY(( \pc|PC_out [60] ) + ( GND ) + ( \adder1|Add0~230  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [60]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~230 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~233_sumout ),
	.cout(\adder1|Add0~234 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~233 .extended_lut = "off";
defparam \adder1|Add0~233 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~233 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[60] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[60] .is_wysiwyg = "true";
defparam \i1|a_out[60] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[60] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [60]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[60] .is_wysiwyg = "true";
defparam \i2|a[60] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~237 (
// Equation(s):
// \adder2|Add0~237_sumout  = SUM(( \i2|a [60] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~234  ))
// \adder2|Add0~238  = CARRY(( \i2|a [60] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~234  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [60]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~237_sumout ),
	.cout(\adder2|Add0~238 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~237 .extended_lut = "off";
defparam \adder2|Add0~237 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~237 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[60] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~237_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [60]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[60] .is_wysiwyg = "true";
defparam \i3|Adderout[60] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[60] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~233_sumout ),
	.asdata(\i3|Adderout [60]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[60] .is_wysiwyg = "true";
defparam \pc|PC_out[60] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~237 (
// Equation(s):
// \adder1|Add0~237_sumout  = SUM(( \pc|PC_out [61] ) + ( GND ) + ( \adder1|Add0~234  ))
// \adder1|Add0~238  = CARRY(( \pc|PC_out [61] ) + ( GND ) + ( \adder1|Add0~234  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [61]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~234 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~237_sumout ),
	.cout(\adder1|Add0~238 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~237 .extended_lut = "off";
defparam \adder1|Add0~237 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~237 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[61] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[61] .is_wysiwyg = "true";
defparam \i1|a_out[61] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[61] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [61]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[61] .is_wysiwyg = "true";
defparam \i2|a[61] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~241 (
// Equation(s):
// \adder2|Add0~241_sumout  = SUM(( \i2|a [61] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~238  ))
// \adder2|Add0~242  = CARRY(( \i2|a [61] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~238  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [61]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~241_sumout ),
	.cout(\adder2|Add0~242 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~241 .extended_lut = "off";
defparam \adder2|Add0~241 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~241 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[61] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~241_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [61]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[61] .is_wysiwyg = "true";
defparam \i3|Adderout[61] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[61] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~237_sumout ),
	.asdata(\i3|Adderout [61]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[61] .is_wysiwyg = "true";
defparam \pc|PC_out[61] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~241 (
// Equation(s):
// \adder1|Add0~241_sumout  = SUM(( \pc|PC_out [62] ) + ( GND ) + ( \adder1|Add0~238  ))
// \adder1|Add0~242  = CARRY(( \pc|PC_out [62] ) + ( GND ) + ( \adder1|Add0~238  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [62]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~238 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~241_sumout ),
	.cout(\adder1|Add0~242 ),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~241 .extended_lut = "off";
defparam \adder1|Add0~241 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~241 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[62] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[62] .is_wysiwyg = "true";
defparam \i1|a_out[62] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[62] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [62]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[62] .is_wysiwyg = "true";
defparam \i2|a[62] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~245 (
// Equation(s):
// \adder2|Add0~245_sumout  = SUM(( \i2|a [62] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~242  ))
// \adder2|Add0~246  = CARRY(( \i2|a [62] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~242  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [62]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~245_sumout ),
	.cout(\adder2|Add0~246 ),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~245 .extended_lut = "off";
defparam \adder2|Add0~245 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~245 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[62] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~245_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [62]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[62] .is_wysiwyg = "true";
defparam \i3|Adderout[62] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[62] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~241_sumout ),
	.asdata(\i3|Adderout [62]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[62] .is_wysiwyg = "true";
defparam \pc|PC_out[62] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder1|Add0~245 (
// Equation(s):
// \adder1|Add0~245_sumout  = SUM(( \pc|PC_out [63] ) + ( GND ) + ( \adder1|Add0~242  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|PC_out [63]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\adder1|Add0~242 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder1|Add0~245_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder1|Add0~245 .extended_lut = "off";
defparam \adder1|Add0~245 .lut_mask = 64'h0000FFFF000000FF;
defparam \adder1|Add0~245 .shared_arith = "off";
// synopsys translate_on

dffeas \i1|a_out[63] (
	.clk(\clk~input_o ),
	.d(\pc|PC_out [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(\i1|inst[12]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i1|a_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i1|a_out[63] .is_wysiwyg = "true";
defparam \i1|a_out[63] .power_up = "low";
// synopsys translate_on

dffeas \i2|a[63] (
	.clk(\clk~input_o ),
	.d(\i1|a_out [63]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2|a [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i2|a[63] .is_wysiwyg = "true";
defparam \i2|a[63] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \adder2|Add0~249 (
// Equation(s):
// \adder2|Add0~249_sumout  = SUM(( \i2|a [63] ) + ( \i2|imm_data [11] ) + ( \adder2|Add0~246  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\i2|a [63]),
	.datae(gnd),
	.dataf(!\i2|imm_data [11]),
	.datag(gnd),
	.cin(\adder2|Add0~246 ),
	.sharein(gnd),
	.combout(),
	.sumout(\adder2|Add0~249_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adder2|Add0~249 .extended_lut = "off";
defparam \adder2|Add0~249 .lut_mask = 64'h0000FF00000000FF;
defparam \adder2|Add0~249 .shared_arith = "off";
// synopsys translate_on

dffeas \i3|Adderout[63] (
	.clk(\clk~input_o ),
	.d(\adder2|Add0~249_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i1|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i3|Adderout [63]),
	.prn(vcc));
// synopsys translate_off
defparam \i3|Adderout[63] .is_wysiwyg = "true";
defparam \i3|Adderout[63] .power_up = "low";
// synopsys translate_on

dffeas \pc|PC_out[63] (
	.clk(\clk~input_o ),
	.d(\adder1|Add0~245_sumout ),
	.asdata(\i3|Adderout [63]),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb~0_combout ),
	.ena(\hu|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_out[63] .is_wysiwyg = "true";
defparam \pc|PC_out[63] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][0] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][0] .is_wysiwyg = "true";
defparam \regfile|registers[8][0] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][1] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][1] .is_wysiwyg = "true";
defparam \regfile|registers[8][1] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][2] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][2] .is_wysiwyg = "true";
defparam \regfile|registers[8][2] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][4] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][4] .is_wysiwyg = "true";
defparam \regfile|registers[8][4] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][5] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][5] .is_wysiwyg = "true";
defparam \regfile|registers[8][5] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][6] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][6] .is_wysiwyg = "true";
defparam \regfile|registers[8][6] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][7] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][7] .is_wysiwyg = "true";
defparam \regfile|registers[8][7] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][8] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][8] .is_wysiwyg = "true";
defparam \regfile|registers[8][8] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][9] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][9] .is_wysiwyg = "true";
defparam \regfile|registers[8][9] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][10] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][10] .is_wysiwyg = "true";
defparam \regfile|registers[8][10] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][11] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][11] .is_wysiwyg = "true";
defparam \regfile|registers[8][11] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][12] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][12] .is_wysiwyg = "true";
defparam \regfile|registers[8][12] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][13] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][13] .is_wysiwyg = "true";
defparam \regfile|registers[8][13] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][14] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][14] .is_wysiwyg = "true";
defparam \regfile|registers[8][14] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][15] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][15] .is_wysiwyg = "true";
defparam \regfile|registers[8][15] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][16] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][16] .is_wysiwyg = "true";
defparam \regfile|registers[8][16] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][17] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][17] .is_wysiwyg = "true";
defparam \regfile|registers[8][17] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][18] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][18] .is_wysiwyg = "true";
defparam \regfile|registers[8][18] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][19] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][19] .is_wysiwyg = "true";
defparam \regfile|registers[8][19] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][20] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][20] .is_wysiwyg = "true";
defparam \regfile|registers[8][20] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][21] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][21] .is_wysiwyg = "true";
defparam \regfile|registers[8][21] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][22] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][22] .is_wysiwyg = "true";
defparam \regfile|registers[8][22] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][23] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][23] .is_wysiwyg = "true";
defparam \regfile|registers[8][23] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][24] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][24] .is_wysiwyg = "true";
defparam \regfile|registers[8][24] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][25] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][25] .is_wysiwyg = "true";
defparam \regfile|registers[8][25] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][26] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][26] .is_wysiwyg = "true";
defparam \regfile|registers[8][26] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][27] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][27] .is_wysiwyg = "true";
defparam \regfile|registers[8][27] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][28] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][28] .is_wysiwyg = "true";
defparam \regfile|registers[8][28] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][29] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][29] .is_wysiwyg = "true";
defparam \regfile|registers[8][29] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][30] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][30] .is_wysiwyg = "true";
defparam \regfile|registers[8][30] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][31] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][31] .is_wysiwyg = "true";
defparam \regfile|registers[8][31] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][32] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[32]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][32] .is_wysiwyg = "true";
defparam \regfile|registers[8][32] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][33] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[33]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][33] .is_wysiwyg = "true";
defparam \regfile|registers[8][33] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][34] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[34]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][34] .is_wysiwyg = "true";
defparam \regfile|registers[8][34] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][35] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[35]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][35] .is_wysiwyg = "true";
defparam \regfile|registers[8][35] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][36] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[36]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][36] .is_wysiwyg = "true";
defparam \regfile|registers[8][36] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][37] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[37]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][37] .is_wysiwyg = "true";
defparam \regfile|registers[8][37] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][38] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[38]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][38] .is_wysiwyg = "true";
defparam \regfile|registers[8][38] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][39] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[39]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][39] .is_wysiwyg = "true";
defparam \regfile|registers[8][39] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][40] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[40]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][40] .is_wysiwyg = "true";
defparam \regfile|registers[8][40] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][41] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[41]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][41] .is_wysiwyg = "true";
defparam \regfile|registers[8][41] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][42] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[42]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][42] .is_wysiwyg = "true";
defparam \regfile|registers[8][42] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][43] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[43]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][43] .is_wysiwyg = "true";
defparam \regfile|registers[8][43] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][44] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[44]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][44] .is_wysiwyg = "true";
defparam \regfile|registers[8][44] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][45] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[45]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][45] .is_wysiwyg = "true";
defparam \regfile|registers[8][45] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][46] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[46]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][46] .is_wysiwyg = "true";
defparam \regfile|registers[8][46] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][47] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[47]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][47] .is_wysiwyg = "true";
defparam \regfile|registers[8][47] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][48] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[48]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][48] .is_wysiwyg = "true";
defparam \regfile|registers[8][48] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][49] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[49]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][49] .is_wysiwyg = "true";
defparam \regfile|registers[8][49] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][50] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[50]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][50] .is_wysiwyg = "true";
defparam \regfile|registers[8][50] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][51] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[51]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][51] .is_wysiwyg = "true";
defparam \regfile|registers[8][51] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][52] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[52]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][52] .is_wysiwyg = "true";
defparam \regfile|registers[8][52] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][53] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[53]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][53] .is_wysiwyg = "true";
defparam \regfile|registers[8][53] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][54] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[54]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][54] .is_wysiwyg = "true";
defparam \regfile|registers[8][54] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][55] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[55]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][55] .is_wysiwyg = "true";
defparam \regfile|registers[8][55] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][56] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[56]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][56] .is_wysiwyg = "true";
defparam \regfile|registers[8][56] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][57] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[57]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][57] .is_wysiwyg = "true";
defparam \regfile|registers[8][57] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][58] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[58]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][58] .is_wysiwyg = "true";
defparam \regfile|registers[8][58] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][59] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[59]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][59] .is_wysiwyg = "true";
defparam \regfile|registers[8][59] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][60] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[60]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][60] .is_wysiwyg = "true";
defparam \regfile|registers[8][60] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][61] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[61]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][61] .is_wysiwyg = "true";
defparam \regfile|registers[8][61] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][62] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[62]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][62] .is_wysiwyg = "true";
defparam \regfile|registers[8][62] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[8][63] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[63]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[8][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[8][63] .is_wysiwyg = "true";
defparam \regfile|registers[8][63] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[18][0] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[18][0] .is_wysiwyg = "true";
defparam \regfile|registers[18][0] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][0] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][0] .is_wysiwyg = "true";
defparam \regfile|registers[19][0] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][1] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][1] .is_wysiwyg = "true";
defparam \regfile|registers[19][1] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][2] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][2] .is_wysiwyg = "true";
defparam \regfile|registers[19][2] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][4] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][4] .is_wysiwyg = "true";
defparam \regfile|registers[19][4] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][5] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][5] .is_wysiwyg = "true";
defparam \regfile|registers[19][5] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][6] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][6] .is_wysiwyg = "true";
defparam \regfile|registers[19][6] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][7] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][7] .is_wysiwyg = "true";
defparam \regfile|registers[19][7] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][8] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][8] .is_wysiwyg = "true";
defparam \regfile|registers[19][8] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][9] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][9] .is_wysiwyg = "true";
defparam \regfile|registers[19][9] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][10] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][10] .is_wysiwyg = "true";
defparam \regfile|registers[19][10] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][11] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][11] .is_wysiwyg = "true";
defparam \regfile|registers[19][11] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][12] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][12] .is_wysiwyg = "true";
defparam \regfile|registers[19][12] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][13] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][13] .is_wysiwyg = "true";
defparam \regfile|registers[19][13] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][14] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][14] .is_wysiwyg = "true";
defparam \regfile|registers[19][14] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][15] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][15] .is_wysiwyg = "true";
defparam \regfile|registers[19][15] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][16] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][16] .is_wysiwyg = "true";
defparam \regfile|registers[19][16] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][17] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][17] .is_wysiwyg = "true";
defparam \regfile|registers[19][17] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][18] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][18] .is_wysiwyg = "true";
defparam \regfile|registers[19][18] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][19] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][19] .is_wysiwyg = "true";
defparam \regfile|registers[19][19] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][20] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][20] .is_wysiwyg = "true";
defparam \regfile|registers[19][20] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][21] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][21] .is_wysiwyg = "true";
defparam \regfile|registers[19][21] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][22] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][22] .is_wysiwyg = "true";
defparam \regfile|registers[19][22] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][23] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][23] .is_wysiwyg = "true";
defparam \regfile|registers[19][23] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][24] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][24] .is_wysiwyg = "true";
defparam \regfile|registers[19][24] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][25] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][25] .is_wysiwyg = "true";
defparam \regfile|registers[19][25] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][26] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][26] .is_wysiwyg = "true";
defparam \regfile|registers[19][26] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][27] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][27] .is_wysiwyg = "true";
defparam \regfile|registers[19][27] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][28] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][28] .is_wysiwyg = "true";
defparam \regfile|registers[19][28] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][29] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][29] .is_wysiwyg = "true";
defparam \regfile|registers[19][29] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][30] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][30] .is_wysiwyg = "true";
defparam \regfile|registers[19][30] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][31] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][31] .is_wysiwyg = "true";
defparam \regfile|registers[19][31] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][32] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[32]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][32] .is_wysiwyg = "true";
defparam \regfile|registers[19][32] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][33] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[33]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][33] .is_wysiwyg = "true";
defparam \regfile|registers[19][33] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][34] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[34]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][34] .is_wysiwyg = "true";
defparam \regfile|registers[19][34] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][35] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[35]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][35] .is_wysiwyg = "true";
defparam \regfile|registers[19][35] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][36] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[36]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][36] .is_wysiwyg = "true";
defparam \regfile|registers[19][36] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][37] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[37]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][37] .is_wysiwyg = "true";
defparam \regfile|registers[19][37] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][38] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[38]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][38] .is_wysiwyg = "true";
defparam \regfile|registers[19][38] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][39] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[39]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][39] .is_wysiwyg = "true";
defparam \regfile|registers[19][39] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][40] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[40]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][40] .is_wysiwyg = "true";
defparam \regfile|registers[19][40] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][41] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[41]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][41] .is_wysiwyg = "true";
defparam \regfile|registers[19][41] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][42] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[42]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][42] .is_wysiwyg = "true";
defparam \regfile|registers[19][42] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][43] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[43]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][43] .is_wysiwyg = "true";
defparam \regfile|registers[19][43] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][44] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[44]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][44] .is_wysiwyg = "true";
defparam \regfile|registers[19][44] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][45] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[45]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][45] .is_wysiwyg = "true";
defparam \regfile|registers[19][45] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][46] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[46]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][46] .is_wysiwyg = "true";
defparam \regfile|registers[19][46] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][47] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[47]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][47] .is_wysiwyg = "true";
defparam \regfile|registers[19][47] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][48] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[48]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][48] .is_wysiwyg = "true";
defparam \regfile|registers[19][48] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][49] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[49]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][49] .is_wysiwyg = "true";
defparam \regfile|registers[19][49] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][50] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[50]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][50] .is_wysiwyg = "true";
defparam \regfile|registers[19][50] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][51] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[51]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][51] .is_wysiwyg = "true";
defparam \regfile|registers[19][51] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][52] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[52]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][52] .is_wysiwyg = "true";
defparam \regfile|registers[19][52] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][53] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[53]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][53] .is_wysiwyg = "true";
defparam \regfile|registers[19][53] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][54] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[54]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][54] .is_wysiwyg = "true";
defparam \regfile|registers[19][54] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][55] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[55]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][55] .is_wysiwyg = "true";
defparam \regfile|registers[19][55] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][56] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[56]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][56] .is_wysiwyg = "true";
defparam \regfile|registers[19][56] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][57] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[57]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][57] .is_wysiwyg = "true";
defparam \regfile|registers[19][57] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][58] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[58]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][58] .is_wysiwyg = "true";
defparam \regfile|registers[19][58] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][59] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[59]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][59] .is_wysiwyg = "true";
defparam \regfile|registers[19][59] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][60] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[60]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][60] .is_wysiwyg = "true";
defparam \regfile|registers[19][60] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][61] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[61]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][61] .is_wysiwyg = "true";
defparam \regfile|registers[19][61] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][62] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[62]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][62] .is_wysiwyg = "true";
defparam \regfile|registers[19][62] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[19][63] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[63]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[19][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[19][63] .is_wysiwyg = "true";
defparam \regfile|registers[19][63] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][0] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][0] .is_wysiwyg = "true";
defparam \regfile|registers[20][0] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][1] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][1] .is_wysiwyg = "true";
defparam \regfile|registers[20][1] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][2] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][2] .is_wysiwyg = "true";
defparam \regfile|registers[20][2] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][4] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][4] .is_wysiwyg = "true";
defparam \regfile|registers[20][4] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][5] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][5] .is_wysiwyg = "true";
defparam \regfile|registers[20][5] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][6] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][6] .is_wysiwyg = "true";
defparam \regfile|registers[20][6] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][7] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][7] .is_wysiwyg = "true";
defparam \regfile|registers[20][7] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][8] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][8] .is_wysiwyg = "true";
defparam \regfile|registers[20][8] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][9] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][9] .is_wysiwyg = "true";
defparam \regfile|registers[20][9] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][10] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][10] .is_wysiwyg = "true";
defparam \regfile|registers[20][10] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][11] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][11] .is_wysiwyg = "true";
defparam \regfile|registers[20][11] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][12] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][12] .is_wysiwyg = "true";
defparam \regfile|registers[20][12] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][13] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][13] .is_wysiwyg = "true";
defparam \regfile|registers[20][13] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][14] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][14] .is_wysiwyg = "true";
defparam \regfile|registers[20][14] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][15] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][15] .is_wysiwyg = "true";
defparam \regfile|registers[20][15] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][16] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][16] .is_wysiwyg = "true";
defparam \regfile|registers[20][16] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][17] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][17] .is_wysiwyg = "true";
defparam \regfile|registers[20][17] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][18] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][18] .is_wysiwyg = "true";
defparam \regfile|registers[20][18] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][19] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][19] .is_wysiwyg = "true";
defparam \regfile|registers[20][19] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][20] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][20] .is_wysiwyg = "true";
defparam \regfile|registers[20][20] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][21] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][21] .is_wysiwyg = "true";
defparam \regfile|registers[20][21] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][22] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][22] .is_wysiwyg = "true";
defparam \regfile|registers[20][22] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][23] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][23] .is_wysiwyg = "true";
defparam \regfile|registers[20][23] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][24] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][24] .is_wysiwyg = "true";
defparam \regfile|registers[20][24] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][25] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][25] .is_wysiwyg = "true";
defparam \regfile|registers[20][25] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][26] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][26] .is_wysiwyg = "true";
defparam \regfile|registers[20][26] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][27] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][27] .is_wysiwyg = "true";
defparam \regfile|registers[20][27] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][28] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][28] .is_wysiwyg = "true";
defparam \regfile|registers[20][28] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][29] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][29] .is_wysiwyg = "true";
defparam \regfile|registers[20][29] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][30] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][30] .is_wysiwyg = "true";
defparam \regfile|registers[20][30] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][31] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][31] .is_wysiwyg = "true";
defparam \regfile|registers[20][31] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][32] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[32]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][32] .is_wysiwyg = "true";
defparam \regfile|registers[20][32] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][33] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[33]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][33] .is_wysiwyg = "true";
defparam \regfile|registers[20][33] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][34] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[34]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][34] .is_wysiwyg = "true";
defparam \regfile|registers[20][34] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][35] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[35]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][35] .is_wysiwyg = "true";
defparam \regfile|registers[20][35] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][36] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[36]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][36] .is_wysiwyg = "true";
defparam \regfile|registers[20][36] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][37] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[37]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][37] .is_wysiwyg = "true";
defparam \regfile|registers[20][37] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][38] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[38]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][38] .is_wysiwyg = "true";
defparam \regfile|registers[20][38] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][39] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[39]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][39] .is_wysiwyg = "true";
defparam \regfile|registers[20][39] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][40] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[40]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][40] .is_wysiwyg = "true";
defparam \regfile|registers[20][40] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][41] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[41]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][41] .is_wysiwyg = "true";
defparam \regfile|registers[20][41] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][42] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[42]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][42] .is_wysiwyg = "true";
defparam \regfile|registers[20][42] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][43] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[43]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][43] .is_wysiwyg = "true";
defparam \regfile|registers[20][43] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][44] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[44]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][44] .is_wysiwyg = "true";
defparam \regfile|registers[20][44] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][45] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[45]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][45] .is_wysiwyg = "true";
defparam \regfile|registers[20][45] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][46] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[46]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][46] .is_wysiwyg = "true";
defparam \regfile|registers[20][46] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][47] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[47]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][47] .is_wysiwyg = "true";
defparam \regfile|registers[20][47] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][48] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[48]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][48] .is_wysiwyg = "true";
defparam \regfile|registers[20][48] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][49] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[49]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][49] .is_wysiwyg = "true";
defparam \regfile|registers[20][49] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][50] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[50]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][50] .is_wysiwyg = "true";
defparam \regfile|registers[20][50] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][51] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[51]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][51] .is_wysiwyg = "true";
defparam \regfile|registers[20][51] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][52] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[52]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][52] .is_wysiwyg = "true";
defparam \regfile|registers[20][52] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][53] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[53]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][53] .is_wysiwyg = "true";
defparam \regfile|registers[20][53] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][54] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[54]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][54] .is_wysiwyg = "true";
defparam \regfile|registers[20][54] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][55] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[55]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][55] .is_wysiwyg = "true";
defparam \regfile|registers[20][55] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][56] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[56]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][56] .is_wysiwyg = "true";
defparam \regfile|registers[20][56] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][57] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[57]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][57] .is_wysiwyg = "true";
defparam \regfile|registers[20][57] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][58] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[58]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][58] .is_wysiwyg = "true";
defparam \regfile|registers[20][58] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][59] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[59]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][59] .is_wysiwyg = "true";
defparam \regfile|registers[20][59] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][60] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[60]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][60] .is_wysiwyg = "true";
defparam \regfile|registers[20][60] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][61] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[61]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][61] .is_wysiwyg = "true";
defparam \regfile|registers[20][61] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][62] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[62]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][62] .is_wysiwyg = "true";
defparam \regfile|registers[20][62] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[20][63] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[63]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[20][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[20][63] .is_wysiwyg = "true";
defparam \regfile|registers[20][63] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][0] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][0] .is_wysiwyg = "true";
defparam \regfile|registers[26][0] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][1] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][1] .is_wysiwyg = "true";
defparam \regfile|registers[26][1] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][2] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][2] .is_wysiwyg = "true";
defparam \regfile|registers[26][2] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][4] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][4] .is_wysiwyg = "true";
defparam \regfile|registers[26][4] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][5] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][5] .is_wysiwyg = "true";
defparam \regfile|registers[26][5] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][6] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][6] .is_wysiwyg = "true";
defparam \regfile|registers[26][6] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][7] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][7] .is_wysiwyg = "true";
defparam \regfile|registers[26][7] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][8] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][8] .is_wysiwyg = "true";
defparam \regfile|registers[26][8] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][9] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][9] .is_wysiwyg = "true";
defparam \regfile|registers[26][9] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][10] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][10] .is_wysiwyg = "true";
defparam \regfile|registers[26][10] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][11] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][11] .is_wysiwyg = "true";
defparam \regfile|registers[26][11] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][12] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][12] .is_wysiwyg = "true";
defparam \regfile|registers[26][12] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][13] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][13] .is_wysiwyg = "true";
defparam \regfile|registers[26][13] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][14] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][14] .is_wysiwyg = "true";
defparam \regfile|registers[26][14] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][15] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][15] .is_wysiwyg = "true";
defparam \regfile|registers[26][15] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][16] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][16] .is_wysiwyg = "true";
defparam \regfile|registers[26][16] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][17] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][17] .is_wysiwyg = "true";
defparam \regfile|registers[26][17] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][18] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][18] .is_wysiwyg = "true";
defparam \regfile|registers[26][18] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][19] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][19] .is_wysiwyg = "true";
defparam \regfile|registers[26][19] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][20] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][20] .is_wysiwyg = "true";
defparam \regfile|registers[26][20] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][21] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][21] .is_wysiwyg = "true";
defparam \regfile|registers[26][21] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][22] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][22] .is_wysiwyg = "true";
defparam \regfile|registers[26][22] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][23] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][23] .is_wysiwyg = "true";
defparam \regfile|registers[26][23] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][24] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][24] .is_wysiwyg = "true";
defparam \regfile|registers[26][24] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][25] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][25] .is_wysiwyg = "true";
defparam \regfile|registers[26][25] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][26] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][26] .is_wysiwyg = "true";
defparam \regfile|registers[26][26] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][27] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][27] .is_wysiwyg = "true";
defparam \regfile|registers[26][27] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][28] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][28] .is_wysiwyg = "true";
defparam \regfile|registers[26][28] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][29] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][29] .is_wysiwyg = "true";
defparam \regfile|registers[26][29] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][30] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][30] .is_wysiwyg = "true";
defparam \regfile|registers[26][30] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][31] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][31] .is_wysiwyg = "true";
defparam \regfile|registers[26][31] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][32] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[32]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][32] .is_wysiwyg = "true";
defparam \regfile|registers[26][32] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][33] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[33]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][33] .is_wysiwyg = "true";
defparam \regfile|registers[26][33] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][34] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[34]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][34] .is_wysiwyg = "true";
defparam \regfile|registers[26][34] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][35] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[35]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][35] .is_wysiwyg = "true";
defparam \regfile|registers[26][35] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][36] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[36]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][36] .is_wysiwyg = "true";
defparam \regfile|registers[26][36] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][37] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[37]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][37] .is_wysiwyg = "true";
defparam \regfile|registers[26][37] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][38] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[38]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][38] .is_wysiwyg = "true";
defparam \regfile|registers[26][38] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][39] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[39]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][39] .is_wysiwyg = "true";
defparam \regfile|registers[26][39] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][40] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[40]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][40] .is_wysiwyg = "true";
defparam \regfile|registers[26][40] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][41] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[41]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][41] .is_wysiwyg = "true";
defparam \regfile|registers[26][41] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][42] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[42]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][42] .is_wysiwyg = "true";
defparam \regfile|registers[26][42] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][43] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[43]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][43] .is_wysiwyg = "true";
defparam \regfile|registers[26][43] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][44] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[44]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][44] .is_wysiwyg = "true";
defparam \regfile|registers[26][44] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][45] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[45]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][45] .is_wysiwyg = "true";
defparam \regfile|registers[26][45] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][46] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[46]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][46] .is_wysiwyg = "true";
defparam \regfile|registers[26][46] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][47] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[47]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][47] .is_wysiwyg = "true";
defparam \regfile|registers[26][47] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][48] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[48]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][48] .is_wysiwyg = "true";
defparam \regfile|registers[26][48] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][49] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[49]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][49] .is_wysiwyg = "true";
defparam \regfile|registers[26][49] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][50] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[50]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][50] .is_wysiwyg = "true";
defparam \regfile|registers[26][50] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][51] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[51]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][51] .is_wysiwyg = "true";
defparam \regfile|registers[26][51] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][52] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[52]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][52] .is_wysiwyg = "true";
defparam \regfile|registers[26][52] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][53] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[53]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][53] .is_wysiwyg = "true";
defparam \regfile|registers[26][53] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][54] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[54]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][54] .is_wysiwyg = "true";
defparam \regfile|registers[26][54] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][55] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[55]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][55] .is_wysiwyg = "true";
defparam \regfile|registers[26][55] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][56] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[56]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][56] .is_wysiwyg = "true";
defparam \regfile|registers[26][56] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][57] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[57]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][57] .is_wysiwyg = "true";
defparam \regfile|registers[26][57] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][58] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[58]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][58] .is_wysiwyg = "true";
defparam \regfile|registers[26][58] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][59] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[59]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][59] .is_wysiwyg = "true";
defparam \regfile|registers[26][59] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][60] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[60]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][60] .is_wysiwyg = "true";
defparam \regfile|registers[26][60] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][61] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[61]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][61] .is_wysiwyg = "true";
defparam \regfile|registers[26][61] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][62] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[62]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][62] .is_wysiwyg = "true";
defparam \regfile|registers[26][62] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[26][63] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[63]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[26][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[26][63] .is_wysiwyg = "true";
defparam \regfile|registers[26][63] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][0] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][0] .is_wysiwyg = "true";
defparam \regfile|registers[27][0] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][1] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][1] .is_wysiwyg = "true";
defparam \regfile|registers[27][1] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][2] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][2] .is_wysiwyg = "true";
defparam \regfile|registers[27][2] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][4] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][4] .is_wysiwyg = "true";
defparam \regfile|registers[27][4] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][5] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][5] .is_wysiwyg = "true";
defparam \regfile|registers[27][5] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][6] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][6] .is_wysiwyg = "true";
defparam \regfile|registers[27][6] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][7] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][7] .is_wysiwyg = "true";
defparam \regfile|registers[27][7] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][8] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][8] .is_wysiwyg = "true";
defparam \regfile|registers[27][8] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][9] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][9] .is_wysiwyg = "true";
defparam \regfile|registers[27][9] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][10] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][10] .is_wysiwyg = "true";
defparam \regfile|registers[27][10] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][11] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][11] .is_wysiwyg = "true";
defparam \regfile|registers[27][11] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][12] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][12] .is_wysiwyg = "true";
defparam \regfile|registers[27][12] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][13] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][13] .is_wysiwyg = "true";
defparam \regfile|registers[27][13] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][14] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][14] .is_wysiwyg = "true";
defparam \regfile|registers[27][14] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][15] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][15] .is_wysiwyg = "true";
defparam \regfile|registers[27][15] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][16] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][16] .is_wysiwyg = "true";
defparam \regfile|registers[27][16] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][17] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][17] .is_wysiwyg = "true";
defparam \regfile|registers[27][17] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][18] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][18] .is_wysiwyg = "true";
defparam \regfile|registers[27][18] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][19] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][19] .is_wysiwyg = "true";
defparam \regfile|registers[27][19] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][20] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][20] .is_wysiwyg = "true";
defparam \regfile|registers[27][20] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][21] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][21] .is_wysiwyg = "true";
defparam \regfile|registers[27][21] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][22] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][22] .is_wysiwyg = "true";
defparam \regfile|registers[27][22] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][23] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][23] .is_wysiwyg = "true";
defparam \regfile|registers[27][23] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][24] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][24] .is_wysiwyg = "true";
defparam \regfile|registers[27][24] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][25] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][25] .is_wysiwyg = "true";
defparam \regfile|registers[27][25] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][26] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][26] .is_wysiwyg = "true";
defparam \regfile|registers[27][26] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][27] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][27] .is_wysiwyg = "true";
defparam \regfile|registers[27][27] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][28] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][28] .is_wysiwyg = "true";
defparam \regfile|registers[27][28] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][29] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][29] .is_wysiwyg = "true";
defparam \regfile|registers[27][29] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][30] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][30] .is_wysiwyg = "true";
defparam \regfile|registers[27][30] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][31] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][31] .is_wysiwyg = "true";
defparam \regfile|registers[27][31] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][32] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[32]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][32] .is_wysiwyg = "true";
defparam \regfile|registers[27][32] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][33] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[33]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][33] .is_wysiwyg = "true";
defparam \regfile|registers[27][33] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][34] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[34]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][34] .is_wysiwyg = "true";
defparam \regfile|registers[27][34] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][35] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[35]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][35]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][35] .is_wysiwyg = "true";
defparam \regfile|registers[27][35] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][36] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[36]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][36]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][36] .is_wysiwyg = "true";
defparam \regfile|registers[27][36] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][37] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[37]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][37]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][37] .is_wysiwyg = "true";
defparam \regfile|registers[27][37] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][38] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[38]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][38]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][38] .is_wysiwyg = "true";
defparam \regfile|registers[27][38] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][39] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[39]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][39]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][39] .is_wysiwyg = "true";
defparam \regfile|registers[27][39] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][40] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[40]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][40]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][40] .is_wysiwyg = "true";
defparam \regfile|registers[27][40] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][41] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[41]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][41]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][41] .is_wysiwyg = "true";
defparam \regfile|registers[27][41] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][42] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[42]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][42]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][42] .is_wysiwyg = "true";
defparam \regfile|registers[27][42] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][43] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[43]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][43]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][43] .is_wysiwyg = "true";
defparam \regfile|registers[27][43] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][44] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[44]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][44]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][44] .is_wysiwyg = "true";
defparam \regfile|registers[27][44] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][45] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[45]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][45]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][45] .is_wysiwyg = "true";
defparam \regfile|registers[27][45] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][46] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[46]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][46]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][46] .is_wysiwyg = "true";
defparam \regfile|registers[27][46] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][47] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[47]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][47]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][47] .is_wysiwyg = "true";
defparam \regfile|registers[27][47] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][48] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[48]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][48]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][48] .is_wysiwyg = "true";
defparam \regfile|registers[27][48] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][49] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[49]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][49]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][49] .is_wysiwyg = "true";
defparam \regfile|registers[27][49] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][50] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[50]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][50]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][50] .is_wysiwyg = "true";
defparam \regfile|registers[27][50] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][51] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[51]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][51]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][51] .is_wysiwyg = "true";
defparam \regfile|registers[27][51] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][52] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[52]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][52]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][52] .is_wysiwyg = "true";
defparam \regfile|registers[27][52] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][53] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[53]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][53]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][53] .is_wysiwyg = "true";
defparam \regfile|registers[27][53] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][54] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[54]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][54]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][54] .is_wysiwyg = "true";
defparam \regfile|registers[27][54] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][55] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[55]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][55]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][55] .is_wysiwyg = "true";
defparam \regfile|registers[27][55] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][56] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[56]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][56]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][56] .is_wysiwyg = "true";
defparam \regfile|registers[27][56] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][57] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[57]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][57] .is_wysiwyg = "true";
defparam \regfile|registers[27][57] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][58] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[58]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][58]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][58] .is_wysiwyg = "true";
defparam \regfile|registers[27][58] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][59] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[59]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][59]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][59] .is_wysiwyg = "true";
defparam \regfile|registers[27][59] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][60] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[60]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][60]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][60] .is_wysiwyg = "true";
defparam \regfile|registers[27][60] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][61] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[61]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][61]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][61] .is_wysiwyg = "true";
defparam \regfile|registers[27][61] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][62] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[62]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][62]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][62] .is_wysiwyg = "true";
defparam \regfile|registers[27][62] .power_up = "low";
// synopsys translate_on

dffeas \regfile|registers[27][63] (
	.clk(!\clk~input_o ),
	.d(\mux3|Y[63]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile|registers[27][63]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile|registers[27][63] .is_wysiwyg = "true";
defparam \regfile|registers[27][63] .power_up = "low";
// synopsys translate_on

endmodule
