#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1742f20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x175a260 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1751f10 .functor NOT 1, L_0x178ad30, C4<0>, C4<0>, C4<0>;
L_0x178aac0 .functor XOR 1, L_0x178a960, L_0x178aa20, C4<0>, C4<0>;
L_0x178ac20 .functor XOR 1, L_0x178aac0, L_0x178ab80, C4<0>, C4<0>;
v0x1788210_0 .net *"_ivl_10", 0 0, L_0x178ab80;  1 drivers
v0x1788310_0 .net *"_ivl_12", 0 0, L_0x178ac20;  1 drivers
v0x17883f0_0 .net *"_ivl_2", 0 0, L_0x178a8c0;  1 drivers
v0x17884b0_0 .net *"_ivl_4", 0 0, L_0x178a960;  1 drivers
v0x1788590_0 .net *"_ivl_6", 0 0, L_0x178aa20;  1 drivers
v0x17886c0_0 .net *"_ivl_8", 0 0, L_0x178aac0;  1 drivers
v0x17887a0_0 .net "a", 0 0, v0x1786700_0;  1 drivers
v0x1788840_0 .net "b", 0 0, v0x17867a0_0;  1 drivers
v0x17888e0_0 .net "c", 0 0, v0x1786840_0;  1 drivers
v0x1788980_0 .var "clk", 0 0;
v0x1788a20_0 .net "d", 0 0, v0x17869b0_0;  1 drivers
v0x1788ac0_0 .net "out_dut", 0 0, L_0x178a7b0;  1 drivers
v0x1788b60_0 .net "out_ref", 0 0, L_0x1789b30;  1 drivers
v0x1788c00_0 .var/2u "stats1", 159 0;
v0x1788ca0_0 .var/2u "strobe", 0 0;
v0x1788d40_0 .net "tb_match", 0 0, L_0x178ad30;  1 drivers
v0x1788e00_0 .net "tb_mismatch", 0 0, L_0x1751f10;  1 drivers
v0x1788fd0_0 .net "wavedrom_enable", 0 0, v0x1786aa0_0;  1 drivers
v0x1789070_0 .net "wavedrom_title", 511 0, v0x1786b40_0;  1 drivers
L_0x178a8c0 .concat [ 1 0 0 0], L_0x1789b30;
L_0x178a960 .concat [ 1 0 0 0], L_0x1789b30;
L_0x178aa20 .concat [ 1 0 0 0], L_0x178a7b0;
L_0x178ab80 .concat [ 1 0 0 0], L_0x1789b30;
L_0x178ad30 .cmp/eeq 1, L_0x178a8c0, L_0x178ac20;
S_0x175a3f0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x175a260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x175ad00 .functor NOT 1, v0x1786840_0, C4<0>, C4<0>, C4<0>;
L_0x17527d0 .functor NOT 1, v0x17867a0_0, C4<0>, C4<0>, C4<0>;
L_0x1789280 .functor AND 1, L_0x175ad00, L_0x17527d0, C4<1>, C4<1>;
L_0x1789320 .functor NOT 1, v0x17869b0_0, C4<0>, C4<0>, C4<0>;
L_0x1789450 .functor NOT 1, v0x1786700_0, C4<0>, C4<0>, C4<0>;
L_0x1789550 .functor AND 1, L_0x1789320, L_0x1789450, C4<1>, C4<1>;
L_0x1789630 .functor OR 1, L_0x1789280, L_0x1789550, C4<0>, C4<0>;
L_0x17896f0 .functor AND 1, v0x1786700_0, v0x1786840_0, C4<1>, C4<1>;
L_0x17897b0 .functor AND 1, L_0x17896f0, v0x17869b0_0, C4<1>, C4<1>;
L_0x1789870 .functor OR 1, L_0x1789630, L_0x17897b0, C4<0>, C4<0>;
L_0x17899e0 .functor AND 1, v0x17867a0_0, v0x1786840_0, C4<1>, C4<1>;
L_0x1789a50 .functor AND 1, L_0x17899e0, v0x17869b0_0, C4<1>, C4<1>;
L_0x1789b30 .functor OR 1, L_0x1789870, L_0x1789a50, C4<0>, C4<0>;
v0x1752180_0 .net *"_ivl_0", 0 0, L_0x175ad00;  1 drivers
v0x1752220_0 .net *"_ivl_10", 0 0, L_0x1789550;  1 drivers
v0x1784ef0_0 .net *"_ivl_12", 0 0, L_0x1789630;  1 drivers
v0x1784fb0_0 .net *"_ivl_14", 0 0, L_0x17896f0;  1 drivers
v0x1785090_0 .net *"_ivl_16", 0 0, L_0x17897b0;  1 drivers
v0x17851c0_0 .net *"_ivl_18", 0 0, L_0x1789870;  1 drivers
v0x17852a0_0 .net *"_ivl_2", 0 0, L_0x17527d0;  1 drivers
v0x1785380_0 .net *"_ivl_20", 0 0, L_0x17899e0;  1 drivers
v0x1785460_0 .net *"_ivl_22", 0 0, L_0x1789a50;  1 drivers
v0x1785540_0 .net *"_ivl_4", 0 0, L_0x1789280;  1 drivers
v0x1785620_0 .net *"_ivl_6", 0 0, L_0x1789320;  1 drivers
v0x1785700_0 .net *"_ivl_8", 0 0, L_0x1789450;  1 drivers
v0x17857e0_0 .net "a", 0 0, v0x1786700_0;  alias, 1 drivers
v0x17858a0_0 .net "b", 0 0, v0x17867a0_0;  alias, 1 drivers
v0x1785960_0 .net "c", 0 0, v0x1786840_0;  alias, 1 drivers
v0x1785a20_0 .net "d", 0 0, v0x17869b0_0;  alias, 1 drivers
v0x1785ae0_0 .net "out", 0 0, L_0x1789b30;  alias, 1 drivers
S_0x1785c40 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x175a260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1786700_0 .var "a", 0 0;
v0x17867a0_0 .var "b", 0 0;
v0x1786840_0 .var "c", 0 0;
v0x1786910_0 .net "clk", 0 0, v0x1788980_0;  1 drivers
v0x17869b0_0 .var "d", 0 0;
v0x1786aa0_0 .var "wavedrom_enable", 0 0;
v0x1786b40_0 .var "wavedrom_title", 511 0;
S_0x1785ee0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1785c40;
 .timescale -12 -12;
v0x1786140_0 .var/2s "count", 31 0;
E_0x1755140/0 .event negedge, v0x1786910_0;
E_0x1755140/1 .event posedge, v0x1786910_0;
E_0x1755140 .event/or E_0x1755140/0, E_0x1755140/1;
E_0x1755390 .event negedge, v0x1786910_0;
E_0x173f9f0 .event posedge, v0x1786910_0;
S_0x1786240 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1785c40;
 .timescale -12 -12;
v0x1786440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1786520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1785c40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1786ca0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x175a260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1789c90 .functor NOT 1, v0x1786700_0, C4<0>, C4<0>, C4<0>;
L_0x1789d00 .functor NOT 1, v0x17867a0_0, C4<0>, C4<0>, C4<0>;
L_0x1789d90 .functor AND 1, L_0x1789c90, L_0x1789d00, C4<1>, C4<1>;
L_0x1789ea0 .functor NOT 1, L_0x1789d90, C4<0>, C4<0>, C4<0>;
L_0x1789f90 .functor NOT 1, v0x17869b0_0, C4<0>, C4<0>, C4<0>;
L_0x178a000 .functor AND 1, v0x1786840_0, L_0x1789f90, C4<1>, C4<1>;
L_0x178a100 .functor NOT 1, L_0x178a000, C4<0>, C4<0>, C4<0>;
L_0x178a1c0 .functor NOT 1, v0x17867a0_0, C4<0>, C4<0>, C4<0>;
L_0x178a280 .functor AND 1, L_0x178a1c0, v0x17869b0_0, C4<1>, C4<1>;
L_0x178a450 .functor NOT 1, L_0x178a280, C4<0>, C4<0>, C4<0>;
L_0x178a570 .functor OR 1, L_0x1789ea0, L_0x178a100, C4<0>, C4<0>;
L_0x178a630 .functor OR 1, L_0x178a570, L_0x178a450, C4<0>, C4<0>;
L_0x178a7b0 .functor NOT 1, L_0x178a630, C4<0>, C4<0>, C4<0>;
v0x1786f90_0 .net *"_ivl_0", 0 0, L_0x1789c90;  1 drivers
v0x1787070_0 .net *"_ivl_10", 0 0, L_0x178a000;  1 drivers
v0x1787150_0 .net *"_ivl_14", 0 0, L_0x178a1c0;  1 drivers
v0x1787240_0 .net *"_ivl_16", 0 0, L_0x178a280;  1 drivers
v0x1787320_0 .net *"_ivl_2", 0 0, L_0x1789d00;  1 drivers
v0x1787450_0 .net *"_ivl_20", 0 0, L_0x178a570;  1 drivers
v0x1787530_0 .net *"_ivl_22", 0 0, L_0x178a630;  1 drivers
v0x1787610_0 .net *"_ivl_4", 0 0, L_0x1789d90;  1 drivers
v0x17876f0_0 .net *"_ivl_8", 0 0, L_0x1789f90;  1 drivers
v0x17877d0_0 .net "a", 0 0, v0x1786700_0;  alias, 1 drivers
v0x1787870_0 .net "b", 0 0, v0x17867a0_0;  alias, 1 drivers
v0x1787960_0 .net "c", 0 0, v0x1786840_0;  alias, 1 drivers
v0x1787a50_0 .net "d", 0 0, v0x17869b0_0;  alias, 1 drivers
v0x1787b40_0 .net "out", 0 0, L_0x178a7b0;  alias, 1 drivers
v0x1787c00_0 .net "w1", 0 0, L_0x1789ea0;  1 drivers
v0x1787cc0_0 .net "w2", 0 0, L_0x178a100;  1 drivers
v0x1787d80_0 .net "w3", 0 0, L_0x178a450;  1 drivers
S_0x1787ff0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x175a260;
 .timescale -12 -12;
E_0x1754ee0 .event anyedge, v0x1788ca0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1788ca0_0;
    %nor/r;
    %assign/vec4 v0x1788ca0_0, 0;
    %wait E_0x1754ee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1785c40;
T_3 ;
    %fork t_1, S_0x1785ee0;
    %jmp t_0;
    .scope S_0x1785ee0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1786140_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17869b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1786840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17867a0_0, 0;
    %assign/vec4 v0x1786700_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x173f9f0;
    %load/vec4 v0x1786140_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1786140_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17869b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1786840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17867a0_0, 0;
    %assign/vec4 v0x1786700_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1755390;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1786520;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1755140;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1786700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17867a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1786840_0, 0;
    %assign/vec4 v0x17869b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1785c40;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x175a260;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1788980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1788ca0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x175a260;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1788980_0;
    %inv;
    %store/vec4 v0x1788980_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x175a260;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1786910_0, v0x1788e00_0, v0x17887a0_0, v0x1788840_0, v0x17888e0_0, v0x1788a20_0, v0x1788b60_0, v0x1788ac0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x175a260;
T_7 ;
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x175a260;
T_8 ;
    %wait E_0x1755140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1788c00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1788c00_0, 4, 32;
    %load/vec4 v0x1788d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1788c00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1788c00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1788c00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1788b60_0;
    %load/vec4 v0x1788b60_0;
    %load/vec4 v0x1788ac0_0;
    %xor;
    %load/vec4 v0x1788b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1788c00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1788c00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1788c00_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/kmap2/iter1/response4/top_module.sv";
