module async_fifo #(parameter n=5)(
input wclk, rclk, winc, rinc, wresetn, rresetn,
input [3:0] wdata,
output [3:0] rdata,
output full, empty );

wire [n-1:0] wptr, rptr, wq2rptr, rq2wptr;
wire [n-2:0] waddr, raddr;

wptr_handler #(n) wptr_handler_1 ( 