{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664983832123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664983832124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  5 22:30:31 2022 " "Processing started: Wed Oct  5 22:30:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664983832124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983832124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ecc_top -c ecc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ecc_top -c ecc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983832124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664983832407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/dang chay dc nopl/fflopknx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/dang chay dc nopl/fflopknx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopknx " "Found entity 1: fflopknx" {  } { { "../../../../../Dang Chay dc nopl/fflopknx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/fflopknx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/dang chay dc nopl/rtldbgsipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/dang chay dc nopl/rtldbgsipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtldbgsipo1 " "Found entity 1: rtldbgsipo1" {  } { { "../../../../../Dang Chay dc nopl/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/rtldbgsipo1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/dang chay dc nopl/ecc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/dang chay dc nopl/ecc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_top " "Found entity 1: ecc_top" {  } { { "../../../../../Dang Chay dc nopl/ecc_top.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/ecc_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/rsinv.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/rsinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsinv " "Found entity 1: rsinv" {  } { { "../../lv_nopl/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/rsinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "../../lv_nopl/mux_xx1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montprowrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montprowrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 montprowrap " "Found entity 1: montprowrap" {  } { { "../../lv_nopl/montprowrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montprowrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montpro.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 montpro " "Found entity 1: montpro" {  } { { "../../lv_nopl/montpro.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montpro.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montinvp2.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montinvp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp2 " "Found entity 1: montinvp2" {  } { { "../../lv_nopl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montinvp1.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montinvp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp1 " "Found entity 1: montinvp1" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montinv.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinv " "Found entity 1: montinv" {  } { { "../../lv_nopl/montinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/montexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 montexp " "Found entity 1: montexp" {  } { { "../../lv_nopl/montexp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montexp.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "../../lv_nopl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/mainctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/mainctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainctrl " "Found entity 1: mainctrl" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/lv_rd256wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/lv_rd256wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv_rd256wrap " "Found entity 1: lv_rd256wrap" {  } { { "../../lv_nopl/lv_rd256wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/lv_rd256wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "../../lv_nopl/full_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../lv_nopl/full_adder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../../lv_nopl/ffxkclkx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../../lv_nopl/ffxkclk.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../../lv_nopl/fflopx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/ecc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/ecc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_core " "Found entity 1: ecc_core" {  } { { "../../lv_nopl/ecc_core.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/ecc_core.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/cswap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/cswap.v" { { "Info" "ISGN_ENTITY_NAME" "1 cswap " "Found entity 1: cswap" {  } { { "../../lv_nopl/cswap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/cswap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/complement_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/complement_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 complement_2 " "Found entity 1: complement_2" {  } { { "../../lv_nopl/complement_2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/complement_2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "../../lv_nopl/cla.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/cla.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wrap " "Found entity 1: auc_wrap" {  } { { "../../lv_nopl/auc_wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_pre.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_pre.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_pre " "Found entity 1: auc_wmul_pre" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_main.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_main " "Found entity 1: auc_wmul_main" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_decoder " "Found entity 1: auc_wmul_decoder" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_dbl.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_dbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_dbl " "Found entity 1: auc_wmul_dbl" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_conv " "Found entity 1: auc_wmul_conv" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_add " "Found entity 1: auc_wmul_add" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_wmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul " "Found entity 1: auc_wmul" {  } { { "../../lv_nopl/auc_wmul.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_rand_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_rand_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_rand_wrap " "Found entity 1: auc_rand_wrap" {  } { { "../../lv_nopl/auc_rand_wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_rand_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_rand.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_rand.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_rand " "Found entity 1: auc_rand" {  } { { "../../lv_nopl/auc_rand.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_rand.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_naf.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_naf.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_naf " "Found entity 1: auc_naf" {  } { { "../../lv_nopl/auc_naf.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_naf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_mmulinit.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_mmulinit.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulinit " "Found entity 1: auc_mmulinit" {  } { { "../../lv_nopl/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulinit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_mmulfinal.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_mmulfinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulfinal " "Found entity 1: auc_mmulfinal" {  } { { "../../lv_nopl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulfinal.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_mmulcomp.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_mmulcomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulcomp " "Found entity 1: auc_mmulcomp" {  } { { "../../lv_nopl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulcomp.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_mmul.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_mmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmul " "Found entity 1: auc_mmul" {  } { { "../../lv_nopl/auc_mmul.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmul.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/auc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_decoder " "Found entity 1: auc_decoder" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/aluwrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/aluwrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluwrap " "Found entity 1: aluwrap" {  } { { "../../lv_nopl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/alram113x.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/alram113x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram113x " "Found entity 1: alram113x" {  } { { "../../lv_nopl/alram113x.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/alram113x.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /paper/ecc revised/eccrevised/luanvan-20210617t090538z-001/luanvan/bangoc/luanvan/hardware/lv_nopl/alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram112x " "Found entity 1: alram112x" {  } { { "../../lv_nopl/alram112x.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/alram112x.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983839221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983839221 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mprs aluwrap.v(236) " "Verilog HDL Implicit Net warning at aluwrap.v(236): created implicit net for \"mprs\"" {  } { { "../../lv_nopl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839221 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mpvld aluwrap.v(237) " "Verilog HDL Implicit Net warning at aluwrap.v(237): created implicit net for \"mpvld\"" {  } { { "../../lv_nopl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ecc_top " "Elaborating entity \"ecc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664983839289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx1\"" {  } { { "../../../../../Dang Chay dc nopl/ecc_top.v" "iffxkclkx1" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/ecc_top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../../lv_nopl/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx2 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx2\"" {  } { { "../../../../../Dang Chay dc nopl/ecc_top.v" "iffxkclkx2" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/ecc_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx5 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx5\"" {  } { { "../../../../../Dang Chay dc nopl/ecc_top.v" "iffxkclkx5" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/ecc_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo1 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\"" {  } { { "../../../../../Dang Chay dc nopl/ecc_top.v" "irtldbgsipo1" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/ecc_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat\"" {  } { { "../../../../../Dang Chay dc nopl/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l\"" {  } { { "../../../../../Dang Chay dc nopl/rtldbgsipo1.v" "xflidat_l" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/rtldbgsipo1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l\"" {  } { { "../../../../../Dang Chay dc nopl/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo2 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\"" {  } { { "../../../../../Dang Chay dc nopl/ecc_top.v" "irtldbgsipo2" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/ecc_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo2\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\|fflopknx:xflodat\"" {  } { { "../../../../../Dang Chay dc nopl/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo2\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\|fflopknx:xflocnt_l\"" {  } { { "../../../../../Dang Chay dc nopl/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo3 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\"" {  } { { "../../../../../Dang Chay dc nopl/ecc_top.v" "irtldbgsipo3" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/ecc_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 rtldbgsipo1.v(69) " "Verilog HDL assignment warning at rtldbgsipo1.v(69): truncated value with size 256 to match size of target (1)" {  } { { "../../../../../Dang Chay dc nopl/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/rtldbgsipo1.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839400 "|ecc_top|rtldbgsipo1:irtldbgsipo3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l\"" {  } { { "../../../../../Dang Chay dc nopl/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 fflopknx.v(62) " "Verilog HDL assignment warning at fflopknx.v(62): truncated value with size 4 to match size of target (2)" {  } { { "../../../../../Dang Chay dc nopl/fflopknx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/fflopknx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839402 "|ecc_top|rtldbgsipo1:irtldbgsipo3|fflopknx:xflocnt_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecc_core ecc_core:iecc_core " "Elaborating entity \"ecc_core\" for hierarchy \"ecc_core:iecc_core\"" {  } { { "../../../../../Dang Chay dc nopl/ecc_top.v" "iecc_core" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/Dang Chay dc nopl/ecc_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainctrl ecc_core:iecc_core\|mainctrl:imainctrl " "Elaborating entity \"mainctrl\" for hierarchy \"ecc_core:iecc_core\|mainctrl:imainctrl\"" {  } { { "../../lv_nopl/ecc_core.v" "imainctrl" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/ecc_core.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839412 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(579) " "Verilog HDL assignment warning at mainctrl.v(579): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839432 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainctrl.v(580) " "Verilog HDL assignment warning at mainctrl.v(580): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839432 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(585) " "Verilog HDL assignment warning at mainctrl.v(585): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839432 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainctrl.v(586) " "Verilog HDL assignment warning at mainctrl.v(586): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839432 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(599) " "Verilog HDL assignment warning at mainctrl.v(599): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839432 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(621) " "Verilog HDL assignment warning at mainctrl.v(621): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839432 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(656) " "Verilog HDL assignment warning at mainctrl.v(656): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839432 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(687) " "Verilog HDL assignment warning at mainctrl.v(687): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839432 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(708) " "Verilog HDL assignment warning at mainctrl.v(708): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(735) " "Verilog HDL assignment warning at mainctrl.v(735): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(744) " "Verilog HDL assignment warning at mainctrl.v(744): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(756) " "Verilog HDL assignment warning at mainctrl.v(756): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(772) " "Verilog HDL assignment warning at mainctrl.v(772): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(813) " "Verilog HDL assignment warning at mainctrl.v(813): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(844) " "Verilog HDL assignment warning at mainctrl.v(844): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(853) " "Verilog HDL assignment warning at mainctrl.v(853): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(865) " "Verilog HDL assignment warning at mainctrl.v(865): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(884) " "Verilog HDL assignment warning at mainctrl.v(884): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(954) " "Verilog HDL assignment warning at mainctrl.v(954): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(960) " "Verilog HDL assignment warning at mainctrl.v(960): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(966) " "Verilog HDL assignment warning at mainctrl.v(966): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mainctrl.v(1035) " "Verilog HDL assignment warning at mainctrl.v(1035): truncated value with size 32 to match size of target (2)" {  } { { "../../lv_nopl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/mainctrl.v" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839433 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wrap ecc_core:iecc_core\|auc_wrap:iauc_wrap " "Elaborating entity \"auc_wrap\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\"" {  } { { "../../lv_nopl/ecc_core.v" "iauc_wrap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/ecc_core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_decoder ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder " "Elaborating entity \"auc_decoder\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\"" {  } { { "../../lv_nopl/auc_wrap.v" "iauc_decoder" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(189) " "Verilog HDL assignment warning at auc_decoder.v(189): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839449 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(194) " "Verilog HDL assignment warning at auc_decoder.v(194): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839449 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(195) " "Verilog HDL assignment warning at auc_decoder.v(195): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(196) " "Verilog HDL assignment warning at auc_decoder.v(196): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(199) " "Verilog HDL assignment warning at auc_decoder.v(199): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(200) " "Verilog HDL assignment warning at auc_decoder.v(200): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(201) " "Verilog HDL assignment warning at auc_decoder.v(201): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(205) " "Verilog HDL assignment warning at auc_decoder.v(205): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(206) " "Verilog HDL assignment warning at auc_decoder.v(206): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(207) " "Verilog HDL assignment warning at auc_decoder.v(207): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(208) " "Verilog HDL assignment warning at auc_decoder.v(208): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(209) " "Verilog HDL assignment warning at auc_decoder.v(209): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(210) " "Verilog HDL assignment warning at auc_decoder.v(210): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(214) " "Verilog HDL assignment warning at auc_decoder.v(214): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(215) " "Verilog HDL assignment warning at auc_decoder.v(215): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(216) " "Verilog HDL assignment warning at auc_decoder.v(216): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(217) " "Verilog HDL assignment warning at auc_decoder.v(217): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(218) " "Verilog HDL assignment warning at auc_decoder.v(218): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(220) " "Verilog HDL assignment warning at auc_decoder.v(220): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(225) " "Verilog HDL assignment warning at auc_decoder.v(225): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839450 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx\"" {  } { { "../../lv_nopl/auc_decoder.v" "ifflopx" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx1\"" {  } { { "../../lv_nopl/auc_decoder.v" "ifflopx1" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_decoder.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_rand_wrap ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap " "Elaborating entity \"auc_rand_wrap\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\"" {  } { { "../../lv_nopl/auc_wrap.v" "iauc_rand_wrap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_rand ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand " "Elaborating entity \"auc_rand\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\"" {  } { { "../../lv_nopl/auc_rand_wrap.v" "iauc_rand" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_rand_wrap.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_rand.v(173) " "Verilog HDL assignment warning at auc_rand.v(173): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_rand.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_rand.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839459 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_rand_wrap:iauc_rand_wrap|auc_rand:iauc_rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\|fflopx:ifflopx " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\|fflopx:ifflopx\"" {  } { { "../../lv_nopl/auc_rand.v" "ifflopx" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_rand.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_naf ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_naf:iauc_naf " "Elaborating entity \"auc_naf\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_naf:iauc_naf\"" {  } { { "../../lv_nopl/auc_wrap.v" "iauc_naf" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 auc_naf.v(135) " "Verilog HDL assignment warning at auc_naf.v(135): truncated value with size 32 to match size of target (9)" {  } { { "../../lv_nopl/auc_naf.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_naf.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839469 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_naf:iauc_naf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_naf.v(136) " "Verilog HDL assignment warning at auc_naf.v(136): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_naf.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_naf.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839469 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_naf:iauc_naf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_naf.v(155) " "Verilog HDL assignment warning at auc_naf.v(155): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_naf.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_naf.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839469 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_naf:iauc_naf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_naf.v(165) " "Verilog HDL assignment warning at auc_naf.v(165): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_naf.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_naf.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839469 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_naf:iauc_naf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_naf.v(171) " "Verilog HDL assignment warning at auc_naf.v(171): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_naf.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_naf.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839469 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_naf:iauc_naf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_naf:iauc_naf\|full_sub:isub_cnum1 " "Elaborating entity \"full_sub\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_naf:iauc_naf\|full_sub:isub_cnum1\"" {  } { { "../../lv_nopl/auc_naf.v" "isub_cnum1" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_naf.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_naf:iauc_naf\|full_sub:isub_cnum1\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_naf:iauc_naf\|full_sub:isub_cnum1\|full_adder:FAgen\[0\].fai\"" {  } { { "../../lv_nopl/full_sub.v" "FAgen\[0\].fai" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/full_sub.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_naf:iauc_naf\|cla:isub_cnum2 " "Elaborating entity \"cla\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_naf:iauc_naf\|cla:isub_cnum2\"" {  } { { "../../lv_nopl/auc_naf.v" "isub_cnum2" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_naf.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wmul ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul " "Elaborating entity \"auc_wmul\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\"" {  } { { "../../lv_nopl/auc_wrap.v" "iauc_wmul" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wmul_pre ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_pre:iauc_wmul_pre " "Elaborating entity \"auc_wmul_pre\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_pre:iauc_wmul_pre\"" {  } { { "../../lv_nopl/auc_wmul.v" "iauc_wmul_pre" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(154) " "Verilog HDL assignment warning at auc_wmul_pre.v(154): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(155) " "Verilog HDL assignment warning at auc_wmul_pre.v(155): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(156) " "Verilog HDL assignment warning at auc_wmul_pre.v(156): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(157) " "Verilog HDL assignment warning at auc_wmul_pre.v(157): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(158) " "Verilog HDL assignment warning at auc_wmul_pre.v(158): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(159) " "Verilog HDL assignment warning at auc_wmul_pre.v(159): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(161) " "Verilog HDL assignment warning at auc_wmul_pre.v(161): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(162) " "Verilog HDL assignment warning at auc_wmul_pre.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_pre.v(163) " "Verilog HDL assignment warning at auc_wmul_pre.v(163): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(165) " "Verilog HDL assignment warning at auc_wmul_pre.v(165): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(166) " "Verilog HDL assignment warning at auc_wmul_pre.v(166): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(167) " "Verilog HDL assignment warning at auc_wmul_pre.v(167): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(169) " "Verilog HDL assignment warning at auc_wmul_pre.v(169): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(173) " "Verilog HDL assignment warning at auc_wmul_pre.v(173): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(174) " "Verilog HDL assignment warning at auc_wmul_pre.v(174): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(175) " "Verilog HDL assignment warning at auc_wmul_pre.v(175): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(176) " "Verilog HDL assignment warning at auc_wmul_pre.v(176): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(177) " "Verilog HDL assignment warning at auc_wmul_pre.v(177): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(178) " "Verilog HDL assignment warning at auc_wmul_pre.v(178): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(180) " "Verilog HDL assignment warning at auc_wmul_pre.v(180): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_pre.v(182) " "Verilog HDL assignment warning at auc_wmul_pre.v(182): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(184) " "Verilog HDL assignment warning at auc_wmul_pre.v(184): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(185) " "Verilog HDL assignment warning at auc_wmul_pre.v(185): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(186) " "Verilog HDL assignment warning at auc_wmul_pre.v(186): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(195) " "Verilog HDL assignment warning at auc_wmul_pre.v(195): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(196) " "Verilog HDL assignment warning at auc_wmul_pre.v(196): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(197) " "Verilog HDL assignment warning at auc_wmul_pre.v(197): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(198) " "Verilog HDL assignment warning at auc_wmul_pre.v(198): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(199) " "Verilog HDL assignment warning at auc_wmul_pre.v(199): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(200) " "Verilog HDL assignment warning at auc_wmul_pre.v(200): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(202) " "Verilog HDL assignment warning at auc_wmul_pre.v(202): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(206) " "Verilog HDL assignment warning at auc_wmul_pre.v(206): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(207) " "Verilog HDL assignment warning at auc_wmul_pre.v(207): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(214) " "Verilog HDL assignment warning at auc_wmul_pre.v(214): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839669 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(215) " "Verilog HDL assignment warning at auc_wmul_pre.v(215): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(216) " "Verilog HDL assignment warning at auc_wmul_pre.v(216): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(217) " "Verilog HDL assignment warning at auc_wmul_pre.v(217): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(218) " "Verilog HDL assignment warning at auc_wmul_pre.v(218): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(219) " "Verilog HDL assignment warning at auc_wmul_pre.v(219): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(221) " "Verilog HDL assignment warning at auc_wmul_pre.v(221): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(225) " "Verilog HDL assignment warning at auc_wmul_pre.v(225): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(226) " "Verilog HDL assignment warning at auc_wmul_pre.v(226): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(233) " "Verilog HDL assignment warning at auc_wmul_pre.v(233): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(234) " "Verilog HDL assignment warning at auc_wmul_pre.v(234): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(235) " "Verilog HDL assignment warning at auc_wmul_pre.v(235): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(236) " "Verilog HDL assignment warning at auc_wmul_pre.v(236): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(237) " "Verilog HDL assignment warning at auc_wmul_pre.v(237): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(238) " "Verilog HDL assignment warning at auc_wmul_pre.v(238): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(240) " "Verilog HDL assignment warning at auc_wmul_pre.v(240): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(244) " "Verilog HDL assignment warning at auc_wmul_pre.v(244): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(245) " "Verilog HDL assignment warning at auc_wmul_pre.v(245): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(252) " "Verilog HDL assignment warning at auc_wmul_pre.v(252): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(253) " "Verilog HDL assignment warning at auc_wmul_pre.v(253): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(254) " "Verilog HDL assignment warning at auc_wmul_pre.v(254): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(255) " "Verilog HDL assignment warning at auc_wmul_pre.v(255): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(256) " "Verilog HDL assignment warning at auc_wmul_pre.v(256): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(257) " "Verilog HDL assignment warning at auc_wmul_pre.v(257): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(259) " "Verilog HDL assignment warning at auc_wmul_pre.v(259): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(264) " "Verilog HDL assignment warning at auc_wmul_pre.v(264): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(271) " "Verilog HDL assignment warning at auc_wmul_pre.v(271): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(272) " "Verilog HDL assignment warning at auc_wmul_pre.v(272): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(273) " "Verilog HDL assignment warning at auc_wmul_pre.v(273): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(274) " "Verilog HDL assignment warning at auc_wmul_pre.v(274): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(275) " "Verilog HDL assignment warning at auc_wmul_pre.v(275): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(276) " "Verilog HDL assignment warning at auc_wmul_pre.v(276): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(277) " "Verilog HDL assignment warning at auc_wmul_pre.v(277): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(279) " "Verilog HDL assignment warning at auc_wmul_pre.v(279): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(284) " "Verilog HDL assignment warning at auc_wmul_pre.v(284): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(291) " "Verilog HDL assignment warning at auc_wmul_pre.v(291): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(292) " "Verilog HDL assignment warning at auc_wmul_pre.v(292): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(293) " "Verilog HDL assignment warning at auc_wmul_pre.v(293): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(294) " "Verilog HDL assignment warning at auc_wmul_pre.v(294): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(295) " "Verilog HDL assignment warning at auc_wmul_pre.v(295): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(296) " "Verilog HDL assignment warning at auc_wmul_pre.v(296): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(298) " "Verilog HDL assignment warning at auc_wmul_pre.v(298): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839670 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(303) " "Verilog HDL assignment warning at auc_wmul_pre.v(303): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(311) " "Verilog HDL assignment warning at auc_wmul_pre.v(311): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(312) " "Verilog HDL assignment warning at auc_wmul_pre.v(312): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(313) " "Verilog HDL assignment warning at auc_wmul_pre.v(313): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(314) " "Verilog HDL assignment warning at auc_wmul_pre.v(314): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(315) " "Verilog HDL assignment warning at auc_wmul_pre.v(315): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(330) " "Verilog HDL assignment warning at auc_wmul_pre.v(330): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(332) " "Verilog HDL assignment warning at auc_wmul_pre.v(332): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(333) " "Verilog HDL assignment warning at auc_wmul_pre.v(333): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(334) " "Verilog HDL assignment warning at auc_wmul_pre.v(334): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(335) " "Verilog HDL assignment warning at auc_wmul_pre.v(335): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(337) " "Verilog HDL assignment warning at auc_wmul_pre.v(337): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(348) " "Verilog HDL assignment warning at auc_wmul_pre.v(348): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(352) " "Verilog HDL assignment warning at auc_wmul_pre.v(352): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(354) " "Verilog HDL assignment warning at auc_wmul_pre.v(354): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(355) " "Verilog HDL assignment warning at auc_wmul_pre.v(355): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(356) " "Verilog HDL assignment warning at auc_wmul_pre.v(356): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(357) " "Verilog HDL assignment warning at auc_wmul_pre.v(357): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(359) " "Verilog HDL assignment warning at auc_wmul_pre.v(359): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(370) " "Verilog HDL assignment warning at auc_wmul_pre.v(370): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(374) " "Verilog HDL assignment warning at auc_wmul_pre.v(374): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(376) " "Verilog HDL assignment warning at auc_wmul_pre.v(376): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(377) " "Verilog HDL assignment warning at auc_wmul_pre.v(377): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(378) " "Verilog HDL assignment warning at auc_wmul_pre.v(378): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(379) " "Verilog HDL assignment warning at auc_wmul_pre.v(379): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(381) " "Verilog HDL assignment warning at auc_wmul_pre.v(381): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(392) " "Verilog HDL assignment warning at auc_wmul_pre.v(392): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(405) " "Verilog HDL assignment warning at auc_wmul_pre.v(405): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(406) " "Verilog HDL assignment warning at auc_wmul_pre.v(406): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(412) " "Verilog HDL assignment warning at auc_wmul_pre.v(412): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(413) " "Verilog HDL assignment warning at auc_wmul_pre.v(413): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(414) " "Verilog HDL assignment warning at auc_wmul_pre.v(414): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(415) " "Verilog HDL assignment warning at auc_wmul_pre.v(415): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(416) " "Verilog HDL assignment warning at auc_wmul_pre.v(416): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(417) " "Verilog HDL assignment warning at auc_wmul_pre.v(417): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(419) " "Verilog HDL assignment warning at auc_wmul_pre.v(419): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(420) " "Verilog HDL assignment warning at auc_wmul_pre.v(420): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_pre.v(421) " "Verilog HDL assignment warning at auc_wmul_pre.v(421): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(423) " "Verilog HDL assignment warning at auc_wmul_pre.v(423): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_pre.v(424) " "Verilog HDL assignment warning at auc_wmul_pre.v(424): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839671 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_pre.v(425) " "Verilog HDL assignment warning at auc_wmul_pre.v(425): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_pre.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839672 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_pre:iauc_wmul_pre"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wmul_decoder ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_decoder:iauc_wmul_decoder " "Elaborating entity \"auc_wmul_decoder\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_decoder:iauc_wmul_decoder\"" {  } { { "../../lv_nopl/auc_wmul.v" "iauc_wmul_decoder" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(99) " "Verilog HDL assignment warning at auc_wmul_decoder.v(99): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(100) " "Verilog HDL assignment warning at auc_wmul_decoder.v(100): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(101) " "Verilog HDL assignment warning at auc_wmul_decoder.v(101): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_decoder.v(102) " "Verilog HDL assignment warning at auc_wmul_decoder.v(102): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(109) " "Verilog HDL assignment warning at auc_wmul_decoder.v(109): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(110) " "Verilog HDL assignment warning at auc_wmul_decoder.v(110): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(111) " "Verilog HDL assignment warning at auc_wmul_decoder.v(111): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(116) " "Verilog HDL assignment warning at auc_wmul_decoder.v(116): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(117) " "Verilog HDL assignment warning at auc_wmul_decoder.v(117): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(118) " "Verilog HDL assignment warning at auc_wmul_decoder.v(118): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(123) " "Verilog HDL assignment warning at auc_wmul_decoder.v(123): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(124) " "Verilog HDL assignment warning at auc_wmul_decoder.v(124): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(125) " "Verilog HDL assignment warning at auc_wmul_decoder.v(125): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(130) " "Verilog HDL assignment warning at auc_wmul_decoder.v(130): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(131) " "Verilog HDL assignment warning at auc_wmul_decoder.v(131): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(132) " "Verilog HDL assignment warning at auc_wmul_decoder.v(132): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(137) " "Verilog HDL assignment warning at auc_wmul_decoder.v(137): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(138) " "Verilog HDL assignment warning at auc_wmul_decoder.v(138): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_decoder.v(139) " "Verilog HDL assignment warning at auc_wmul_decoder.v(139): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "auc_wmul_decoder.v(106) " "Verilog HDL Case Statement information at auc_wmul_decoder.v(106): all case item expressions in this case statement are onehot" {  } { { "../../lv_nopl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_decoder.v" 106 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1664983839673 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_decoder:iauc_wmul_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wmul_main ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_main:iauc_wmul_main " "Elaborating entity \"auc_wmul_main\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_main:iauc_wmul_main\"" {  } { { "../../lv_nopl/auc_wmul.v" "iauc_wmul_main" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(176) " "Verilog HDL assignment warning at auc_wmul_main.v(176): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(177) " "Verilog HDL assignment warning at auc_wmul_main.v(177): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(178) " "Verilog HDL assignment warning at auc_wmul_main.v(178): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(179) " "Verilog HDL assignment warning at auc_wmul_main.v(179): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(181) " "Verilog HDL assignment warning at auc_wmul_main.v(181): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(182) " "Verilog HDL assignment warning at auc_wmul_main.v(182): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_main.v(183) " "Verilog HDL assignment warning at auc_wmul_main.v(183): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(185) " "Verilog HDL assignment warning at auc_wmul_main.v(185): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(186) " "Verilog HDL assignment warning at auc_wmul_main.v(186): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(187) " "Verilog HDL assignment warning at auc_wmul_main.v(187): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(189) " "Verilog HDL assignment warning at auc_wmul_main.v(189): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(193) " "Verilog HDL assignment warning at auc_wmul_main.v(193): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(194) " "Verilog HDL assignment warning at auc_wmul_main.v(194): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(195) " "Verilog HDL assignment warning at auc_wmul_main.v(195): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(196) " "Verilog HDL assignment warning at auc_wmul_main.v(196): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(198) " "Verilog HDL assignment warning at auc_wmul_main.v(198): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_main.v(200) " "Verilog HDL assignment warning at auc_wmul_main.v(200): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(202) " "Verilog HDL assignment warning at auc_wmul_main.v(202): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(203) " "Verilog HDL assignment warning at auc_wmul_main.v(203): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(204) " "Verilog HDL assignment warning at auc_wmul_main.v(204): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(213) " "Verilog HDL assignment warning at auc_wmul_main.v(213): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(214) " "Verilog HDL assignment warning at auc_wmul_main.v(214): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(215) " "Verilog HDL assignment warning at auc_wmul_main.v(215): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(216) " "Verilog HDL assignment warning at auc_wmul_main.v(216): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(218) " "Verilog HDL assignment warning at auc_wmul_main.v(218): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(223) " "Verilog HDL assignment warning at auc_wmul_main.v(223): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(230) " "Verilog HDL assignment warning at auc_wmul_main.v(230): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(231) " "Verilog HDL assignment warning at auc_wmul_main.v(231): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(232) " "Verilog HDL assignment warning at auc_wmul_main.v(232): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(233) " "Verilog HDL assignment warning at auc_wmul_main.v(233): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(235) " "Verilog HDL assignment warning at auc_wmul_main.v(235): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(240) " "Verilog HDL assignment warning at auc_wmul_main.v(240): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(247) " "Verilog HDL assignment warning at auc_wmul_main.v(247): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(248) " "Verilog HDL assignment warning at auc_wmul_main.v(248): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(249) " "Verilog HDL assignment warning at auc_wmul_main.v(249): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(252) " "Verilog HDL assignment warning at auc_wmul_main.v(252): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(257) " "Verilog HDL assignment warning at auc_wmul_main.v(257): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(264) " "Verilog HDL assignment warning at auc_wmul_main.v(264): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(265) " "Verilog HDL assignment warning at auc_wmul_main.v(265): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(266) " "Verilog HDL assignment warning at auc_wmul_main.v(266): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(267) " "Verilog HDL assignment warning at auc_wmul_main.v(267): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(269) " "Verilog HDL assignment warning at auc_wmul_main.v(269): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839676 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(274) " "Verilog HDL assignment warning at auc_wmul_main.v(274): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(281) " "Verilog HDL assignment warning at auc_wmul_main.v(281): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(282) " "Verilog HDL assignment warning at auc_wmul_main.v(282): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(283) " "Verilog HDL assignment warning at auc_wmul_main.v(283): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(284) " "Verilog HDL assignment warning at auc_wmul_main.v(284): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(286) " "Verilog HDL assignment warning at auc_wmul_main.v(286): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(291) " "Verilog HDL assignment warning at auc_wmul_main.v(291): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(298) " "Verilog HDL assignment warning at auc_wmul_main.v(298): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(299) " "Verilog HDL assignment warning at auc_wmul_main.v(299): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(300) " "Verilog HDL assignment warning at auc_wmul_main.v(300): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(301) " "Verilog HDL assignment warning at auc_wmul_main.v(301): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(303) " "Verilog HDL assignment warning at auc_wmul_main.v(303): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(308) " "Verilog HDL assignment warning at auc_wmul_main.v(308): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(317) " "Verilog HDL assignment warning at auc_wmul_main.v(317): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(318) " "Verilog HDL assignment warning at auc_wmul_main.v(318): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(333) " "Verilog HDL assignment warning at auc_wmul_main.v(333): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(334) " "Verilog HDL assignment warning at auc_wmul_main.v(334): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(339) " "Verilog HDL assignment warning at auc_wmul_main.v(339): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(341) " "Verilog HDL assignment warning at auc_wmul_main.v(341): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(342) " "Verilog HDL assignment warning at auc_wmul_main.v(342): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(344) " "Verilog HDL assignment warning at auc_wmul_main.v(344): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(357) " "Verilog HDL assignment warning at auc_wmul_main.v(357): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(358) " "Verilog HDL assignment warning at auc_wmul_main.v(358): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(363) " "Verilog HDL assignment warning at auc_wmul_main.v(363): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(364) " "Verilog HDL assignment warning at auc_wmul_main.v(364): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(366) " "Verilog HDL assignment warning at auc_wmul_main.v(366): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(368) " "Verilog HDL assignment warning at auc_wmul_main.v(368): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(380) " "Verilog HDL assignment warning at auc_wmul_main.v(380): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(381) " "Verilog HDL assignment warning at auc_wmul_main.v(381): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(385) " "Verilog HDL assignment warning at auc_wmul_main.v(385): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(386) " "Verilog HDL assignment warning at auc_wmul_main.v(386): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(387) " "Verilog HDL assignment warning at auc_wmul_main.v(387): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(388) " "Verilog HDL assignment warning at auc_wmul_main.v(388): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(390) " "Verilog HDL assignment warning at auc_wmul_main.v(390): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(391) " "Verilog HDL assignment warning at auc_wmul_main.v(391): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_main.v(392) " "Verilog HDL assignment warning at auc_wmul_main.v(392): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(394) " "Verilog HDL assignment warning at auc_wmul_main.v(394): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_main.v(395) " "Verilog HDL assignment warning at auc_wmul_main.v(395): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_main.v(396) " "Verilog HDL assignment warning at auc_wmul_main.v(396): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_main.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839677 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_main:iauc_wmul_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wmul_conv ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_conv:iauc_wmul_conv " "Elaborating entity \"auc_wmul_conv\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_conv:iauc_wmul_conv\"" {  } { { "../../lv_nopl/auc_wmul.v" "iauc_wmul_conv" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(128) " "Verilog HDL assignment warning at auc_wmul_conv.v(128): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_conv.v(129) " "Verilog HDL assignment warning at auc_wmul_conv.v(129): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(130) " "Verilog HDL assignment warning at auc_wmul_conv.v(130): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(132) " "Verilog HDL assignment warning at auc_wmul_conv.v(132): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(133) " "Verilog HDL assignment warning at auc_wmul_conv.v(133): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(134) " "Verilog HDL assignment warning at auc_wmul_conv.v(134): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 auc_wmul_conv.v(137) " "Verilog HDL assignment warning at auc_wmul_conv.v(137): truncated value with size 32 to match size of target (3)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(138) " "Verilog HDL assignment warning at auc_wmul_conv.v(138): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(140) " "Verilog HDL assignment warning at auc_wmul_conv.v(140): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(144) " "Verilog HDL assignment warning at auc_wmul_conv.v(144): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_conv.v(145) " "Verilog HDL assignment warning at auc_wmul_conv.v(145): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(146) " "Verilog HDL assignment warning at auc_wmul_conv.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(148) " "Verilog HDL assignment warning at auc_wmul_conv.v(148): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(149) " "Verilog HDL assignment warning at auc_wmul_conv.v(149): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(150) " "Verilog HDL assignment warning at auc_wmul_conv.v(150): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 auc_wmul_conv.v(153) " "Verilog HDL assignment warning at auc_wmul_conv.v(153): truncated value with size 32 to match size of target (3)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(154) " "Verilog HDL assignment warning at auc_wmul_conv.v(154): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(175) " "Verilog HDL assignment warning at auc_wmul_conv.v(175): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(186) " "Verilog HDL assignment warning at auc_wmul_conv.v(186): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(188) " "Verilog HDL assignment warning at auc_wmul_conv.v(188): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(190) " "Verilog HDL assignment warning at auc_wmul_conv.v(190): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(194) " "Verilog HDL assignment warning at auc_wmul_conv.v(194): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(212) " "Verilog HDL assignment warning at auc_wmul_conv.v(212): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(218) " "Verilog HDL assignment warning at auc_wmul_conv.v(218): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(224) " "Verilog HDL assignment warning at auc_wmul_conv.v(224): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(244) " "Verilog HDL assignment warning at auc_wmul_conv.v(244): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(260) " "Verilog HDL assignment warning at auc_wmul_conv.v(260): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839682 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_conv.v(261) " "Verilog HDL assignment warning at auc_wmul_conv.v(261): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839683 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(262) " "Verilog HDL assignment warning at auc_wmul_conv.v(262): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839683 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(264) " "Verilog HDL assignment warning at auc_wmul_conv.v(264): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839683 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(265) " "Verilog HDL assignment warning at auc_wmul_conv.v(265): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839683 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_conv.v(266) " "Verilog HDL assignment warning at auc_wmul_conv.v(266): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839683 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 auc_wmul_conv.v(269) " "Verilog HDL assignment warning at auc_wmul_conv.v(269): truncated value with size 32 to match size of target (3)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839683 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_conv.v(270) " "Verilog HDL assignment warning at auc_wmul_conv.v(270): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_conv.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839683 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_conv:iauc_wmul_conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wmul_dbl ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_dbl:iauc_wmul_dbl " "Elaborating entity \"auc_wmul_dbl\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_dbl:iauc_wmul_dbl\"" {  } { { "../../lv_nopl/auc_wmul.v" "iauc_wmul_dbl" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839684 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(134) " "Verilog HDL assignment warning at auc_wmul_dbl.v(134): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839691 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(135) " "Verilog HDL assignment warning at auc_wmul_dbl.v(135): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839691 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(136) " "Verilog HDL assignment warning at auc_wmul_dbl.v(136): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839691 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(139) " "Verilog HDL assignment warning at auc_wmul_dbl.v(139): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_dbl.v(140) " "Verilog HDL assignment warning at auc_wmul_dbl.v(140): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(142) " "Verilog HDL assignment warning at auc_wmul_dbl.v(142): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(143) " "Verilog HDL assignment warning at auc_wmul_dbl.v(143): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(145) " "Verilog HDL assignment warning at auc_wmul_dbl.v(145): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(146) " "Verilog HDL assignment warning at auc_wmul_dbl.v(146): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(147) " "Verilog HDL assignment warning at auc_wmul_dbl.v(147): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(151) " "Verilog HDL assignment warning at auc_wmul_dbl.v(151): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(152) " "Verilog HDL assignment warning at auc_wmul_dbl.v(152): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(153) " "Verilog HDL assignment warning at auc_wmul_dbl.v(153): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(156) " "Verilog HDL assignment warning at auc_wmul_dbl.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_dbl.v(157) " "Verilog HDL assignment warning at auc_wmul_dbl.v(157): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(159) " "Verilog HDL assignment warning at auc_wmul_dbl.v(159): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(160) " "Verilog HDL assignment warning at auc_wmul_dbl.v(160): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(162) " "Verilog HDL assignment warning at auc_wmul_dbl.v(162): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(163) " "Verilog HDL assignment warning at auc_wmul_dbl.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(183) " "Verilog HDL assignment warning at auc_wmul_dbl.v(183): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(194) " "Verilog HDL assignment warning at auc_wmul_dbl.v(194): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(196) " "Verilog HDL assignment warning at auc_wmul_dbl.v(196): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(232) " "Verilog HDL assignment warning at auc_wmul_dbl.v(232): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(234) " "Verilog HDL assignment warning at auc_wmul_dbl.v(234): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(266) " "Verilog HDL assignment warning at auc_wmul_dbl.v(266): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(268) " "Verilog HDL assignment warning at auc_wmul_dbl.v(268): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(286) " "Verilog HDL assignment warning at auc_wmul_dbl.v(286): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(288) " "Verilog HDL assignment warning at auc_wmul_dbl.v(288): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(313) " "Verilog HDL assignment warning at auc_wmul_dbl.v(313): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(320) " "Verilog HDL assignment warning at auc_wmul_dbl.v(320): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(327) " "Verilog HDL assignment warning at auc_wmul_dbl.v(327): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(359) " "Verilog HDL assignment warning at auc_wmul_dbl.v(359): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(361) " "Verilog HDL assignment warning at auc_wmul_dbl.v(361): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(382) " "Verilog HDL assignment warning at auc_wmul_dbl.v(382): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(389) " "Verilog HDL assignment warning at auc_wmul_dbl.v(389): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(396) " "Verilog HDL assignment warning at auc_wmul_dbl.v(396): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(428) " "Verilog HDL assignment warning at auc_wmul_dbl.v(428): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(430) " "Verilog HDL assignment warning at auc_wmul_dbl.v(430): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(448) " "Verilog HDL assignment warning at auc_wmul_dbl.v(448): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(450) " "Verilog HDL assignment warning at auc_wmul_dbl.v(450): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(485) " "Verilog HDL assignment warning at auc_wmul_dbl.v(485): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(487) " "Verilog HDL assignment warning at auc_wmul_dbl.v(487): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(505) " "Verilog HDL assignment warning at auc_wmul_dbl.v(505): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(507) " "Verilog HDL assignment warning at auc_wmul_dbl.v(507): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(531) " "Verilog HDL assignment warning at auc_wmul_dbl.v(531): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(538) " "Verilog HDL assignment warning at auc_wmul_dbl.v(538): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(545) " "Verilog HDL assignment warning at auc_wmul_dbl.v(545): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(566) " "Verilog HDL assignment warning at auc_wmul_dbl.v(566): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(573) " "Verilog HDL assignment warning at auc_wmul_dbl.v(573): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(580) " "Verilog HDL assignment warning at auc_wmul_dbl.v(580): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839692 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(598) " "Verilog HDL assignment warning at auc_wmul_dbl.v(598): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(600) " "Verilog HDL assignment warning at auc_wmul_dbl.v(600): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(622) " "Verilog HDL assignment warning at auc_wmul_dbl.v(622): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(624) " "Verilog HDL assignment warning at auc_wmul_dbl.v(624): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(649) " "Verilog HDL assignment warning at auc_wmul_dbl.v(649): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(656) " "Verilog HDL assignment warning at auc_wmul_dbl.v(656): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(663) " "Verilog HDL assignment warning at auc_wmul_dbl.v(663): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(684) " "Verilog HDL assignment warning at auc_wmul_dbl.v(684): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(691) " "Verilog HDL assignment warning at auc_wmul_dbl.v(691): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(698) " "Verilog HDL assignment warning at auc_wmul_dbl.v(698): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(719) " "Verilog HDL assignment warning at auc_wmul_dbl.v(719): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(726) " "Verilog HDL assignment warning at auc_wmul_dbl.v(726): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(733) " "Verilog HDL assignment warning at auc_wmul_dbl.v(733): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(753) " "Verilog HDL assignment warning at auc_wmul_dbl.v(753): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(768) " "Verilog HDL assignment warning at auc_wmul_dbl.v(768): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(769) " "Verilog HDL assignment warning at auc_wmul_dbl.v(769): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(770) " "Verilog HDL assignment warning at auc_wmul_dbl.v(770): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(773) " "Verilog HDL assignment warning at auc_wmul_dbl.v(773): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_dbl.v(774) " "Verilog HDL assignment warning at auc_wmul_dbl.v(774): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(776) " "Verilog HDL assignment warning at auc_wmul_dbl.v(776): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_dbl.v(778) " "Verilog HDL assignment warning at auc_wmul_dbl.v(778): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(779) " "Verilog HDL assignment warning at auc_wmul_dbl.v(779): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(781) " "Verilog HDL assignment warning at auc_wmul_dbl.v(781): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_dbl.v(782) " "Verilog HDL assignment warning at auc_wmul_dbl.v(782): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_dbl.v" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839693 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_dbl:iauc_wmul_dbl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wmul_add ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_add:iauc_wmul_add " "Elaborating entity \"auc_wmul_add\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_wmul:iauc_wmul\|auc_wmul_add:iauc_wmul_add\"" {  } { { "../../lv_nopl/auc_wmul.v" "iauc_wmul_add" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839694 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(141) " "Verilog HDL assignment warning at auc_wmul_add.v(141): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(145) " "Verilog HDL assignment warning at auc_wmul_add.v(145): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(149) " "Verilog HDL assignment warning at auc_wmul_add.v(149): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(157) " "Verilog HDL assignment warning at auc_wmul_add.v(157): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(158) " "Verilog HDL assignment warning at auc_wmul_add.v(158): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(159) " "Verilog HDL assignment warning at auc_wmul_add.v(159): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(162) " "Verilog HDL assignment warning at auc_wmul_add.v(162): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_add.v(163) " "Verilog HDL assignment warning at auc_wmul_add.v(163): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(165) " "Verilog HDL assignment warning at auc_wmul_add.v(165): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(166) " "Verilog HDL assignment warning at auc_wmul_add.v(166): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(168) " "Verilog HDL assignment warning at auc_wmul_add.v(168): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(169) " "Verilog HDL assignment warning at auc_wmul_add.v(169): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(170) " "Verilog HDL assignment warning at auc_wmul_add.v(170): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(174) " "Verilog HDL assignment warning at auc_wmul_add.v(174): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(175) " "Verilog HDL assignment warning at auc_wmul_add.v(175): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(176) " "Verilog HDL assignment warning at auc_wmul_add.v(176): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(179) " "Verilog HDL assignment warning at auc_wmul_add.v(179): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_add.v(180) " "Verilog HDL assignment warning at auc_wmul_add.v(180): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(182) " "Verilog HDL assignment warning at auc_wmul_add.v(182): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(183) " "Verilog HDL assignment warning at auc_wmul_add.v(183): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(185) " "Verilog HDL assignment warning at auc_wmul_add.v(185): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(186) " "Verilog HDL assignment warning at auc_wmul_add.v(186): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(220) " "Verilog HDL assignment warning at auc_wmul_add.v(220): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(227) " "Verilog HDL assignment warning at auc_wmul_add.v(227): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839702 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(234) " "Verilog HDL assignment warning at auc_wmul_add.v(234): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(266) " "Verilog HDL assignment warning at auc_wmul_add.v(266): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(268) " "Verilog HDL assignment warning at auc_wmul_add.v(268): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(296) " "Verilog HDL assignment warning at auc_wmul_add.v(296): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(303) " "Verilog HDL assignment warning at auc_wmul_add.v(303): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(331) " "Verilog HDL assignment warning at auc_wmul_add.v(331): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(338) " "Verilog HDL assignment warning at auc_wmul_add.v(338): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(359) " "Verilog HDL assignment warning at auc_wmul_add.v(359): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(366) " "Verilog HDL assignment warning at auc_wmul_add.v(366): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(373) " "Verilog HDL assignment warning at auc_wmul_add.v(373): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(401) " "Verilog HDL assignment warning at auc_wmul_add.v(401): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(408) " "Verilog HDL assignment warning at auc_wmul_add.v(408): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(429) " "Verilog HDL assignment warning at auc_wmul_add.v(429): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(436) " "Verilog HDL assignment warning at auc_wmul_add.v(436): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(443) " "Verilog HDL assignment warning at auc_wmul_add.v(443): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(464) " "Verilog HDL assignment warning at auc_wmul_add.v(464): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(472) " "Verilog HDL assignment warning at auc_wmul_add.v(472): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(479) " "Verilog HDL assignment warning at auc_wmul_add.v(479): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(500) " "Verilog HDL assignment warning at auc_wmul_add.v(500): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(507) " "Verilog HDL assignment warning at auc_wmul_add.v(507): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(514) " "Verilog HDL assignment warning at auc_wmul_add.v(514): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(546) " "Verilog HDL assignment warning at auc_wmul_add.v(546): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(548) " "Verilog HDL assignment warning at auc_wmul_add.v(548): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(569) " "Verilog HDL assignment warning at auc_wmul_add.v(569): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(576) " "Verilog HDL assignment warning at auc_wmul_add.v(576): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(583) " "Verilog HDL assignment warning at auc_wmul_add.v(583): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(604) " "Verilog HDL assignment warning at auc_wmul_add.v(604): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(611) " "Verilog HDL assignment warning at auc_wmul_add.v(611): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(618) " "Verilog HDL assignment warning at auc_wmul_add.v(618): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(639) " "Verilog HDL assignment warning at auc_wmul_add.v(639): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(646) " "Verilog HDL assignment warning at auc_wmul_add.v(646): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(653) " "Verilog HDL assignment warning at auc_wmul_add.v(653): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(674) " "Verilog HDL assignment warning at auc_wmul_add.v(674): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(688) " "Verilog HDL assignment warning at auc_wmul_add.v(688): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(709) " "Verilog HDL assignment warning at auc_wmul_add.v(709): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(716) " "Verilog HDL assignment warning at auc_wmul_add.v(716): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(723) " "Verilog HDL assignment warning at auc_wmul_add.v(723): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(744) " "Verilog HDL assignment warning at auc_wmul_add.v(744): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(751) " "Verilog HDL assignment warning at auc_wmul_add.v(751): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(758) " "Verilog HDL assignment warning at auc_wmul_add.v(758): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(790) " "Verilog HDL assignment warning at auc_wmul_add.v(790): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(792) " "Verilog HDL assignment warning at auc_wmul_add.v(792): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(813) " "Verilog HDL assignment warning at auc_wmul_add.v(813): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(820) " "Verilog HDL assignment warning at auc_wmul_add.v(820): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(827) " "Verilog HDL assignment warning at auc_wmul_add.v(827): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839703 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(845) " "Verilog HDL assignment warning at auc_wmul_add.v(845): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(847) " "Verilog HDL assignment warning at auc_wmul_add.v(847): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(872) " "Verilog HDL assignment warning at auc_wmul_add.v(872): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(879) " "Verilog HDL assignment warning at auc_wmul_add.v(879): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(886) " "Verilog HDL assignment warning at auc_wmul_add.v(886): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(907) " "Verilog HDL assignment warning at auc_wmul_add.v(907): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(915) " "Verilog HDL assignment warning at auc_wmul_add.v(915): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(922) " "Verilog HDL assignment warning at auc_wmul_add.v(922): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(943) " "Verilog HDL assignment warning at auc_wmul_add.v(943): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(950) " "Verilog HDL assignment warning at auc_wmul_add.v(950): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(957) " "Verilog HDL assignment warning at auc_wmul_add.v(957): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(978) " "Verilog HDL assignment warning at auc_wmul_add.v(978): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(985) " "Verilog HDL assignment warning at auc_wmul_add.v(985): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(992) " "Verilog HDL assignment warning at auc_wmul_add.v(992): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(1012) " "Verilog HDL assignment warning at auc_wmul_add.v(1012): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(1027) " "Verilog HDL assignment warning at auc_wmul_add.v(1027): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(1028) " "Verilog HDL assignment warning at auc_wmul_add.v(1028): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(1029) " "Verilog HDL assignment warning at auc_wmul_add.v(1029): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(1032) " "Verilog HDL assignment warning at auc_wmul_add.v(1032): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 auc_wmul_add.v(1033) " "Verilog HDL assignment warning at auc_wmul_add.v(1033): truncated value with size 32 to match size of target (4)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(1035) " "Verilog HDL assignment warning at auc_wmul_add.v(1035): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_wmul_add.v(1037) " "Verilog HDL assignment warning at auc_wmul_add.v(1037): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(1038) " "Verilog HDL assignment warning at auc_wmul_add.v(1038): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(1040) " "Verilog HDL assignment warning at auc_wmul_add.v(1040): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 auc_wmul_add.v(1041) " "Verilog HDL assignment warning at auc_wmul_add.v(1041): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wmul_add.v" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839704 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_wmul:iauc_wmul|auc_wmul_add:iauc_wmul_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmul ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul " "Elaborating entity \"auc_mmul\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\"" {  } { { "../../lv_nopl/auc_wrap.v" "iauc_mmul" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulinit ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulinit:iauc_mmul_init " "Elaborating entity \"auc_mmulinit\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulinit:iauc_mmul_init\"" {  } { { "../../lv_nopl/auc_mmul.v" "iauc_mmul_init" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmul.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulinit.v(404) " "Verilog HDL assignment warning at auc_mmulinit.v(404): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulinit.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839716 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulinit:iauc_mmul_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulinit.v(431) " "Verilog HDL assignment warning at auc_mmulinit.v(431): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulinit.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839716 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulinit:iauc_mmul_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulcomp ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulcomp:iauc_mmul_comp " "Elaborating entity \"auc_mmulcomp\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulcomp:iauc_mmul_comp\"" {  } { { "../../lv_nopl/auc_mmul.v" "iauc_mmul_comp" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmul.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "compisidlevld auc_mmulcomp.v(225) " "Verilog HDL or VHDL warning at auc_mmulcomp.v(225): object \"compisidlevld\" assigned a value but never read" {  } { { "../../lv_nopl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulcomp.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664983839724 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auc_mmulcomp.v(498) " "Verilog HDL assignment warning at auc_mmulcomp.v(498): truncated value with size 32 to match size of target (8)" {  } { { "../../lv_nopl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulcomp.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839724 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auc_mmulcomp.v(504) " "Verilog HDL assignment warning at auc_mmulcomp.v(504): truncated value with size 32 to match size of target (8)" {  } { { "../../lv_nopl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulcomp.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839724 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 8 auc_mmulcomp.v(508) " "Verilog HDL assignment warning at auc_mmulcomp.v(508): truncated value with size 256 to match size of target (8)" {  } { { "../../lv_nopl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulcomp.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839724 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulcomp.v(799) " "Verilog HDL assignment warning at auc_mmulcomp.v(799): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulcomp.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839724 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulcomp.v(867) " "Verilog HDL assignment warning at auc_mmulcomp.v(867): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulcomp.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839724 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 auc_mmulcomp.v(925) " "Verilog HDL assignment warning at auc_mmulcomp.v(925): truncated value with size 32 to match size of target (2)" {  } { { "../../lv_nopl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulcomp.v" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839724 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulfinal ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulfinal:iauc_mmul_final " "Elaborating entity \"auc_mmulfinal\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulfinal:iauc_mmul_final\"" {  } { { "../../lv_nopl/auc_mmul.v" "iauc_mmul_final" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmul.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839725 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finalisidlevld auc_mmulfinal.v(168) " "Verilog HDL or VHDL warning at auc_mmulfinal.v(168): object \"finalisidlevld\" assigned a value but never read" {  } { { "../../lv_nopl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulfinal.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664983839729 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_aurswap1 auc_mmulfinal.v(319) " "Verilog HDL or VHDL warning at auc_mmulfinal.v(319): object \"final_aurswap1\" assigned a value but never read" {  } { { "../../lv_nopl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulfinal.v" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664983839729 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulfinal.v(388) " "Verilog HDL assignment warning at auc_mmulfinal.v(388): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulfinal.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839729 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulfinal.v(409) " "Verilog HDL assignment warning at auc_mmulfinal.v(409): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulfinal.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839729 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 auc_mmulfinal.v(437) " "Verilog HDL assignment warning at auc_mmulfinal.v(437): truncated value with size 32 to match size of target (2)" {  } { { "../../lv_nopl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_mmulfinal.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839729 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsinv ecc_core:iecc_core\|auc_wrap:iauc_wrap\|rsinv:irsinv " "Elaborating entity \"rsinv\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|rsinv:irsinv\"" {  } { { "../../lv_nopl/auc_wrap.v" "irsinv" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rsinv.v(432) " "Verilog HDL assignment warning at rsinv.v(432): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/rsinv.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839733 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|rsinv:irsinv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rsinv.v(462) " "Verilog HDL assignment warning at rsinv.v(462): truncated value with size 32 to match size of target (5)" {  } { { "../../lv_nopl/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/rsinv.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839735 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|rsinv:irsinv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram113x ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x " "Elaborating entity \"alram113x\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\"" {  } { { "../../lv_nopl/auc_wrap.v" "ialram113x" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram112x ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x " "Elaborating entity \"alram112x\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\"" {  } { { "../../lv_nopl/alram113x.v" "ialram112x" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/alram113x.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\"" {  } { { "../../lv_nopl/alram112x.v" "isa" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/alram112x.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../../lv_nopl/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\"" {  } { { "../../lv_nopl/auc_wrap.v" "iffxkclkx" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../../lv_nopl/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iau_dat2 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iau_dat2\"" {  } { { "../../lv_nopl/auc_wrap.v" "iau_dat2" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/auc_wrap.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluwrap ecc_core:iecc_core\|aluwrap:ialuwrap " "Elaborating entity \"aluwrap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\"" {  } { { "../../lv_nopl/ecc_core.v" "ialuwrap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/ecc_core.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mprs aluwrap.v(236) " "Verilog HDL or VHDL warning at aluwrap.v(236): object \"mprs\" assigned a value but never read" {  } { { "../../lv_nopl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664983839858 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mpvld aluwrap.v(237) " "Verilog HDL or VHDL warning at aluwrap.v(237): object \"mpvld\" assigned a value but never read" {  } { { "../../lv_nopl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664983839858 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 aluwrap.v(236) " "Verilog HDL assignment warning at aluwrap.v(236): truncated value with size 256 to match size of target (1)" {  } { { "../../lv_nopl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839858 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modfa ecc_core:iecc_core\|aluwrap:ialuwrap\|modfa:imodfa " "Elaborating entity \"modfa\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|modfa:imodfa\"" {  } { { "../../lv_nopl/aluwrap.v" "imodfa" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(72) " "Verilog HDL assignment warning at modfa.v(72): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/modfa.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839869 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(73) " "Verilog HDL assignment warning at modfa.v(73): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/modfa.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839869 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(81) " "Verilog HDL assignment warning at modfa.v(81): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/modfa.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839869 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(168) " "Verilog HDL assignment warning at modfa.v(168): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/modfa.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839869 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(169) " "Verilog HDL assignment warning at modfa.v(169): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/modfa.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839869 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(173) " "Verilog HDL assignment warning at modfa.v(173): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/modfa.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839869 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(174) " "Verilog HDL assignment warning at modfa.v(174): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/modfa.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839869 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modfa.v(184) " "Verilog HDL assignment warning at modfa.v(184): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/modfa.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839869 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|modfa:imodfa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montprowrap ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap " "Elaborating entity \"montprowrap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\"" {  } { { "../../lv_nopl/aluwrap.v" "imontprowrap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 8 montprowrap.v(109) " "Verilog HDL assignment warning at montprowrap.v(109): truncated value with size 256 to match size of target (8)" {  } { { "../../lv_nopl/montprowrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montprowrap.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839961 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montprowrap:imontprowrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "257 256 montprowrap.v(147) " "Verilog HDL assignment warning at montprowrap.v(147): truncated value with size 257 to match size of target (256)" {  } { { "../../lv_nopl/montprowrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montprowrap.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983839961 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montprowrap:imontprowrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montpro ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro " "Elaborating entity \"montpro\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\"" {  } { { "../../lv_nopl/montprowrap.v" "imontpro" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montprowrap.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx1 ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|mux_xx1:imxa " "Elaborating entity \"mux_xx1\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|mux_xx1:imxa\"" {  } { { "../../lv_nopl/montpro.v" "imxa" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montpro.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclaa " "Elaborating entity \"cla\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclaa\"" {  } { { "../../lv_nopl/montpro.v" "iclaa" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montpro.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983839970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclam " "Elaborating entity \"cla\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montprowrap:imontprowrap\|montpro:imontpro\|cla:iclam\"" {  } { { "../../lv_nopl/montpro.v" "iclam" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montpro.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983840078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinv ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv " "Elaborating entity \"montinv\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\"" {  } { { "../../lv_nopl/aluwrap.v" "imontinv" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983840182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinvp1 ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1 " "Elaborating entity \"montinvp1\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\"" {  } { { "../../lv_nopl/montinv.v" "phase1" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinv.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983840185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(144) " "Verilog HDL assignment warning at montinvp1.v(144): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840199 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp1.v(145) " "Verilog HDL assignment warning at montinvp1.v(145): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(153) " "Verilog HDL assignment warning at montinvp1.v(153): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp1.v(154) " "Verilog HDL assignment warning at montinvp1.v(154): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(162) " "Verilog HDL assignment warning at montinvp1.v(162): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(168) " "Verilog HDL assignment warning at montinvp1.v(168): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(174) " "Verilog HDL assignment warning at montinvp1.v(174): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(180) " "Verilog HDL assignment warning at montinvp1.v(180): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(186) " "Verilog HDL assignment warning at montinvp1.v(186): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(192) " "Verilog HDL assignment warning at montinvp1.v(192): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(199) " "Verilog HDL assignment warning at montinvp1.v(199): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(207) " "Verilog HDL assignment warning at montinvp1.v(207): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp1.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840200 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinvp2 ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp2:phase2 " "Elaborating entity \"montinvp2\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp2:phase2\"" {  } { { "../../lv_nopl/montinv.v" "phase2" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinv.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983840504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(75) " "Verilog HDL assignment warning at montinvp2.v(75): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840509 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(78) " "Verilog HDL assignment warning at montinvp2.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp2.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840509 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(83) " "Verilog HDL assignment warning at montinvp2.v(83): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp2.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840509 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(86) " "Verilog HDL assignment warning at montinvp2.v(86): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp2.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840509 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(87) " "Verilog HDL assignment warning at montinvp2.v(87): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840509 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(91) " "Verilog HDL assignment warning at montinvp2.v(91): truncated value with size 32 to match size of target (10)" {  } { { "../../lv_nopl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp2.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840509 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(92) " "Verilog HDL assignment warning at montinvp2.v(92): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840509 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(109) " "Verilog HDL assignment warning at montinvp2.v(109): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/montinvp2.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840509 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cswap ecc_core:iecc_core\|aluwrap:ialuwrap\|cswap:icswap " "Elaborating entity \"cswap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|cswap:icswap\"" {  } { { "../../lv_nopl/aluwrap.v" "icswap" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/aluwrap.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983840616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cswap.v(63) " "Verilog HDL assignment warning at cswap.v(63): truncated value with size 32 to match size of target (1)" {  } { { "../../lv_nopl/cswap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/lv_nopl/cswap.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1664983840620 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|cswap:icswap"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1664983858391 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1664983858391 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1664983858391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983858872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664983858872 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664983858872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e6n1 " "Found entity 1: altsyncram_e6n1" {  } { { "db/altsyncram_e6n1.tdf" "" { Text "D:/Paper/ECC Revised/eccrevised/LuanVan-20210617T090538Z-001/LuanVan/BanGoc/LuanVan/Hardware/Quartus/luanvan/db/altsyncram_e6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664983859001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983859001 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664983872782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664983897209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664983899942 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664983899942 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22782 " "Implemented 22782 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664983902559 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664983902559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22515 " "Implemented 22515 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664983902559 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1664983902559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664983902559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 520 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 520 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5137 " "Peak virtual memory: 5137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664983902804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  5 22:31:42 2022 " "Processing ended: Wed Oct  5 22:31:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664983902804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664983902804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:38 " "Total CPU time (on all processors): 00:03:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664983902804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664983902804 ""}
