{"vcs1":{"timestamp_begin":1681483783.347029764, "rt":0.88, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681483784.261266137, "rt":0.99, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681483785.270509148, "rt":0.71, "ut":0.07, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681483783.049557255}
{"VCS_COMP_START_TIME": 1681483783.049557255}
{"VCS_COMP_END_TIME": 1681483786.701488943}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338280}}
{"stitch_vcselab": {"peak_mem": 222604}}
