Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan 11 21:30:54 2024
| Host         : LAPTOP-FDGDQ9C1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MTX_timing_summary_routed.rpt -pb MTX_timing_summary_routed.pb -rpx MTX_timing_summary_routed.rpx -warn_on_violation
| Design       : MTX
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   34          inf        0.000                      0                   34           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e[2]
                            (input port)
  Destination:            y[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.515ns  (logic 5.961ns (24.314%)  route 18.555ns (75.686%))
  Logic Levels:           14  (IBUF=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  e[2] (IN)
                         net (fo=0)                   0.000     0.000    e[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  e_IBUF[2]_inst/O
                         net (fo=48, routed)          3.101     4.034    e_IBUF[2]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  y_OBUF[4]_inst_i_11/O
                         net (fo=5, routed)           1.050     5.208    y_OBUF[4]_inst_i_11_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     5.332 r  y_OBUF[4]_inst_i_14/O
                         net (fo=5, routed)           1.030     6.362    MX2/U_1
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.152     6.514 r  y_OBUF[6]_inst_i_27/O
                         net (fo=4, routed)           0.972     7.486    MX2/AD82/W1
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.326     7.812 f  y_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.630     9.442    MX2/X_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.594 r  y_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           1.145    10.739    y_OBUF[10]_inst_i_30_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.348    11.087 r  y_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.987    12.074    MX2/AD85/W1
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  y_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.957    13.156    MX2/AD85/W2
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.152    13.308 r  y_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           0.802    14.110    MX2/AD86/W2
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.326    14.436 r  y_OBUF[16]_inst_i_6/O
                         net (fo=4, routed)           0.691    15.126    MX2/AD86/W4
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.250 r  y_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.992    16.243    AD161/N_12
    SLICE_X14Y37         LUT5 (Prop_lut5_I0_O)        0.146    16.389 r  y_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.467    16.855    AD161/N_14
    SLICE_X14Y37         LUT6 (Prop_lut6_I4_O)        0.328    17.183 r  y_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           4.731    21.914    y_OBUF[16]
    J2                   OBUF (Prop_obuf_I_O)         2.601    24.515 r  y_OBUF[16]_inst/O
                         net (fo=0)                   0.000    24.515    y[16]
    J2                                                                r  y[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[2]
                            (input port)
  Destination:            y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.056ns  (logic 5.957ns (24.763%)  route 18.099ns (75.237%))
  Logic Levels:           14  (IBUF=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  e[2] (IN)
                         net (fo=0)                   0.000     0.000    e[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  e_IBUF[2]_inst/O
                         net (fo=48, routed)          3.101     4.034    e_IBUF[2]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  y_OBUF[4]_inst_i_11/O
                         net (fo=5, routed)           1.050     5.208    y_OBUF[4]_inst_i_11_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     5.332 r  y_OBUF[4]_inst_i_14/O
                         net (fo=5, routed)           1.030     6.362    MX2/U_1
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.152     6.514 r  y_OBUF[6]_inst_i_27/O
                         net (fo=4, routed)           0.972     7.486    MX2/AD82/W1
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.326     7.812 f  y_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.630     9.442    MX2/X_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.594 r  y_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           1.145    10.739    y_OBUF[10]_inst_i_30_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.348    11.087 r  y_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.987    12.074    MX2/AD85/W1
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  y_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.957    13.156    MX2/AD85/W2
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.152    13.308 r  y_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           0.802    14.110    MX2/AD86/W2
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.326    14.436 r  y_OBUF[16]_inst_i_6/O
                         net (fo=4, routed)           0.691    15.126    MX2/AD86/W4
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.250 r  y_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.992    16.243    AD161/N_12
    SLICE_X14Y37         LUT5 (Prop_lut5_I0_O)        0.146    16.389 r  y_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.180    16.568    AD161/N_14
    SLICE_X14Y37         LUT6 (Prop_lut6_I5_O)        0.328    16.896 r  y_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.562    21.459    y_OBUF[15]
    H1                   OBUF (Prop_obuf_I_O)         2.598    24.056 r  y_OBUF[15]_inst/O
                         net (fo=0)                   0.000    24.056    y[15]
    H1                                                                r  y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[2]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.981ns  (logic 5.609ns (23.391%)  route 18.372ns (76.609%))
  Logic Levels:           13  (IBUF=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  e[2] (IN)
                         net (fo=0)                   0.000     0.000    e[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  e_IBUF[2]_inst/O
                         net (fo=48, routed)          3.101     4.034    e_IBUF[2]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  y_OBUF[4]_inst_i_11/O
                         net (fo=5, routed)           1.050     5.208    y_OBUF[4]_inst_i_11_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     5.332 r  y_OBUF[4]_inst_i_14/O
                         net (fo=5, routed)           1.030     6.362    MX2/U_1
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.152     6.514 r  y_OBUF[6]_inst_i_27/O
                         net (fo=4, routed)           0.972     7.486    MX2/AD82/W1
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.326     7.812 f  y_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.630     9.442    MX2/X_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.594 r  y_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           1.145    10.739    y_OBUF[10]_inst_i_30_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.348    11.087 r  y_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.987    12.074    MX2/AD85/W1
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  y_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.957    13.156    MX2/AD85/W2
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.152    13.308 r  y_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           0.802    14.110    MX2/AD86/W2
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.326    14.436 r  y_OBUF[16]_inst_i_6/O
                         net (fo=4, routed)           1.012    15.448    MX2/AD86/W4
    SLICE_X14Y34         LUT6 (Prop_lut6_I2_O)        0.124    15.572 r  y_OBUF[14]_inst_i_4/O
                         net (fo=3, routed)           0.980    16.552    MX2/p_12_in
    SLICE_X14Y37         LUT3 (Prop_lut3_I1_O)        0.124    16.676 r  y_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.705    21.381    y_OBUF[13]
    K2                   OBUF (Prop_obuf_I_O)         2.600    23.981 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    23.981    y[13]
    K2                                                                r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[2]
                            (input port)
  Destination:            y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.669ns  (logic 5.608ns (23.692%)  route 18.061ns (76.308%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  e[2] (IN)
                         net (fo=0)                   0.000     0.000    e[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  e_IBUF[2]_inst/O
                         net (fo=48, routed)          3.101     4.034    e_IBUF[2]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  y_OBUF[4]_inst_i_11/O
                         net (fo=5, routed)           1.050     5.208    y_OBUF[4]_inst_i_11_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     5.332 r  y_OBUF[4]_inst_i_14/O
                         net (fo=5, routed)           1.030     6.362    MX2/U_1
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.152     6.514 r  y_OBUF[6]_inst_i_27/O
                         net (fo=4, routed)           0.972     7.486    MX2/AD82/W1
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.326     7.812 f  y_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.630     9.442    MX2/X_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.594 r  y_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           1.145    10.739    y_OBUF[10]_inst_i_30_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.348    11.087 r  y_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.987    12.074    MX2/AD85/W1
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  y_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.957    13.156    MX2/AD85/W2
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.152    13.308 r  y_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           0.802    14.110    MX2/AD86/W2
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.326    14.436 r  y_OBUF[16]_inst_i_6/O
                         net (fo=4, routed)           0.691    15.126    MX2/AD86/W4
    SLICE_X12Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.250 r  y_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.992    16.243    AD161/N_12
    SLICE_X14Y37         LUT5 (Prop_lut5_I0_O)        0.124    16.367 r  y_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.704    21.071    y_OBUF[14]
    J1                   OBUF (Prop_obuf_I_O)         2.598    23.669 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000    23.669    y[14]
    J1                                                                r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[2]
                            (input port)
  Destination:            y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.463ns  (logic 5.847ns (24.918%)  route 17.617ns (75.082%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  e[2] (IN)
                         net (fo=0)                   0.000     0.000    e[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  e_IBUF[2]_inst/O
                         net (fo=48, routed)          3.101     4.034    e_IBUF[2]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  y_OBUF[4]_inst_i_11/O
                         net (fo=5, routed)           1.050     5.208    y_OBUF[4]_inst_i_11_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     5.332 r  y_OBUF[4]_inst_i_14/O
                         net (fo=5, routed)           1.030     6.362    MX2/U_1
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.152     6.514 r  y_OBUF[6]_inst_i_27/O
                         net (fo=4, routed)           0.972     7.486    MX2/AD82/W1
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.326     7.812 f  y_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.630     9.442    MX2/X_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.594 r  y_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           1.145    10.739    y_OBUF[10]_inst_i_30_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.348    11.087 r  y_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.987    12.074    MX2/AD85/W1
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  y_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.957    13.156    MX2/AD85/W2
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.152    13.308 r  y_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           0.802    14.110    MX2/AD86/W2
    SLICE_X12Y35         LUT6 (Prop_lut6_I0_O)        0.326    14.436 r  y_OBUF[16]_inst_i_6/O
                         net (fo=4, routed)           0.682    15.117    MX2/AD86/W4
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.241 r  y_OBUF[12]_inst_i_5/O
                         net (fo=1, routed)           0.701    15.943    AD161/FA12/S0__0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.150    16.093 r  y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.559    20.652    y_OBUF[12]
    L2                   OBUF (Prop_obuf_I_O)         2.811    23.463 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000    23.463    y[12]
    L2                                                                r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[2]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.972ns  (logic 5.482ns (23.863%)  route 17.490ns (76.137%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  e[2] (IN)
                         net (fo=0)                   0.000     0.000    e[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  e_IBUF[2]_inst/O
                         net (fo=48, routed)          3.101     4.034    e_IBUF[2]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  y_OBUF[4]_inst_i_11/O
                         net (fo=5, routed)           1.050     5.208    y_OBUF[4]_inst_i_11_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     5.332 r  y_OBUF[4]_inst_i_14/O
                         net (fo=5, routed)           1.030     6.362    MX2/U_1
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.152     6.514 r  y_OBUF[6]_inst_i_27/O
                         net (fo=4, routed)           0.972     7.486    MX2/AD82/W1
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.326     7.812 f  y_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.630     9.442    MX2/X_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.594 r  y_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           1.145    10.739    y_OBUF[10]_inst_i_30_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.348    11.087 r  y_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.987    12.074    MX2/AD85/W1
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  y_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.957    13.156    MX2/AD85/W2
    SLICE_X11Y33         LUT5 (Prop_lut5_I4_O)        0.152    13.308 r  y_OBUF[12]_inst_i_7/O
                         net (fo=4, routed)           1.303    14.611    MX2/AD86/W2
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.326    14.937 r  y_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.806    15.742    AD161/FA10/S0__0
    SLICE_X12Y37         LUT4 (Prop_lut4_I3_O)        0.124    15.866 r  y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.510    20.376    y_OBUF[10]
    J3                   OBUF (Prop_obuf_I_O)         2.596    22.972 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    22.972    y[10]
    J3                                                                r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[0]
                            (input port)
  Destination:            x[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.953ns  (logic 5.488ns (23.910%)  route 17.465ns (76.090%))
  Logic Levels:           14  (IBUF=1 LUT5=2 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  e[0] (IN)
                         net (fo=0)                   0.000     0.000    e[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  e_IBUF[0]_inst/O
                         net (fo=44, routed)          3.864     4.790    e_IBUF[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.124     4.914 r  x_OBUF[4]_inst_i_19/O
                         net (fo=7, routed)           1.158     6.071    MX0/AD80/W2
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.195 r  x_OBUF[6]_inst_i_16/O
                         net (fo=6, routed)           0.880     7.075    MX0/AD81/W2
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  x_OBUF[6]_inst_i_28/O
                         net (fo=2, routed)           0.989     8.188    MX0/AD82/FA2/S0__0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     8.338 r  x_OBUF[8]_inst_i_27/O
                         net (fo=3, routed)           0.873     9.211    MX0/AD83/W1
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.326     9.537 r  x_OBUF[8]_inst_i_35/O
                         net (fo=5, routed)           1.035    10.572    MX0/X_2
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.696 r  x_OBUF[12]_inst_i_41/O
                         net (fo=2, routed)           1.194    11.890    MX0/Y_2
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.014 r  x_OBUF[12]_inst_i_20/O
                         net (fo=4, routed)           1.032    13.045    MX0/AD85/W3
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  x_OBUF[12]_inst_i_8/O
                         net (fo=2, routed)           0.994    14.163    MX0/AD86/FA3/S0__0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.287 r  x_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.871    15.158    AD160/N_10
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.282 r  x_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.958    16.240    AD160/N_12
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.152    16.392 r  x_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.418    16.810    AD160/N_14
    SLICE_X13Y32         LUT6 (Prop_lut6_I4_O)        0.326    17.136 r  x_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           3.200    20.336    x_OBUF[16]
    W2                   OBUF (Prop_obuf_I_O)         2.616    22.953 r  x_OBUF[16]_inst/O
                         net (fo=0)                   0.000    22.953    x[16]
    W2                                                                r  x[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[0]
                            (input port)
  Destination:            x[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.943ns  (logic 5.473ns (23.853%)  route 17.471ns (76.147%))
  Logic Levels:           14  (IBUF=1 LUT5=2 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  e[0] (IN)
                         net (fo=0)                   0.000     0.000    e[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  e_IBUF[0]_inst/O
                         net (fo=44, routed)          3.864     4.790    e_IBUF[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.124     4.914 r  x_OBUF[4]_inst_i_19/O
                         net (fo=7, routed)           1.158     6.071    MX0/AD80/W2
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.195 r  x_OBUF[6]_inst_i_16/O
                         net (fo=6, routed)           0.880     7.075    MX0/AD81/W2
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  x_OBUF[6]_inst_i_28/O
                         net (fo=2, routed)           0.989     8.188    MX0/AD82/FA2/S0__0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     8.338 r  x_OBUF[8]_inst_i_27/O
                         net (fo=3, routed)           0.873     9.211    MX0/AD83/W1
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.326     9.537 r  x_OBUF[8]_inst_i_35/O
                         net (fo=5, routed)           1.035    10.572    MX0/X_2
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.696 r  x_OBUF[12]_inst_i_41/O
                         net (fo=2, routed)           1.194    11.890    MX0/Y_2
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.014 r  x_OBUF[12]_inst_i_20/O
                         net (fo=4, routed)           1.032    13.045    MX0/AD85/W3
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  x_OBUF[12]_inst_i_8/O
                         net (fo=2, routed)           0.994    14.163    MX0/AD86/FA3/S0__0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.287 r  x_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.871    15.158    AD160/N_10
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.282 r  x_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.958    16.240    AD160/N_12
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.152    16.392 r  x_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.414    16.806    AD160/N_14
    SLICE_X13Y32         LUT6 (Prop_lut6_I5_O)        0.326    17.132 r  x_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.210    20.342    x_OBUF[15]
    V3                   OBUF (Prop_obuf_I_O)         2.601    22.943 r  x_OBUF[15]_inst/O
                         net (fo=0)                   0.000    22.943    x[15]
    V3                                                                r  x[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[2]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.533ns  (logic 5.270ns (23.388%)  route 17.263ns (76.612%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 f  e[2] (IN)
                         net (fo=0)                   0.000     0.000    e[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  e_IBUF[2]_inst/O
                         net (fo=48, routed)          3.101     4.034    e_IBUF[2]
    SLICE_X4Y30          LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  y_OBUF[4]_inst_i_11/O
                         net (fo=5, routed)           1.050     5.208    y_OBUF[4]_inst_i_11_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     5.332 r  y_OBUF[4]_inst_i_14/O
                         net (fo=5, routed)           1.030     6.362    MX2/U_1
    SLICE_X3Y31          LUT4 (Prop_lut4_I3_O)        0.152     6.514 r  y_OBUF[6]_inst_i_27/O
                         net (fo=4, routed)           0.972     7.486    MX2/AD82/W1
    SLICE_X5Y30          LUT5 (Prop_lut5_I1_O)        0.326     7.812 f  y_OBUF[6]_inst_i_12/O
                         net (fo=4, routed)           1.630     9.442    MX2/X_0
    SLICE_X10Y25         LUT3 (Prop_lut3_I2_O)        0.152     9.594 r  y_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           1.145    10.739    y_OBUF[10]_inst_i_30_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.348    11.087 r  y_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.987    12.074    MX2/AD85/W1
    SLICE_X10Y32         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  y_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.957    13.156    MX2/AD85/W2
    SLICE_X11Y33         LUT5 (Prop_lut5_I1_O)        0.124    13.280 r  y_OBUF[10]_inst_i_4/O
                         net (fo=3, routed)           1.218    14.498    MX2/p_8_in
    SLICE_X12Y37         LUT6 (Prop_lut6_I2_O)        0.124    14.622 r  y_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.667    15.289    AD161/N_10
    SLICE_X13Y37         LUT3 (Prop_lut3_I2_O)        0.124    15.413 r  y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.505    19.918    y_OBUF[11]
    L1                   OBUF (Prop_obuf_I_O)         2.614    22.533 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    22.533    y[11]
    L1                                                                r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[0]
                            (input port)
  Destination:            x[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.193ns  (logic 5.136ns (23.142%)  route 17.057ns (76.858%))
  Logic Levels:           13  (IBUF=1 LUT5=2 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  e[0] (IN)
                         net (fo=0)                   0.000     0.000    e[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  e_IBUF[0]_inst/O
                         net (fo=44, routed)          3.864     4.790    e_IBUF[0]
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.124     4.914 r  x_OBUF[4]_inst_i_19/O
                         net (fo=7, routed)           1.158     6.071    MX0/AD80/W2
    SLICE_X6Y24          LUT6 (Prop_lut6_I5_O)        0.124     6.195 r  x_OBUF[6]_inst_i_16/O
                         net (fo=6, routed)           0.880     7.075    MX0/AD81/W2
    SLICE_X5Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.199 r  x_OBUF[6]_inst_i_28/O
                         net (fo=2, routed)           0.989     8.188    MX0/AD82/FA2/S0__0
    SLICE_X9Y24          LUT5 (Prop_lut5_I4_O)        0.150     8.338 r  x_OBUF[8]_inst_i_27/O
                         net (fo=3, routed)           0.873     9.211    MX0/AD83/W1
    SLICE_X9Y25          LUT6 (Prop_lut6_I2_O)        0.326     9.537 r  x_OBUF[8]_inst_i_35/O
                         net (fo=5, routed)           1.035    10.572    MX0/X_2
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.696 r  x_OBUF[12]_inst_i_41/O
                         net (fo=2, routed)           1.194    11.890    MX0/Y_2
    SLICE_X12Y25         LUT6 (Prop_lut6_I2_O)        0.124    12.014 r  x_OBUF[12]_inst_i_20/O
                         net (fo=4, routed)           1.032    13.045    MX0/AD85/W3
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  x_OBUF[12]_inst_i_8/O
                         net (fo=2, routed)           0.994    14.163    MX0/AD86/FA3/S0__0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.287 r  x_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.871    15.158    AD160/N_10
    SLICE_X13Y28         LUT6 (Prop_lut6_I0_O)        0.124    15.282 r  x_OBUF[14]_inst_i_2/O
                         net (fo=3, routed)           0.958    16.240    AD160/N_12
    SLICE_X13Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.364 r  x_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.210    19.574    x_OBUF[14]
    W3                   OBUF (Prop_obuf_I_O)         2.618    22.193 r  x_OBUF[14]_inst/O
                         net (fo=0)                   0.000    22.193    x[14]
    W3                                                                r  x[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            x[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.198ns  (logic 1.370ns (42.838%)  route 1.828ns (57.162%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          0.924     1.090    a_IBUF[0]
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.045     1.135 r  x_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.187    AD160/N_1
    SLICE_X8Y23          LUT3 (Prop_lut3_I2_O)        0.045     1.232 r  x_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.852     2.084    x_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.115     3.198 r  x_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.198    x[2]
    V5                                                                r  x[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.262ns  (logic 1.383ns (42.382%)  route 1.880ns (57.618%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  b_IBUF[1]_inst/O
                         net (fo=24, routed)          0.782     0.945    b_IBUF[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.045     0.990 r  x_OBUF[4]_inst_i_4/O
                         net (fo=3, routed)           0.126     1.115    MX1/p_2_in
    SLICE_X4Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.160 r  x_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.972     2.132    x_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.130     3.262 r  x_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.262    x[3]
    U5                                                                r  x[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[7]
                            (input port)
  Destination:            x[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.425ns  (logic 1.367ns (39.900%)  route 2.059ns (60.101%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  e[7] (IN)
                         net (fo=0)                   0.000     0.000    e[7]
    G17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  e_IBUF[7]_inst/O
                         net (fo=38, routed)          0.965     1.154    e_IBUF[7]
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.199 r  x_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.093     2.292    x_OBUF[16]
    W2                   OBUF (Prop_obuf_I_O)         1.133     3.425 r  x_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.425    x[16]
    W2                                                                r  x[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[7]
                            (input port)
  Destination:            x[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.432ns  (logic 1.352ns (39.380%)  route 2.080ns (60.620%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  e[7] (IN)
                         net (fo=0)                   0.000     0.000    e[7]
    G17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  e_IBUF[7]_inst/O
                         net (fo=38, routed)          0.965     1.154    e_IBUF[7]
    SLICE_X13Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.199 r  x_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.115     2.314    x_OBUF[15]
    V3                   OBUF (Prop_obuf_I_O)         1.118     3.432 r  x_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.432    x[15]
    V3                                                                r  x[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[4]
                            (input port)
  Destination:            x[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.546ns  (logic 1.415ns (39.904%)  route 2.131ns (60.096%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  e[4] (IN)
                         net (fo=0)                   0.000     0.000    e[4]
    J17                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  e_IBUF[4]_inst/O
                         net (fo=48, routed)          0.851     1.031    e_IBUF[4]
    SLICE_X8Y24          LUT6 (Prop_lut6_I3_O)        0.045     1.076 r  x_OBUF[6]_inst_i_3/O
                         net (fo=3, routed)           0.237     1.314    MX0/p_4_in
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.359 r  x_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.043     2.401    x_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.145     3.546 r  x_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.546    x[5]
    U8                                                                r  x[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.352ns (38.089%)  route 2.197ns (61.911%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          0.915     1.081    a_IBUF[0]
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.045     1.126 r  x_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.282     2.408    x_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.141     3.549 r  x_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.549    x[1]
    U7                                                                r  x[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[2]
                            (input port)
  Destination:            x[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.607ns  (logic 1.398ns (38.765%)  route 2.209ns (61.235%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  e[2] (IN)
                         net (fo=0)                   0.000     0.000    e[2]
    L18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  e_IBUF[2]_inst/O
                         net (fo=48, routed)          0.709     0.872    e_IBUF[2]
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.045     0.917 r  x_OBUF[4]_inst_i_3/O
                         net (fo=3, routed)           0.183     1.100    MX0/p_2_in
    SLICE_X4Y24          LUT5 (Prop_lut5_I1_O)        0.045     1.145 r  x_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.316     2.461    x_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.145     3.607 r  x_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.607    x[4]
    V8                                                                r  x[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.612ns  (logic 1.383ns (38.291%)  route 2.229ns (61.709%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          0.915     1.081    a_IBUF[0]
    SLICE_X9Y23          LUT4 (Prop_lut4_I3_O)        0.048     1.129 r  x_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.314     2.443    x_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.170     3.612 r  x_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.612    x[0]
    V7                                                                r  x[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e[7]
                            (input port)
  Destination:            x[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.392ns (38.298%)  route 2.243ns (61.702%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  e[7] (IN)
                         net (fo=0)                   0.000     0.000    e[7]
    G17                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  e_IBUF[7]_inst/O
                         net (fo=38, routed)          0.970     1.158    e_IBUF[7]
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.203 r  x_OBUF[14]_inst_i_4/O
                         net (fo=3, routed)           0.199     1.402    MX0/p_12_in
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.447 r  x_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.074     2.521    x_OBUF[13]
    U3                   OBUF (Prop_obuf_I_O)         1.114     3.635 r  x_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.635    x[13]
    U3                                                                r  x[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            x[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.641ns  (logic 1.395ns (38.306%)  route 2.246ns (61.694%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  a_IBUF[0]_inst/O
                         net (fo=21, routed)          1.015     1.181    a_IBUF[0]
    SLICE_X10Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.226 r  x_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           0.140     1.366    MX0/p_5_in
    SLICE_X10Y24         LUT5 (Prop_lut5_I3_O)        0.045     1.411 r  x_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.091     2.502    x_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.139     3.641 r  x_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.641    x[6]
    W6                                                                r  x[6] (OUT)
  -------------------------------------------------------------------    -------------------





