{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767183411367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767183411367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 31 19:16:51 2025 " "Processing started: Wed Dec 31 19:16:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767183411367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1767183411367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT_8Points -c FFT_8Points --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_8Points -c FFT_8Points --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1767183411367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1767183411680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1767183411680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Detect_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Detect_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Detect_edge " "Found entity 1: Detect_edge" {  } { { "../../02_rtl/Detect_edge.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Detect_edge.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_right " "Found entity 1: SHF_right" {  } { { "../../02_rtl/FPU_COMMON/SHF_right.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHF_left " "Found entity 1: SHF_left" {  } { { "../../02_rtl/FPU_COMMON/SHF_left.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/SHF_left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_8bit " "Found entity 1: LOPD_8bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_4bit " "Found entity 1: LOPD_4bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_24bit " "Found entity 1: LOPD_24bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LOPD_16bit " "Found entity 1: LOPD_16bit" {  } { { "../../02_rtl/FPU_COMMON/LOPD_16bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418481 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b COMP_CLA_24bit.sv(57) " "Verilog HDL Declaration information at COMP_CLA_24bit.sv(57): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_CLA_24bit " "Found entity 1: COMP_CLA_24bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418482 ""} { "Info" "ISGN_ENTITY_NAME" "2 COMP_CLA_4bit " "Found entity 2: COMP_CLA_4bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_CLA_24bit.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_8bit " "Found entity 1: COMP_8bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_4bit " "Found entity 1: COMP_4bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMP_24bit " "Found entity 1: COMP_24bit" {  } { { "../../02_rtl/FPU_COMMON/COMP_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b CLS_4bit.sv(3) " "Verilog HDL Declaration information at CLS_4bit.sv(3): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "../../02_rtl/FPU_COMMON/CLS_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLS_4bit " "Found entity 1: CLS_4bit" {  } { { "../../02_rtl/FPU_COMMON/CLS_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLS_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "../../02_rtl/FPU_COMMON/CLA_8bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit " "Found entity 1: CLA_4bit" {  } { { "../../02_rtl/FPU_COMMON/CLA_4bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_24bit " "Found entity 1: CLA_24bit" {  } { { "../../02_rtl/FPU_COMMON/CLA_24bit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_24bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_add_sub " "Found entity 1: FPU_add_sub" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_SIGN_unit " "Found entity 1: ADD_SUB_SIGN_unit" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_SIGN_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_PSC_unit " "Found entity 1: ADD_SUB_PSC_unit" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_PSC_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_NOR_unit " "Found entity 1: ADD_SUB_NOR_unit" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_NOR_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_MAN_swap " "Found entity 1: ADD_SUB_MAN_swap" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_MAN_rounding " "Found entity 1: ADD_SUB_MAN_rounding" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_MAN_ALU " "Found entity 1: ADD_SUB_MAN_ALU" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_swap " "Found entity 1: ADD_SUB_EXP_swap" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_swap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_sub " "Found entity 1: ADD_SUB_EXP_sub" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_rounding " "Found entity 1: ADD_SUB_EXP_rounding" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_comp " "Found entity 1: ADD_SUB_EXP_comp" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_EXP_adjust " "Found entity 1: ADD_SUB_EXP_adjust" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_PSC_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_PSC_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_PSC_unit " "Found entity 1: MUL_PSC_unit" {  } { { "../../02_rtl/FPU_MUL/MUL_PSC_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_PSC_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_NOR_unit " "Found entity 1: MUL_NOR_unit" {  } { { "../../02_rtl/FPU_MUL/MUL_NOR_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_MAN_rounding " "Found entity 1: MUL_MAN_rounding" {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_MAN_mul " "Found entity 1: MUL_MAN_mul" {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_EXP_unit " "Found entity 1: MUL_EXP_unit" {  } { { "../../02_rtl/FPU_MUL/MUL_EXP_unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_rounding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_rounding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_EXP_rounding " "Found entity 1: MUL_EXP_rounding" {  } { { "../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_rounding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_adjust.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_adjust.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUL_EXP_adjust " "Found entity 1: MUL_EXP_adjust" {  } { { "../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_adjust.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_mul " "Found entity 1: fpu_mul" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Butterfly_Unit " "Found entity 1: Butterfly_Unit" {  } { { "../../02_rtl/Butterfly_Unit.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0_real X0_real FFT_8Points.sv(7) " "Verilog HDL Declaration information at FFT_8Points.sv(7): object \"x0_real\" differs only in case from object \"X0_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x0_imag X0_imag FFT_8Points.sv(7) " "Verilog HDL Declaration information at FFT_8Points.sv(7): object \"x0_imag\" differs only in case from object \"X0_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x1_real X1_real FFT_8Points.sv(8) " "Verilog HDL Declaration information at FFT_8Points.sv(8): object \"x1_real\" differs only in case from object \"X1_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x1_imag X1_imag FFT_8Points.sv(8) " "Verilog HDL Declaration information at FFT_8Points.sv(8): object \"x1_imag\" differs only in case from object \"X1_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x2_real X2_real FFT_8Points.sv(9) " "Verilog HDL Declaration information at FFT_8Points.sv(9): object \"x2_real\" differs only in case from object \"X2_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x2_imag X2_imag FFT_8Points.sv(9) " "Verilog HDL Declaration information at FFT_8Points.sv(9): object \"x2_imag\" differs only in case from object \"X2_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x3_real X3_real FFT_8Points.sv(10) " "Verilog HDL Declaration information at FFT_8Points.sv(10): object \"x3_real\" differs only in case from object \"X3_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x3_imag X3_imag FFT_8Points.sv(10) " "Verilog HDL Declaration information at FFT_8Points.sv(10): object \"x3_imag\" differs only in case from object \"X3_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x4_real X4_real FFT_8Points.sv(11) " "Verilog HDL Declaration information at FFT_8Points.sv(11): object \"x4_real\" differs only in case from object \"X4_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x4_imag X4_imag FFT_8Points.sv(11) " "Verilog HDL Declaration information at FFT_8Points.sv(11): object \"x4_imag\" differs only in case from object \"X4_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x5_real X5_real FFT_8Points.sv(12) " "Verilog HDL Declaration information at FFT_8Points.sv(12): object \"x5_real\" differs only in case from object \"X5_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x5_imag X5_imag FFT_8Points.sv(12) " "Verilog HDL Declaration information at FFT_8Points.sv(12): object \"x5_imag\" differs only in case from object \"X5_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x6_real X6_real FFT_8Points.sv(13) " "Verilog HDL Declaration information at FFT_8Points.sv(13): object \"x6_real\" differs only in case from object \"X6_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x6_imag X6_imag FFT_8Points.sv(13) " "Verilog HDL Declaration information at FFT_8Points.sv(13): object \"x6_imag\" differs only in case from object \"X6_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x7_real X7_real FFT_8Points.sv(14) " "Verilog HDL Declaration information at FFT_8Points.sv(14): object \"x7_real\" differs only in case from object \"X7_real\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x7_imag X7_imag FFT_8Points.sv(14) " "Verilog HDL Declaration information at FFT_8Points.sv(14): object \"x7_imag\" differs only in case from object \"X7_imag\" in the same scope" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1767183418497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFT_8Points " "Found entity 1: FFT_8Points" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767183418498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767183418498 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(28) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(28): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418501 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(29) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(29): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418501 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(30) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(30): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418501 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(31) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(31): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418501 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(32) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(32): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418501 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(33) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(33): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418501 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(34) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(34): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(35) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(35): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(36) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(36): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 36 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(37) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(37): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(38) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(38): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(39) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(39): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(40) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(40): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(41) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(41): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(42) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(42): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FFT_8Points FFT_8Points.sv(43) " "Verilog HDL Parameter Declaration warning at FFT_8Points.sv(43): Parameter Declaration in module \"FFT_8Points\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/FFT_8Points.sv" "" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1767183418502 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT_8Points " "Elaborating entity \"FFT_8Points\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1767183418536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detect_edge Detect_edge:DETECT_START_STAGE1 " "Elaborating entity \"Detect_edge\" for hierarchy \"Detect_edge:DETECT_START_STAGE1\"" {  } { { "../../02_rtl/FFT_8Points.sv" "DETECT_START_STAGE1" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Butterfly_Unit Butterfly_Unit:BFLY1_0 " "Elaborating entity \"Butterfly_Unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\"" {  } { { "../../02_rtl/FFT_8Points.sv" "BFLY1_0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FFT_8Points.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_mul Butterfly_Unit:BFLY1_0\|fpu_mul:mul0 " "Elaborating entity \"fpu_mul\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\"" {  } { { "../../02_rtl/Butterfly_Unit.sv" "mul0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_EXP_unit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT " "Elaborating entity \"MUL_EXP_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\|CLA_8bit:ADD_EXP_UNIT " "Elaborating entity \"CLA_8bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\|CLA_8bit:ADD_EXP_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/MUL_EXP_unit.sv" "ADD_EXP_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_EXP_unit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\|CLA_8bit:ADD_EXP_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0 " "Elaborating entity \"CLA_4bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_unit:MUL_EXP_UNIT\|CLA_8bit:ADD_EXP_UNIT\|CLA_4bit:CLA_4BIT_UNIT_0\"" {  } { { "../../02_rtl/FPU_COMMON/CLA_8bit.sv" "CLA_4BIT_UNIT_0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/CLA_8bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_MAN_mul Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_MAN_mul:MAN_MUL_UNIT " "Elaborating entity \"MUL_MAN_mul\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_MAN_mul:MAN_MUL_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MAN_MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_24bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT " "Elaborating entity \"LOPD_24bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "LOPD_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_16bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB " "Elaborating entity \"LOPD_16bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\"" {  } { { "../../02_rtl/FPU_COMMON/LOPD_24bit.sv" "LOPD_16bit_UNIT_MSB" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_24bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOPD_8bit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0 " "Elaborating entity \"LOPD_8bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|LOPD_24bit:LOPD_UNIT\|LOPD_16bit:LOPD_16bit_UNIT_MSB\|LOPD_8bit:LOPD_8bit_unit_0\"" {  } { { "../../02_rtl/FPU_COMMON/LOPD_16bit.sv" "LOPD_8bit_unit_0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/LOPD_16bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_NOR_unit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_NOR_unit:NOR_UNIT " "Elaborating entity \"MUL_NOR_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_NOR_unit:NOR_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_left Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_NOR_unit:NOR_UNIT\|SHF_left:SHF_left_unit " "Elaborating entity \"SHF_left\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_NOR_unit:NOR_UNIT\|SHF_left:SHF_left_unit\"" {  } { { "../../02_rtl/FPU_MUL/MUL_NOR_unit.sv" "SHF_left_unit" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_NOR_unit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_MAN_rounding Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_MAN_rounding:MAN_ROUNDING_UNIT " "Elaborating entity \"MUL_MAN_rounding\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_MAN_rounding:MAN_ROUNDING_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MAN_ROUNDING_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_EXP_adjust Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT " "Elaborating entity \"MUL_EXP_adjust\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_adjust:MUL_EXP_ADJUST_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "MUL_EXP_ADJUST_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_EXP_rounding Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_rounding:EXP_ROUNDING_UNIT " "Elaborating entity \"MUL_EXP_rounding\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_EXP_rounding:EXP_ROUNDING_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "EXP_ROUNDING_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_PSC_unit Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_PSC_unit:PSC_UNIT " "Elaborating entity \"MUL_PSC_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|fpu_mul:mul0\|MUL_PSC_unit:PSC_UNIT\"" {  } { { "../../02_rtl/FPU_MUL/fpu_mul.sv" "PSC_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/fpu_mul.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_add_sub Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0 " "Elaborating entity \"FPU_add_sub\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\"" {  } { { "../../02_rtl/Butterfly_Unit.sv" "sub0" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/Butterfly_Unit.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_comp Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT " "Elaborating entity \"ADD_SUB_EXP_comp\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_COM_8BIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_8bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT " "Elaborating entity \"COMP_8bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" "COMP_LESS_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_EXP_comp.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_4bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low " "Elaborating entity \"COMP_4bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_comp:EXP_COM_8BIT\|COMP_8bit:COMP_LESS_UNIT\|COMP_4bit:u_low\"" {  } { { "../../02_rtl/FPU_COMMON/COMP_8bit.sv" "u_low" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_COMMON/COMP_8bit.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_swap Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_swap:EXP_SWAP " "Elaborating entity \"ADD_SUB_EXP_swap\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_swap:EXP_SWAP\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_SWAP" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_sub Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_sub:EXP_SUB " "Elaborating entity \"ADD_SUB_EXP_sub\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_sub:EXP_SUB\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_SUB" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_MAN_swap Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_swap:MAN_SWAP_PRE " "Elaborating entity \"ADD_SUB_MAN_swap\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_swap:MAN_SWAP_PRE\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_SWAP_PRE" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHF_right Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|SHF_right:SHF_RIGHT_MAN " "Elaborating entity \"SHF_right\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|SHF_right:SHF_RIGHT_MAN\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "SHF_RIGHT_MAN" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP_24bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|COMP_24bit:MAN_COMP_24BIT " "Elaborating entity \"COMP_24bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|COMP_24bit:MAN_COMP_24BIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_COMP_24BIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_SIGN_unit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_SIGN_unit:SIGN_UNIT " "Elaborating entity \"ADD_SUB_SIGN_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_SIGN_unit:SIGN_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "SIGN_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_PSC_unit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_PSC_unit:PSC_UNIT " "Elaborating entity \"ADD_SUB_PSC_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_PSC_unit:PSC_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "PSC_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLS_4bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|CLS_4bit:MAN_ALU_PROC_RND " "Elaborating entity \"CLS_4bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|CLS_4bit:MAN_ALU_PROC_RND\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_ALU_PROC_RND" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_MAN_ALU Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_ALU:MAN_ALU " "Elaborating entity \"ADD_SUB_MAN_ALU\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_ALU:MAN_ALU\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_ALU" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_24bit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_ALU:MAN_ALU\|CLA_24bit:ALU_SUB_UNIT " "Elaborating entity \"CLA_24bit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_ALU:MAN_ALU\|CLA_24bit:ALU_SUB_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" "ALU_SUB_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/ADD_SUB_MAN_ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_adjust Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_adjust:EXP_ADJUST " "Elaborating entity \"ADD_SUB_EXP_adjust\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_adjust:EXP_ADJUST\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_ADJUST" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_NOR_unit Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_NOR_unit:NOR_UNIT " "Elaborating entity \"ADD_SUB_NOR_unit\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_NOR_unit:NOR_UNIT\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "NOR_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_MAN_rounding Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_rounding:MAN_RND " "Elaborating entity \"ADD_SUB_MAN_rounding\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_MAN_rounding:MAN_RND\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "MAN_RND" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_EXP_rounding Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_rounding:EXP_RND " "Elaborating entity \"ADD_SUB_EXP_rounding\" for hierarchy \"Butterfly_Unit:BFLY1_0\|FPU_add_sub:sub0\|ADD_SUB_EXP_rounding:EXP_RND\"" {  } { { "../../02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" "EXP_RND" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_ADD_SUB/FPU_add_sub.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767183418607 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420254 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "MUL_UNIT Multiplier " "Node instance \"MUL_UNIT\" instantiates undefined entity \"Multiplier\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../../02_rtl/FPU_MUL/MUL_MAN_mul.sv" "MUL_UNIT" { Text "/home/noname/Documents/project_tiny/FFT_8Points/02_rtl/FPU_MUL/MUL_MAN_mul.sv" 17 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1767183420255 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/noname/Documents/project_tiny/FFT_8Points/04_imple/FFT_8POINT/output_files/FFT_8Points.map.smsg " "Generated suppressed messages file /home/noname/Documents/project_tiny/FFT_8Points/04_imple/FFT_8POINT/output_files/FFT_8Points.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1767183420308 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 48 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 48 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767183420318 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 31 19:17:00 2025 " "Processing ended: Wed Dec 31 19:17:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767183420318 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767183420318 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767183420318 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1767183420318 ""}
