<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_verbosity_pkg" />
 <file
   path="simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_utilities_pkg" />
 <file
   path="simulation/submodules/avalon_mm_pkg.sv"
   type="SYSTEM_VERILOG"
   library="altera_common_sv_packages"
   systemVerilogPackageName="avalon_vip_avalon_mm_pkg" />
 <file
   path="simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link_h2t_timing_adapter.sv"
   type="SYSTEM_VERILOG"
   library="h2t_timing_adapter" />
 <file
   path="simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link_h2t_timing_adapter_fifo.sv"
   type="SYSTEM_VERILOG"
   library="h2t_timing_adapter" />
 <file
   path="simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link_write_slave_to_source.v"
   type="VERILOG"
   library="write_slave_to_source" />
 <file
   path="simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link_export_slave.vho"
   type="VHDL"
   library="export_slave" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/fluid_board_soc_hps_0_hps_io_border_memory.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/fluid_board_soc_hps_0_hps_io_border_hps_io.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/fluid_board_soc_hps_0_hps_io_border.sv"
   type="SYSTEM_VERILOG"
   library="border" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1_rsp_mux.vho"
   type="VHDL"
   library="rsp_mux" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1_rsp_demux.vho"
   type="VHDL"
   library="rsp_demux" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1_cmd_mux.vho"
   type="VHDL"
   library="cmd_mux" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1_cmd_demux.vho"
   type="VHDL"
   library="cmd_demux" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1_onchip_memory_nios_arm_s2_agent_rsp_fifo.vho"
   type="VHDL"
   library="onchip_memory_nios_arm_s2_agent_rsp_fifo" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1_sld_hub_controller_system_0_s0_agent_rsp_fifo.vho"
   type="VHDL"
   library="sld_hub_controller_system_0_s0_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_nios_arm_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_nios_arm_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory_nios_arm_s1_rsp_width_adapter" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_mux_003.vho"
   type="VHDL"
   library="rsp_mux_003" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_mux_002.vho"
   type="VHDL"
   library="rsp_mux_002" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_mux.vho"
   type="VHDL"
   library="rsp_mux" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux_006.vho"
   type="VHDL"
   library="rsp_demux_006" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux_003.vho"
   type="VHDL"
   library="rsp_demux_003" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux_002.vho"
   type="VHDL"
   library="rsp_demux_002" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux_001.vho"
   type="VHDL"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_rsp_demux.vho"
   type="VHDL"
   library="rsp_demux" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux_006.vho"
   type="VHDL"
   library="cmd_mux_006" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux_003.vho"
   type="VHDL"
   library="cmd_mux_003" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux_002.vho"
   type="VHDL"
   library="cmd_mux_002" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux_001.vho"
   type="VHDL"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_mux.vho"
   type="VHDL"
   library="cmd_mux" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_demux_003.vho"
   type="VHDL"
   library="cmd_demux_003" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_demux_002.vho"
   type="VHDL"
   library="cmd_demux_002" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_cmd_demux.vho"
   type="VHDL"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_burst_adapter" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_wr_limiter" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_015.sv"
   type="SYSTEM_VERILOG"
   library="router_015" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_013.sv"
   type="SYSTEM_VERILOG"
   library="router_013" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_011.sv"
   type="SYSTEM_VERILOG"
   library="router_011" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_010.sv"
   type="SYSTEM_VERILOG"
   library="router_010" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_009.sv"
   type="SYSTEM_VERILOG"
   library="router_009" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_007.sv"
   type="SYSTEM_VERILOG"
   library="router_007" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_006.sv"
   type="SYSTEM_VERILOG"
   library="router_006" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_005.sv"
   type="SYSTEM_VERILOG"
   library="router_005" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_004.sv"
   type="SYSTEM_VERILOG"
   library="router_004" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rdata_fifo.vho"
   type="VHDL"
   library="i2c_master_is1_avalon_slave_0_agent_rdata_fifo" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_i2c_master_is1_avalon_slave_0_agent_rsp_fifo.vho"
   type="VHDL"
   library="i2c_master_is1_avalon_slave_0_agent_rsp_fifo" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rdata_fifo.vho"
   type="VHDL"
   library="onchip_memory_nios_arm_s1_agent_rdata_fifo" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_onchip_memory_nios_arm_s1_agent_rsp_fifo.vho"
   type="VHDL"
   library="onchip_memory_nios_arm_s1_agent_rsp_fifo" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rdata_fifo.vho"
   type="VHDL"
   library="sysid_control_slave_agent_rdata_fifo" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0_sysid_control_slave_agent_rsp_fifo.vho"
   type="VHDL"
   library="sysid_control_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="fpga_only_master_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_axi_master_ni.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="hps_0_h2f_lw_axi_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="sysid_control_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="fpga_only_master_master_translator" />
 <file
   path="simulation/submodules/fluid_board_soc_fpga_only_master_p2b_adapter.sv"
   type="SYSTEM_VERILOG"
   library="p2b_adapter" />
 <file
   path="simulation/submodules/fluid_board_soc_fpga_only_master_b2p_adapter.sv"
   type="SYSTEM_VERILOG"
   library="b2p_adapter" />
 <file
   path="simulation/submodules/fluid_board_soc_fpga_only_master_transacto.vho"
   type="VHDL"
   library="transacto" />
 <file
   path="simulation/submodules/fluid_board_soc_fpga_only_master_p2b.vho"
   type="VHDL"
   library="p2b" />
 <file
   path="simulation/submodules/fluid_board_soc_fpga_only_master_b2p.vho"
   type="VHDL"
   library="b2p" />
 <file
   path="simulation/submodules/fluid_board_soc_fpga_only_master_fifo.vho"
   type="VHDL"
   library="fifo" />
 <file
   path="simulation/submodules/fluid_board_soc_fpga_only_master_timing_adt.sv"
   type="SYSTEM_VERILOG"
   library="timing_adt" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_sld_node.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_jtag_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_pli_streaming.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/altera_avalon_st_jtag_interface.sdc"
   type="SDC"
   library="jtag_phy_embedded_in_jtag_master" />
 <file
   path="simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_avalon_st_adapter.vhd"
   type="VHDL"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_hub_controller.vhd"
   type="VHDL"
   library="hub_controller" />
 <file
   path="simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_fabric.vhd"
   type="VHDL"
   library="fabric" />
 <file
   path="simulation/submodules/fluid_board_soc_sld_hub_controller_system_0_link.vhd"
   type="VHDL"
   library="link" />
 <file
   path="simulation/submodules/fluid_board_soc_hps_0_hps_io.v"
   type="VERILOG"
   library="hps_io" />
 <file
   path="simulation/submodules/altera_avalon_mm_slave_bfm.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/questa_mvc_svapi.svh"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_common_axi.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_master.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/mgc_axi_slave.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_interrupt_sink.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/fluid_board_soc_hps_0_fpga_interfaces_uart1.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/fluid_board_soc_hps_0_fpga_interfaces.sv"
   type="SYSTEM_VERILOG"
   library="fpga_interfaces" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/fluid_board_soc_irq_mapper_002.vho"
   type="VHDL"
   library="irq_mapper_002" />
 <file
   path="simulation/submodules/fluid_board_soc_irq_mapper_001.vho"
   type="VHDL"
   library="irq_mapper_001" />
 <file
   path="simulation/submodules/fluid_board_soc_irq_mapper.vho"
   type="VHDL"
   library="irq_mapper" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_1.v"
   type="VERILOG"
   library="mm_interconnect_1" />
 <file
   path="simulation/submodules/fluid_board_soc_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/fluid_board_soc_pio_reset_nios.v"
   type="VERILOG"
   library="pio_reset_nios" />
 <file
   path="simulation/submodules/fluid_board_soc_fpga_only_master.vhd"
   type="VHDL"
   library="fpga_only_master" />
 <file
   path="simulation/submodules/fluid_board_soc_jtag_uart.v"
   type="VERILOG"
   library="jtag_uart" />
 <file
   path="simulation/submodules/fluid_board_soc_onchip_memory_nios_arm.hex"
   type="HEX"
   library="onchip_memory_nios_arm" />
 <file
   path="simulation/submodules/fluid_board_soc_onchip_memory_nios_arm.v"
   type="VERILOG"
   library="onchip_memory_nios_arm" />
 <file
   path="simulation/submodules/fluid_board_soc_pio_output.v"
   type="VERILOG"
   library="pio_output" />
 <file
   path="simulation/submodules/fluid_board_soc_pio_input.v"
   type="VERILOG"
   library="pio_input" />
 <file
   path="simulation/submodules/fluid_board_soc_onchip_memory_nios_cpu.hex"
   type="HEX"
   library="onchip_memory_nios_cpu" />
 <file
   path="simulation/submodules/fluid_board_soc_onchip_memory_nios_cpu.v"
   type="VERILOG"
   library="onchip_memory_nios_cpu" />
 <file
   path="simulation/submodules/i2c_master.v"
   type="VERILOG"
   library="i2c_master_is1" />
 <file
   path="simulation/submodules/i2c_master_bit_ctrl.v"
   type="VERILOG"
   library="i2c_master_is1" />
 <file
   path="simulation/submodules/i2c_master_byte_ctrl.v"
   type="VERILOG"
   library="i2c_master_is1" />
 <file
   path="simulation/submodules/i2c_master_defines.v"
   type="VERILOG"
   library="i2c_master_is1" />
 <file
   path="simulation/submodules/i2c_master_sw.tcl"
   type="OTHER"
   library="i2c_master_is1" />
 <file
   path="simulation/submodules/i2c_master_top.v"
   type="VERILOG"
   library="i2c_master_is1" />
 <file
   path="simulation/submodules/timescale.v"
   type="VERILOG"
   library="i2c_master_is1" />
 <file
   path="simulation/submodules/avalon_spi_AMC7891.vhd"
   type="VHDL"
   library="avalon_spi_AMC7891_0" />
 <file
   path="simulation/submodules/fluid_board_soc_timer_0.v"
   type="VERILOG"
   library="timer_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0.ocp"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0.sdc"
   type="SDC"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0.vhd"
   type="VHDL_ENCRYPT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0.vho"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_bht_ram.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_bht_ram.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_bht_ram.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_ic_tag_ram.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_ic_tag_ram.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_ic_tag_ram.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_jtag_debug_module_sysclk.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_jtag_debug_module_tck.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_jtag_debug_module_wrapper.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_mult_cell.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_nios2_waves.do"
   type="OTHER"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_ociram_default_contents.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_ociram_default_contents.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_ociram_default_contents.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_oci_test_bench.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_a.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_a.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_a.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_b.dat"
   type="DAT"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_b.hex"
   type="HEX"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_rf_ram_b.mif"
   type="MIF"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_nios2_qsys_0_test_bench.vhd"
   type="VHDL"
   library="nios2_qsys_0" />
 <file
   path="simulation/submodules/fluid_board_soc_sld_hub_controller_system_0.vhd"
   type="VHDL"
   library="sld_hub_controller_system_0" />
 <file
   path="simulation/submodules/fluid_board_soc_pll_0.vo"
   type="VERILOG"
   library="pll_0" />
 <file
   path="simulation/submodules/fluid_board_soc_sysid.vho"
   type="VHDL"
   library="sysid" />
 <file
   path="simulation/submodules/fluid_board_soc_hps_0.v"
   type="VERILOG"
   library="hps_0" />
 <file path="simulation/fluid_board_soc.vhd" type="VHDL" />
 <file path="simulation/fluid_board_soc_rst_controller.vhd" type="VHDL" />
 <file path="simulation/fluid_board_soc_rst_controller_001.vhd" type="VHDL" />
 <file path="simulation/fluid_board_soc_rst_controller_002.vhd" type="VHDL" />
 <topLevel name="fluid_board_soc" />
 <deviceFamily name="cyclonev" />
 <modelMap
   controllerPath="fluid_board_soc.hps_0"
   modelPath="fluid_board_soc.hps_0" />
 <modelMap
   controllerPath="fluid_board_soc.hps_0.fpga_interfaces"
   modelPath="fluid_board_soc.hps_0.fpga_interfaces" />
 <modelMap
   controllerPath="fluid_board_soc.hps_0.hps_io"
   modelPath="fluid_board_soc.hps_0.hps_io" />
 <modelMap
   controllerPath="fluid_board_soc.onchip_memory_nios_cpu"
   modelPath="fluid_board_soc.onchip_memory_nios_cpu" />
 <modelMap
   controllerPath="fluid_board_soc.onchip_memory_nios_arm"
   modelPath="fluid_board_soc.onchip_memory_nios_arm" />
</simPackage>
