Design module

module test(
  input a,
  input b,
  output Z
);
  assign Z = (a&b)|(~b & 'bz);
endmodule

TESTBENCH

module test_tb;
  reg a;
  reg b;
  wire Z;
  test uut(.a(a),.b(b),.Z(Z));
  initial begin
    a = 0;
    b = 0;
    #100;
    a = 0;
    b = 1;
    #100;
    a = 1;
    b = 0;
    #100;
    a = 1;
    b = 1;
    #100;
  end
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0,test_tb);
  end
endmodule