-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Dilate is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    p_src_rows_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_cols_V : IN STD_LOGIC_VECTOR (31 downto 0);
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Dilate is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_cond_i498_i_i_reg_2158 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2102 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_reg_2093 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal or_cond_i_i_reg_2206 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2206_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_6_reg_570 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_37_fu_581_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_45_fu_593_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_598_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_fu_603_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_neg466_i_i_fu_608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond462_i_i_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_618_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_2088 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_307_not_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_307_not_reg_2097 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_reg_2107 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_338_0_2_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_338_0_2_reg_2111 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_reg_2115 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_819_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_107_reg_2128 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_108_fu_836_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_108_reg_2135 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_109_fu_853_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_109_reg_2142 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond461_i_i_fu_857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond461_i_i_reg_2149 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op189_read_state5 : BOOLEAN;
    signal ap_predicate_op197_read_state5 : BOOLEAN;
    signal ap_predicate_op235_read_state5 : BOOLEAN;
    signal ap_predicate_op243_read_state5 : BOOLEAN;
    signal ap_predicate_op281_read_state5 : BOOLEAN;
    signal ap_predicate_op289_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal exitcond461_i_i_reg_2149_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_862_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i498_i_i_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2162 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2175 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_113_fu_961_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_113_reg_2181 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_buf_0_val_4_addr_reg_2194 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2200 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond_i_i_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_1_val_3_addr_reg_2210 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2216 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2222 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2228 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2234 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2240 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_37_fu_1059_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_37_reg_2246 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_0210_i_22_fu_1176_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_0210_i_22_reg_2253 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_37_fu_1273_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_37_reg_2259 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_0210_i_29_fu_1390_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_0210_i_29_reg_2266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_40_fu_1487_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_40_reg_2272 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_0210_i_36_fu_1604_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_0_i_i_i_0210_i_36_reg_2279 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_reg_548 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_reg_559 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_63_fu_948_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_32_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_33_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_38_fu_1077_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_34_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_35_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_39_fu_1095_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_36_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_32_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_33_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_38_fu_1291_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_34_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_35_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_39_fu_1309_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_36_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_32_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_33_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_41_fu_1505_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_34_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_35_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_42_fu_1523_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_36_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_990_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1454_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_17_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1436_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_20_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1008_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_18_fu_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1240_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_21_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1026_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_20_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1222_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_21_fu_334 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_100_fu_635_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_53_fu_668_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_101_fu_674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_fu_699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_17_0_1_fu_714_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_103_fu_720_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_0_1_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev7_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_104_fu_745_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_17_0_2_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_fu_766_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_365_0_2_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev8_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_106_fu_791_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_i_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_707_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_fu_806_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_s_fu_814_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_i_0_1_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_18_0_1_fu_753_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_0_1_fu_823_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_19_0_1_fu_831_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond_i_i_i_0_2_fu_785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_18_0_2_fu_799_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_0_2_fu_840_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_assign_19_0_2_fu_848_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_110_fu_868_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ImagLoc_x_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_111_fu_890_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev9_fu_898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_112_fu_915_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_s_fu_923_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_fu_930_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_assign_6_fu_938_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp3_fu_878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_979_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_997_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_76_fu_1015_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_1048_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_78_fu_1066_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_79_fu_1084_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_0_0_1_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_fu_1120_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_0_0_2_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_39_fu_1134_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_0_1_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_20_fu_1148_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_0_1_1_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_21_fu_1162_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_0_1_2_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1193_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_81_fu_1211_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_82_fu_1229_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_83_fu_1262_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_84_fu_1280_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_fu_1298_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_1_0_1_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_25_fu_1334_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_1_0_2_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_26_fu_1348_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_1_1_fu_1356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_27_fu_1362_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_1_1_1_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_28_fu_1376_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_1_1_2_fu_1384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_1407_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_87_fu_1425_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_fu_1443_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_89_fu_1476_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_90_fu_1494_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_91_fu_1512_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_2_0_1_fu_1542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_32_fu_1548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_2_0_2_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_33_fu_1562_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_2_1_fu_1570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_34_fu_1576_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_2_1_1_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_35_fu_1590_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_2_1_2_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_384_0_2_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_23_fu_1701_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_0_2_1_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_24_fu_1714_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_0_2_2_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_384_1_2_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_30_fu_1746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_1_2_1_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_31_fu_1759_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_1_2_2_fu_1767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_384_2_2_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_37_fu_1791_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_2_2_1_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_0_i_i_i_0210_i_38_fu_1804_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_384_2_2_2_fu_1812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_134 : BOOLEAN;
    signal ap_enable_state4_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_180 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op193_store_state5 : BOOLEAN;
    signal ap_enable_operation_193 : BOOLEAN;
    signal ap_predicate_op198_store_state5 : BOOLEAN;
    signal ap_enable_operation_198 : BOOLEAN;
    signal ap_enable_operation_137 : BOOLEAN;
    signal ap_enable_operation_183 : BOOLEAN;
    signal ap_predicate_op191_store_state5 : BOOLEAN;
    signal ap_enable_operation_191 : BOOLEAN;
    signal ap_predicate_op196_store_state5 : BOOLEAN;
    signal ap_enable_operation_196 : BOOLEAN;
    signal ap_enable_operation_139 : BOOLEAN;
    signal ap_enable_operation_186 : BOOLEAN;
    signal ap_predicate_op190_store_state5 : BOOLEAN;
    signal ap_enable_operation_190 : BOOLEAN;
    signal ap_predicate_op195_store_state5 : BOOLEAN;
    signal ap_enable_operation_195 : BOOLEAN;
    signal ap_enable_operation_149 : BOOLEAN;
    signal ap_enable_operation_226 : BOOLEAN;
    signal ap_predicate_op239_store_state5 : BOOLEAN;
    signal ap_enable_operation_239 : BOOLEAN;
    signal ap_predicate_op244_store_state5 : BOOLEAN;
    signal ap_enable_operation_244 : BOOLEAN;
    signal ap_enable_operation_151 : BOOLEAN;
    signal ap_enable_operation_229 : BOOLEAN;
    signal ap_predicate_op237_store_state5 : BOOLEAN;
    signal ap_enable_operation_237 : BOOLEAN;
    signal ap_predicate_op242_store_state5 : BOOLEAN;
    signal ap_enable_operation_242 : BOOLEAN;
    signal ap_enable_operation_153 : BOOLEAN;
    signal ap_enable_operation_232 : BOOLEAN;
    signal ap_predicate_op236_store_state5 : BOOLEAN;
    signal ap_enable_operation_236 : BOOLEAN;
    signal ap_predicate_op241_store_state5 : BOOLEAN;
    signal ap_enable_operation_241 : BOOLEAN;
    signal ap_enable_operation_162 : BOOLEAN;
    signal ap_enable_operation_272 : BOOLEAN;
    signal ap_predicate_op285_store_state5 : BOOLEAN;
    signal ap_enable_operation_285 : BOOLEAN;
    signal ap_predicate_op290_store_state5 : BOOLEAN;
    signal ap_enable_operation_290 : BOOLEAN;
    signal ap_enable_operation_164 : BOOLEAN;
    signal ap_enable_operation_275 : BOOLEAN;
    signal ap_predicate_op283_store_state5 : BOOLEAN;
    signal ap_enable_operation_283 : BOOLEAN;
    signal ap_predicate_op288_store_state5 : BOOLEAN;
    signal ap_enable_operation_288 : BOOLEAN;
    signal ap_enable_operation_166 : BOOLEAN;
    signal ap_enable_operation_278 : BOOLEAN;
    signal ap_predicate_op282_store_state5 : BOOLEAN;
    signal ap_enable_operation_282 : BOOLEAN;
    signal ap_predicate_op287_store_state5 : BOOLEAN;
    signal ap_enable_operation_287 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1314 : BOOLEAN;

    component hls_sobel_mux_32_kbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_address1,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_address1,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_address1,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_address1,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_address1,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_bkb
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_address1,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    hls_sobel_mux_32_kbM_U91 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_302,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_113_reg_2181,
        dout => tmp_74_fu_979_p5);

    hls_sobel_mux_32_kbM_U92 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_20_fu_314,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_113_reg_2181,
        dout => tmp_75_fu_997_p5);

    hls_sobel_mux_32_kbM_U93 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_21_fu_326,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_113_reg_2181,
        dout => tmp_76_fu_1015_p5);

    hls_sobel_mux_32_kbM_U94 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_990_p3,
        din1 => col_buf_0_val_1_0_fu_1008_p3,
        din2 => col_buf_0_val_2_0_fu_1026_p3,
        din3 => tmp_107_reg_2128,
        dout => tmp_77_fu_1048_p5);

    hls_sobel_mux_32_kbM_U95 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_990_p3,
        din1 => col_buf_0_val_1_0_fu_1008_p3,
        din2 => col_buf_0_val_2_0_fu_1026_p3,
        din3 => tmp_108_reg_2135,
        dout => tmp_78_fu_1066_p5);

    hls_sobel_mux_32_kbM_U96 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_990_p3,
        din1 => col_buf_0_val_1_0_fu_1008_p3,
        din2 => col_buf_0_val_2_0_fu_1026_p3,
        din3 => tmp_109_reg_2142,
        dout => tmp_79_fu_1084_p5);

    hls_sobel_mux_32_kbM_U97 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_21_fu_334,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_113_reg_2181,
        dout => tmp_80_fu_1193_p5);

    hls_sobel_mux_32_kbM_U98 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_20_fu_330,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_113_reg_2181,
        dout => tmp_81_fu_1211_p5);

    hls_sobel_mux_32_kbM_U99 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_322,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_113_reg_2181,
        dout => tmp_82_fu_1229_p5);

    hls_sobel_mux_32_kbM_U100 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1204_p3,
        din1 => col_buf_1_val_1_0_fu_1222_p3,
        din2 => col_buf_1_val_2_0_fu_1240_p3,
        din3 => tmp_107_reg_2128,
        dout => tmp_83_fu_1262_p5);

    hls_sobel_mux_32_kbM_U101 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1204_p3,
        din1 => col_buf_1_val_1_0_fu_1222_p3,
        din2 => col_buf_1_val_2_0_fu_1240_p3,
        din3 => tmp_108_reg_2135,
        dout => tmp_84_fu_1280_p5);

    hls_sobel_mux_32_kbM_U102 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1204_p3,
        din1 => col_buf_1_val_1_0_fu_1222_p3,
        din2 => col_buf_1_val_2_0_fu_1240_p3,
        din3 => tmp_109_reg_2142,
        dout => tmp_85_fu_1298_p5);

    hls_sobel_mux_32_kbM_U103 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_18_fu_318,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_113_reg_2181,
        dout => tmp_86_fu_1407_p5);

    hls_sobel_mux_32_kbM_U104 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_17_fu_310,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_113_reg_2181,
        dout => tmp_87_fu_1425_p5);

    hls_sobel_mux_32_kbM_U105 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_s_fu_306,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => tmp_113_reg_2181,
        dout => tmp_88_fu_1443_p5);

    hls_sobel_mux_32_kbM_U106 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1418_p3,
        din1 => col_buf_2_val_1_0_fu_1436_p3,
        din2 => col_buf_2_val_2_0_fu_1454_p3,
        din3 => tmp_107_reg_2128,
        dout => tmp_89_fu_1476_p5);

    hls_sobel_mux_32_kbM_U107 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1418_p3,
        din1 => col_buf_2_val_1_0_fu_1436_p3,
        din2 => col_buf_2_val_2_0_fu_1454_p3,
        din3 => tmp_108_reg_2135,
        dout => tmp_90_fu_1494_p5);

    hls_sobel_mux_32_kbM_U108 : component hls_sobel_mux_32_kbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1418_p3,
        din1 => col_buf_2_val_1_0_fu_1436_p3,
        din2 => col_buf_2_val_2_0_fu_1454_p3,
        din3 => tmp_109_reg_2142,
        dout => tmp_91_fu_1512_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond462_i_i_fu_613_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond462_i_i_fu_613_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state4);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((exitcond462_i_i_fu_613_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_6_reg_570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_i_fu_857_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                t_V_6_reg_570 <= j_V_fu_862_p2;
            elsif (((exitcond462_i_i_fu_613_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_6_reg_570 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                t_V_reg_559 <= i_V_reg_2088;
            elsif (((tmp_38_fu_587_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_559 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_36_reg_548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                tmp_36_reg_548 <= ap_const_lv2_0;
            elsif (((tmp_38_fu_587_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_36_reg_548 <= tmp_37_fu_581_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_i_fu_857_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                brmerge_reg_2162 <= brmerge_fu_943_p2;
                k_buf_0_val_3_addr_reg_2175 <= tmp_63_fu_948_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2194 <= tmp_63_fu_948_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2200 <= tmp_63_fu_948_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2210 <= tmp_63_fu_948_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2216 <= tmp_63_fu_948_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2222 <= tmp_63_fu_948_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2228 <= tmp_63_fu_948_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2234 <= tmp_63_fu_948_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2240 <= tmp_63_fu_948_p1(11 - 1 downto 0);
                or_cond_i498_i_i_reg_2158 <= or_cond_i498_i_i_fu_909_p2;
                or_cond_i_i_reg_2206 <= or_cond_i_i_fu_965_p2;
                tmp_113_reg_2181 <= tmp_113_fu_961_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond461_i_i_reg_2149 <= exitcond461_i_i_fu_857_p2;
                exitcond461_i_i_reg_2149_pp0_iter1_reg <= exitcond461_i_i_reg_2149;
                or_cond_i_i_reg_2206_pp0_iter1_reg <= or_cond_i_i_reg_2206;
                src_kernel_win_0_va_37_reg_2246 <= src_kernel_win_0_va_37_fu_1059_p3;
                src_kernel_win_1_va_37_reg_2259 <= src_kernel_win_1_va_37_fu_1273_p3;
                src_kernel_win_2_va_40_reg_2272 <= src_kernel_win_2_va_40_fu_1487_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2088 <= i_V_fu_618_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond462_i_i_fu_613_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2102 <= icmp_fu_645_p2;
                tmp_107_reg_2128 <= tmp_107_fu_819_p1;
                tmp_108_reg_2135 <= tmp_108_fu_836_p1;
                tmp_109_reg_2142 <= tmp_109_fu_853_p1;
                tmp_307_not_reg_2097 <= tmp_307_not_fu_629_p2;
                tmp_338_0_2_reg_2111 <= tmp_338_0_2_fu_657_p2;
                tmp_48_reg_2093 <= tmp_48_fu_624_p2;
                tmp_51_reg_2107 <= tmp_51_fu_651_p2;
                tmp_52_reg_2115 <= tmp_52_fu_663_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                right_border_buf_0_20_fu_314 <= col_buf_0_val_1_0_fu_1008_p3;
                right_border_buf_0_21_fu_326 <= col_buf_0_val_2_0_fu_1026_p3;
                right_border_buf_0_s_fu_302 <= col_buf_0_val_0_0_fu_990_p3;
                right_border_buf_1_20_fu_330 <= col_buf_1_val_1_0_fu_1222_p3;
                right_border_buf_1_21_fu_334 <= col_buf_1_val_0_0_fu_1204_p3;
                right_border_buf_1_s_fu_322 <= col_buf_1_val_2_0_fu_1240_p3;
                right_border_buf_2_17_fu_310 <= col_buf_2_val_1_0_fu_1436_p3;
                right_border_buf_2_18_fu_318 <= col_buf_2_val_0_0_fu_1418_p3;
                right_border_buf_2_s_fu_306 <= col_buf_2_val_2_0_fu_1454_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_i_reg_2149_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                src_kernel_win_0_va_32_fu_234 <= src_kernel_win_0_va_fu_230;
                src_kernel_win_0_va_fu_230 <= src_kernel_win_0_va_37_reg_2246;
                src_kernel_win_1_va_32_fu_258 <= src_kernel_win_1_va_fu_254;
                src_kernel_win_1_va_fu_254 <= src_kernel_win_1_va_37_reg_2259;
                src_kernel_win_2_va_32_fu_282 <= src_kernel_win_2_va_fu_278;
                src_kernel_win_2_va_fu_278 <= src_kernel_win_2_va_40_reg_2272;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_i_reg_2149 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                src_kernel_win_0_va_33_fu_238 <= src_kernel_win_0_va_38_fu_1077_p3;
                src_kernel_win_0_va_34_fu_242 <= src_kernel_win_0_va_33_fu_238;
                src_kernel_win_0_va_35_fu_246 <= src_kernel_win_0_va_39_fu_1095_p3;
                src_kernel_win_0_va_36_fu_250 <= src_kernel_win_0_va_35_fu_246;
                src_kernel_win_1_va_33_fu_262 <= src_kernel_win_1_va_38_fu_1291_p3;
                src_kernel_win_1_va_34_fu_266 <= src_kernel_win_1_va_33_fu_262;
                src_kernel_win_1_va_35_fu_270 <= src_kernel_win_1_va_39_fu_1309_p3;
                src_kernel_win_1_va_36_fu_274 <= src_kernel_win_1_va_35_fu_270;
                src_kernel_win_2_va_33_fu_286 <= src_kernel_win_2_va_41_fu_1505_p3;
                src_kernel_win_2_va_34_fu_290 <= src_kernel_win_2_va_33_fu_286;
                src_kernel_win_2_va_35_fu_294 <= src_kernel_win_2_va_42_fu_1523_p3;
                src_kernel_win_2_va_36_fu_298 <= src_kernel_win_2_va_35_fu_294;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_i_reg_2206 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                temp_0_i_i_i_0210_i_22_reg_2253 <= temp_0_i_i_i_0210_i_22_fu_1176_p3;
                temp_0_i_i_i_0210_i_29_reg_2266 <= temp_0_i_i_i_0210_i_29_fu_1390_p3;
                temp_0_i_i_i_0210_i_36_reg_2279 <= temp_0_i_i_i_0210_i_36_fu_1604_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_state2, tmp_38_fu_587_p2, exitcond462_i_i_fu_613_p2, ap_CS_fsm_state3, exitcond461_i_i_fu_857_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_38_fu_587_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond462_i_i_fu_613_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond461_i_i_fu_857_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((exitcond461_i_i_fu_857_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_fu_884_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_6_reg_570));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_2206_pp0_iter1_reg, ap_predicate_op189_read_state5, ap_predicate_op197_read_state5, ap_predicate_op235_read_state5, ap_predicate_op243_read_state5, ap_predicate_op281_read_state5, ap_predicate_op289_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op289_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op281_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op243_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op235_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op189_read_state5 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_2206_pp0_iter1_reg, ap_predicate_op189_read_state5, ap_predicate_op197_read_state5, ap_predicate_op235_read_state5, ap_predicate_op243_read_state5, ap_predicate_op281_read_state5, ap_predicate_op289_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op289_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op281_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op243_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op235_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op189_read_state5 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_2206_pp0_iter1_reg, ap_predicate_op189_read_state5, ap_predicate_op197_read_state5, ap_predicate_op235_read_state5, ap_predicate_op243_read_state5, ap_predicate_op281_read_state5, ap_predicate_op289_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op289_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op281_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op243_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op235_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op189_read_state5 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op189_read_state5, ap_predicate_op197_read_state5, ap_predicate_op235_read_state5, ap_predicate_op243_read_state5, ap_predicate_op281_read_state5, ap_predicate_op289_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op289_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op281_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op243_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op235_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op197_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op189_read_state5 = ap_const_boolean_1)));
    end process;


    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_i_reg_2206_pp0_iter1_reg)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1314_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_i498_i_i_reg_2158)
    begin
                ap_condition_1314 <= ((or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
        if ((exitcond461_i_i_fu_857_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond462_i_i_fu_613_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond462_i_i_fu_613_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_134_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
                ap_enable_operation_134 <= (exitcond461_i_i_fu_857_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_137_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
                ap_enable_operation_137 <= (exitcond461_i_i_fu_857_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_139_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
                ap_enable_operation_139 <= (exitcond461_i_i_fu_857_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_149_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
                ap_enable_operation_149 <= (exitcond461_i_i_fu_857_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_151_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
                ap_enable_operation_151 <= (exitcond461_i_i_fu_857_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_153_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
                ap_enable_operation_153 <= (exitcond461_i_i_fu_857_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_162_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
                ap_enable_operation_162 <= (exitcond461_i_i_fu_857_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_164_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
                ap_enable_operation_164 <= (exitcond461_i_i_fu_857_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_166_assign_proc : process(exitcond461_i_i_fu_857_p2)
    begin
                ap_enable_operation_166 <= (exitcond461_i_i_fu_857_p2 = ap_const_lv1_0);
    end process;

        ap_enable_operation_180 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_183 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_186 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_190_assign_proc : process(ap_predicate_op190_store_state5)
    begin
                ap_enable_operation_190 <= (ap_predicate_op190_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_191_assign_proc : process(ap_predicate_op191_store_state5)
    begin
                ap_enable_operation_191 <= (ap_predicate_op191_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_193_assign_proc : process(ap_predicate_op193_store_state5)
    begin
                ap_enable_operation_193 <= (ap_predicate_op193_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_195_assign_proc : process(ap_predicate_op195_store_state5)
    begin
                ap_enable_operation_195 <= (ap_predicate_op195_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_196_assign_proc : process(ap_predicate_op196_store_state5)
    begin
                ap_enable_operation_196 <= (ap_predicate_op196_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_198_assign_proc : process(ap_predicate_op198_store_state5)
    begin
                ap_enable_operation_198 <= (ap_predicate_op198_store_state5 = ap_const_boolean_1);
    end process;

        ap_enable_operation_226 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_229 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_232 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_236_assign_proc : process(ap_predicate_op236_store_state5)
    begin
                ap_enable_operation_236 <= (ap_predicate_op236_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_237_assign_proc : process(ap_predicate_op237_store_state5)
    begin
                ap_enable_operation_237 <= (ap_predicate_op237_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_239_assign_proc : process(ap_predicate_op239_store_state5)
    begin
                ap_enable_operation_239 <= (ap_predicate_op239_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_241_assign_proc : process(ap_predicate_op241_store_state5)
    begin
                ap_enable_operation_241 <= (ap_predicate_op241_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_242_assign_proc : process(ap_predicate_op242_store_state5)
    begin
                ap_enable_operation_242 <= (ap_predicate_op242_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_244_assign_proc : process(ap_predicate_op244_store_state5)
    begin
                ap_enable_operation_244 <= (ap_predicate_op244_store_state5 = ap_const_boolean_1);
    end process;

        ap_enable_operation_272 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_275 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_278 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_282_assign_proc : process(ap_predicate_op282_store_state5)
    begin
                ap_enable_operation_282 <= (ap_predicate_op282_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_283_assign_proc : process(ap_predicate_op283_store_state5)
    begin
                ap_enable_operation_283 <= (ap_predicate_op283_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_285_assign_proc : process(ap_predicate_op285_store_state5)
    begin
                ap_enable_operation_285 <= (ap_predicate_op285_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_287_assign_proc : process(ap_predicate_op287_store_state5)
    begin
                ap_enable_operation_287 <= (ap_predicate_op287_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_288_assign_proc : process(ap_predicate_op288_store_state5)
    begin
                ap_enable_operation_288 <= (ap_predicate_op288_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_290_assign_proc : process(ap_predicate_op290_store_state5)
    begin
                ap_enable_operation_290 <= (ap_predicate_op290_store_state5 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state4_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state4_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state5_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op189_read_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102)
    begin
                ap_predicate_op189_read_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op190_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_51_reg_2107)
    begin
                ap_predicate_op190_store_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op191_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_51_reg_2107)
    begin
                ap_predicate_op191_store_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op193_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_338_0_2_reg_2111)
    begin
                ap_predicate_op193_store_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (tmp_338_0_2_reg_2111 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op195_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op195_store_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op196_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op196_store_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op197_read_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op197_read_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op198_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op198_store_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op235_read_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102)
    begin
                ap_predicate_op235_read_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op236_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_51_reg_2107)
    begin
                ap_predicate_op236_store_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op237_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_51_reg_2107)
    begin
                ap_predicate_op237_store_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op239_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_338_0_2_reg_2111)
    begin
                ap_predicate_op239_store_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (tmp_338_0_2_reg_2111 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op241_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op241_store_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op242_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op242_store_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op243_read_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op243_read_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op244_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op244_store_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op281_read_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102)
    begin
                ap_predicate_op281_read_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op282_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_51_reg_2107)
    begin
                ap_predicate_op282_store_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op283_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_51_reg_2107)
    begin
                ap_predicate_op283_store_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op285_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_338_0_2_reg_2111)
    begin
                ap_predicate_op285_store_state5 <= ((icmp_reg_2102 = ap_const_lv1_0) and (tmp_338_0_2_reg_2111 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op287_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op287_store_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op288_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op288_store_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op289_read_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op289_read_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;


    ap_predicate_op290_store_state5_assign_proc : process(or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
                ap_predicate_op290_store_state5 <= ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;
    brmerge_fu_943_p2 <= (tmp_59_fu_904_p2 or tmp_307_not_reg_2097);
    col_assign_6_fu_938_p2 <= std_logic_vector(unsigned(tmp_47_fu_603_p2) - unsigned(x_fu_930_p3));
    col_buf_0_val_0_0_fu_990_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2162(0) = '1') else 
        tmp_74_fu_979_p5;
    col_buf_0_val_1_0_fu_1008_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2162(0) = '1') else 
        tmp_75_fu_997_p5;
    col_buf_0_val_2_0_fu_1026_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2162(0) = '1') else 
        tmp_76_fu_1015_p5;
    col_buf_1_val_0_0_fu_1204_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2162(0) = '1') else 
        tmp_80_fu_1193_p5;
    col_buf_1_val_1_0_fu_1222_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2162(0) = '1') else 
        tmp_81_fu_1211_p5;
    col_buf_1_val_2_0_fu_1240_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2162(0) = '1') else 
        tmp_82_fu_1229_p5;
    col_buf_2_val_0_0_fu_1418_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2162(0) = '1') else 
        tmp_86_fu_1407_p5;
    col_buf_2_val_1_0_fu_1436_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2162(0) = '1') else 
        tmp_87_fu_1425_p5;
    col_buf_2_val_2_0_fu_1454_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2162(0) = '1') else 
        tmp_88_fu_1443_p5;
    exitcond461_i_i_fu_857_p2 <= "1" when (t_V_6_reg_570 = tmp_45_fu_593_p2) else "0";
    exitcond462_i_i_fu_613_p2 <= "1" when (t_V_reg_559 = tmp_46_fu_598_p2) else "0";
    i_V_fu_618_p2 <= std_logic_vector(unsigned(t_V_reg_559) + unsigned(ap_const_lv32_1));
    icmp3_fu_878_p2 <= "0" when (tmp_110_fu_868_p4 = ap_const_lv31_0) else "1";
    icmp_fu_645_p2 <= "0" when (tmp_100_fu_635_p4 = ap_const_lv31_0) else "1";

    internal_ap_ready_assign_proc : process(exitcond462_i_i_fu_613_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond462_i_i_fu_613_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    j_V_fu_862_p2 <= std_logic_vector(unsigned(t_V_6_reg_570) + unsigned(ap_const_lv32_1));
    k_buf_0_val_3_address0 <= tmp_63_fu_948_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_2175;

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_338_0_2_reg_2111, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_338_0_2_reg_2111 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_338_0_2_reg_2111, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_338_0_2_reg_2111 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_63_fu_948_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_2194;

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, k_buf_0_val_3_q0, ap_condition_1314)
    begin
        if ((ap_const_boolean_1 = ap_condition_1314)) then
            if (((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_63_fu_948_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_2200;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, k_buf_0_val_4_q0, ap_condition_1314)
    begin
        if ((ap_const_boolean_1 = ap_condition_1314)) then
            if (((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_63_fu_948_p1(11 - 1 downto 0);
    k_buf_1_val_3_address1 <= k_buf_1_val_3_addr_reg_2210;

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_338_0_2_reg_2111, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_338_0_2_reg_2111 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_338_0_2_reg_2111, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_338_0_2_reg_2111 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_63_fu_948_p1(11 - 1 downto 0);
    k_buf_1_val_4_address1 <= k_buf_1_val_4_addr_reg_2216;

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, k_buf_1_val_3_q0, ap_condition_1314)
    begin
        if ((ap_const_boolean_1 = ap_condition_1314)) then
            if (((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1))) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif (((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1))) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_63_fu_948_p1(11 - 1 downto 0);
    k_buf_1_val_5_address1 <= k_buf_1_val_5_addr_reg_2222;

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, k_buf_1_val_4_q0, ap_condition_1314)
    begin
        if ((ap_const_boolean_1 = ap_condition_1314)) then
            if (((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1))) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif (((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1))) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_63_fu_948_p1(11 - 1 downto 0);
    k_buf_2_val_3_address1 <= k_buf_2_val_3_addr_reg_2228;

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_338_0_2_reg_2111, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_338_0_2_reg_2111 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_338_0_2_reg_2111, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_338_0_2_reg_2111 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_63_fu_948_p1(11 - 1 downto 0);
    k_buf_2_val_4_address1 <= k_buf_2_val_4_addr_reg_2234;

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, k_buf_2_val_3_q0, ap_condition_1314)
    begin
        if ((ap_const_boolean_1 = ap_condition_1314)) then
            if (((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1))) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif (((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1))) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_63_fu_948_p1(11 - 1 downto 0);
    k_buf_2_val_5_address1 <= k_buf_2_val_5_addr_reg_2240;

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, k_buf_2_val_4_q0, ap_condition_1314)
    begin
        if ((ap_const_boolean_1 = ap_condition_1314)) then
            if (((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1))) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif (((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1))) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093, tmp_51_reg_2107, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (tmp_51_reg_2107 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond_i498_i_i_fu_909_p2 <= (tmp_59_fu_904_p2 and rev9_fu_898_p2);
    or_cond_i_i_fu_965_p2 <= (icmp_reg_2102 and icmp3_fu_878_p2);
    or_cond_i_i_i_0_1_fu_739_p2 <= (tmp_365_0_1_fu_734_p2 and rev7_fu_728_p2);
    or_cond_i_i_i_0_2_fu_785_p2 <= (tmp_365_0_2_fu_780_p2 and rev8_fu_774_p2);
    or_cond_i_i_i_fu_693_p2 <= (tmp_55_fu_688_p2 and rev_fu_682_p2);
    p_assign_17_0_1_fu_714_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFE) + signed(t_V_reg_559));
    p_assign_17_0_2_fu_760_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFD) + signed(t_V_reg_559));
    p_assign_18_0_1_fu_753_p3 <= 
        ap_const_lv32_0 when (tmp_104_fu_745_p3(0) = '1') else 
        p_neg466_i_i_fu_608_p2;
    p_assign_18_0_2_fu_799_p3 <= 
        ap_const_lv32_0 when (tmp_106_fu_791_p3(0) = '1') else 
        p_neg466_i_i_fu_608_p2;
    p_assign_1_fu_707_p3 <= 
        ap_const_lv32_0 when (tmp_102_fu_699_p3(0) = '1') else 
        p_neg466_i_i_fu_608_p2;
    p_assign_s_fu_923_p3 <= 
        ap_const_lv32_0 when (tmp_112_fu_915_p3(0) = '1') else 
        tmp_47_fu_603_p2;

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_2206_pp0_iter1_reg)
    begin
        if (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        src_kernel_win_0_va_37_reg_2246 when (tmp_384_0_2_2_fu_1722_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_24_fu_1714_p3;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_i_reg_2206_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_2206_pp0_iter1_reg)
    begin
        if (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        src_kernel_win_1_va_37_reg_2259 when (tmp_384_1_2_2_fu_1767_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_31_fu_1759_p3;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_i_reg_2206_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_i_reg_2206_pp0_iter1_reg)
    begin
        if (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        src_kernel_win_2_va_40_reg_2272 when (tmp_384_2_2_2_fu_1812_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_38_fu_1804_p3;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_i_reg_2206_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_i_reg_2206_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_neg466_i_i_fu_608_p2 <= std_logic_vector(unsigned(p_src_rows_V) + unsigned(ap_const_lv32_FFFFFFFF));

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op189_read_state5, ap_predicate_op197_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op197_read_state5 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op189_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op235_read_state5, ap_predicate_op243_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op243_read_state5 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op235_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, or_cond_i498_i_i_reg_2158, icmp_reg_2102, tmp_48_reg_2093)
    begin
        if ((((icmp_reg_2102 = ap_const_lv1_0) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_48_reg_2093 = ap_const_lv1_1) and (icmp_reg_2102 = ap_const_lv1_1) and (or_cond_i498_i_i_reg_2158 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op281_read_state5, ap_predicate_op289_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op289_read_state5 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op281_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rev7_fu_728_p2 <= (tmp_103_fu_720_p3 xor ap_const_lv1_1);
    rev8_fu_774_p2 <= (tmp_105_fu_766_p3 xor ap_const_lv1_1);
    rev9_fu_898_p2 <= (tmp_111_fu_890_p3 xor ap_const_lv1_1);
    rev_fu_682_p2 <= (tmp_101_fu_674_p3 xor ap_const_lv1_1);
    row_assign_19_0_1_fu_831_p2 <= std_logic_vector(unsigned(p_neg466_i_i_fu_608_p2) - unsigned(y_0_1_fu_823_p3));
    row_assign_19_0_2_fu_848_p2 <= std_logic_vector(unsigned(p_neg466_i_i_fu_608_p2) - unsigned(y_0_2_fu_840_p3));
    row_assign_s_fu_814_p2 <= std_logic_vector(unsigned(p_neg466_i_i_fu_608_p2) - unsigned(y_fu_806_p3));
    src_kernel_win_0_va_37_fu_1059_p3 <= 
        tmp_77_fu_1048_p5 when (tmp_52_reg_2115(0) = '1') else 
        col_buf_0_val_0_0_fu_990_p3;
    src_kernel_win_0_va_38_fu_1077_p3 <= 
        tmp_78_fu_1066_p5 when (tmp_52_reg_2115(0) = '1') else 
        col_buf_0_val_1_0_fu_1008_p3;
    src_kernel_win_0_va_39_fu_1095_p3 <= 
        tmp_79_fu_1084_p5 when (tmp_52_reg_2115(0) = '1') else 
        col_buf_0_val_2_0_fu_1026_p3;
    src_kernel_win_1_va_37_fu_1273_p3 <= 
        tmp_83_fu_1262_p5 when (tmp_52_reg_2115(0) = '1') else 
        col_buf_1_val_0_0_fu_1204_p3;
    src_kernel_win_1_va_38_fu_1291_p3 <= 
        tmp_84_fu_1280_p5 when (tmp_52_reg_2115(0) = '1') else 
        col_buf_1_val_1_0_fu_1222_p3;
    src_kernel_win_1_va_39_fu_1309_p3 <= 
        tmp_85_fu_1298_p5 when (tmp_52_reg_2115(0) = '1') else 
        col_buf_1_val_2_0_fu_1240_p3;
    src_kernel_win_2_va_40_fu_1487_p3 <= 
        tmp_89_fu_1476_p5 when (tmp_52_reg_2115(0) = '1') else 
        col_buf_2_val_0_0_fu_1418_p3;
    src_kernel_win_2_va_41_fu_1505_p3 <= 
        tmp_90_fu_1494_p5 when (tmp_52_reg_2115(0) = '1') else 
        col_buf_2_val_1_0_fu_1436_p3;
    src_kernel_win_2_va_42_fu_1523_p3 <= 
        tmp_91_fu_1512_p5 when (tmp_52_reg_2115(0) = '1') else 
        col_buf_2_val_2_0_fu_1454_p3;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    temp_0_i_i_i_0210_i_20_fu_1148_p3 <= 
        src_kernel_win_0_va_34_fu_242 when (tmp_384_0_1_fu_1142_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_39_fu_1134_p3;
    temp_0_i_i_i_0210_i_21_fu_1162_p3 <= 
        src_kernel_win_0_va_33_fu_238 when (tmp_384_0_1_1_fu_1156_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_20_fu_1148_p3;
    temp_0_i_i_i_0210_i_22_fu_1176_p3 <= 
        src_kernel_win_0_va_38_fu_1077_p3 when (tmp_384_0_1_2_fu_1170_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_21_fu_1162_p3;
    temp_0_i_i_i_0210_i_23_fu_1701_p3 <= 
        src_kernel_win_0_va_32_fu_234 when (tmp_384_0_2_fu_1696_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_22_reg_2253;
    temp_0_i_i_i_0210_i_24_fu_1714_p3 <= 
        src_kernel_win_0_va_fu_230 when (tmp_384_0_2_1_fu_1708_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_23_fu_1701_p3;
    temp_0_i_i_i_0210_i_25_fu_1334_p3 <= 
        src_kernel_win_1_va_35_fu_270 when (tmp_384_1_0_1_fu_1328_p2(0) = '1') else 
        src_kernel_win_1_va_36_fu_274;
    temp_0_i_i_i_0210_i_26_fu_1348_p3 <= 
        src_kernel_win_1_va_39_fu_1309_p3 when (tmp_384_1_0_2_fu_1342_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_25_fu_1334_p3;
    temp_0_i_i_i_0210_i_27_fu_1362_p3 <= 
        src_kernel_win_1_va_34_fu_266 when (tmp_384_1_1_fu_1356_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_26_fu_1348_p3;
    temp_0_i_i_i_0210_i_28_fu_1376_p3 <= 
        src_kernel_win_1_va_33_fu_262 when (tmp_384_1_1_1_fu_1370_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_27_fu_1362_p3;
    temp_0_i_i_i_0210_i_29_fu_1390_p3 <= 
        src_kernel_win_1_va_38_fu_1291_p3 when (tmp_384_1_1_2_fu_1384_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_28_fu_1376_p3;
    temp_0_i_i_i_0210_i_30_fu_1746_p3 <= 
        src_kernel_win_1_va_32_fu_258 when (tmp_384_1_2_fu_1741_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_29_reg_2266;
    temp_0_i_i_i_0210_i_31_fu_1759_p3 <= 
        src_kernel_win_1_va_fu_254 when (tmp_384_1_2_1_fu_1753_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_30_fu_1746_p3;
    temp_0_i_i_i_0210_i_32_fu_1548_p3 <= 
        src_kernel_win_2_va_35_fu_294 when (tmp_384_2_0_1_fu_1542_p2(0) = '1') else 
        src_kernel_win_2_va_36_fu_298;
    temp_0_i_i_i_0210_i_33_fu_1562_p3 <= 
        src_kernel_win_2_va_42_fu_1523_p3 when (tmp_384_2_0_2_fu_1556_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_32_fu_1548_p3;
    temp_0_i_i_i_0210_i_34_fu_1576_p3 <= 
        src_kernel_win_2_va_34_fu_290 when (tmp_384_2_1_fu_1570_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_33_fu_1562_p3;
    temp_0_i_i_i_0210_i_35_fu_1590_p3 <= 
        src_kernel_win_2_va_33_fu_286 when (tmp_384_2_1_1_fu_1584_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_34_fu_1576_p3;
    temp_0_i_i_i_0210_i_36_fu_1604_p3 <= 
        src_kernel_win_2_va_41_fu_1505_p3 when (tmp_384_2_1_2_fu_1598_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_35_fu_1590_p3;
    temp_0_i_i_i_0210_i_37_fu_1791_p3 <= 
        src_kernel_win_2_va_32_fu_282 when (tmp_384_2_2_fu_1786_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_36_reg_2279;
    temp_0_i_i_i_0210_i_38_fu_1804_p3 <= 
        src_kernel_win_2_va_fu_278 when (tmp_384_2_2_1_fu_1798_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_37_fu_1791_p3;
    temp_0_i_i_i_0210_i_39_fu_1134_p3 <= 
        src_kernel_win_0_va_39_fu_1095_p3 when (tmp_384_0_0_2_fu_1128_p2(0) = '1') else 
        temp_0_i_i_i_0210_i_fu_1120_p3;
    temp_0_i_i_i_0210_i_fu_1120_p3 <= 
        src_kernel_win_0_va_35_fu_246 when (tmp_384_0_0_1_fu_1114_p2(0) = '1') else 
        src_kernel_win_0_va_36_fu_250;
    tmp_100_fu_635_p4 <= t_V_reg_559(31 downto 1);
    tmp_101_fu_674_p3 <= tmp_53_fu_668_p2(31 downto 31);
    tmp_102_fu_699_p3 <= tmp_53_fu_668_p2(31 downto 31);
    tmp_103_fu_720_p3 <= p_assign_17_0_1_fu_714_p2(31 downto 31);
    tmp_104_fu_745_p3 <= p_assign_17_0_1_fu_714_p2(31 downto 31);
    tmp_105_fu_766_p3 <= p_assign_17_0_2_fu_760_p2(31 downto 31);
    tmp_106_fu_791_p3 <= p_assign_17_0_2_fu_760_p2(31 downto 31);
    tmp_107_fu_819_p1 <= row_assign_s_fu_814_p2(2 - 1 downto 0);
    tmp_108_fu_836_p1 <= row_assign_19_0_1_fu_831_p2(2 - 1 downto 0);
    tmp_109_fu_853_p1 <= row_assign_19_0_2_fu_848_p2(2 - 1 downto 0);
    tmp_110_fu_868_p4 <= t_V_6_reg_570(31 downto 1);
    tmp_111_fu_890_p3 <= ImagLoc_x_fu_884_p2(31 downto 31);
    tmp_112_fu_915_p3 <= ImagLoc_x_fu_884_p2(31 downto 31);
    tmp_113_fu_961_p1 <= col_assign_6_fu_938_p2(2 - 1 downto 0);
    tmp_307_not_fu_629_p2 <= (tmp_48_fu_624_p2 xor ap_const_lv1_1);
    tmp_338_0_2_fu_657_p2 <= "1" when (t_V_reg_559 = ap_const_lv32_1) else "0";
    tmp_365_0_1_fu_734_p2 <= "1" when (signed(p_assign_17_0_1_fu_714_p2) < signed(p_src_rows_V)) else "0";
    tmp_365_0_2_fu_780_p2 <= "1" when (signed(p_assign_17_0_2_fu_760_p2) < signed(p_src_rows_V)) else "0";
    tmp_37_fu_581_p2 <= std_logic_vector(unsigned(tmp_36_reg_548) + unsigned(ap_const_lv2_1));
    tmp_384_0_0_1_fu_1114_p2 <= "1" when (unsigned(src_kernel_win_0_va_35_fu_246) > unsigned(src_kernel_win_0_va_36_fu_250)) else "0";
    tmp_384_0_0_2_fu_1128_p2 <= "1" when (unsigned(src_kernel_win_0_va_39_fu_1095_p3) > unsigned(temp_0_i_i_i_0210_i_fu_1120_p3)) else "0";
    tmp_384_0_1_1_fu_1156_p2 <= "1" when (unsigned(src_kernel_win_0_va_33_fu_238) > unsigned(temp_0_i_i_i_0210_i_20_fu_1148_p3)) else "0";
    tmp_384_0_1_2_fu_1170_p2 <= "1" when (unsigned(src_kernel_win_0_va_38_fu_1077_p3) > unsigned(temp_0_i_i_i_0210_i_21_fu_1162_p3)) else "0";
    tmp_384_0_1_fu_1142_p2 <= "1" when (unsigned(src_kernel_win_0_va_34_fu_242) > unsigned(temp_0_i_i_i_0210_i_39_fu_1134_p3)) else "0";
    tmp_384_0_2_1_fu_1708_p2 <= "1" when (unsigned(src_kernel_win_0_va_fu_230) > unsigned(temp_0_i_i_i_0210_i_23_fu_1701_p3)) else "0";
    tmp_384_0_2_2_fu_1722_p2 <= "1" when (unsigned(src_kernel_win_0_va_37_reg_2246) > unsigned(temp_0_i_i_i_0210_i_24_fu_1714_p3)) else "0";
    tmp_384_0_2_fu_1696_p2 <= "1" when (unsigned(src_kernel_win_0_va_32_fu_234) > unsigned(temp_0_i_i_i_0210_i_22_reg_2253)) else "0";
    tmp_384_1_0_1_fu_1328_p2 <= "1" when (unsigned(src_kernel_win_1_va_35_fu_270) > unsigned(src_kernel_win_1_va_36_fu_274)) else "0";
    tmp_384_1_0_2_fu_1342_p2 <= "1" when (unsigned(src_kernel_win_1_va_39_fu_1309_p3) > unsigned(temp_0_i_i_i_0210_i_25_fu_1334_p3)) else "0";
    tmp_384_1_1_1_fu_1370_p2 <= "1" when (unsigned(src_kernel_win_1_va_33_fu_262) > unsigned(temp_0_i_i_i_0210_i_27_fu_1362_p3)) else "0";
    tmp_384_1_1_2_fu_1384_p2 <= "1" when (unsigned(src_kernel_win_1_va_38_fu_1291_p3) > unsigned(temp_0_i_i_i_0210_i_28_fu_1376_p3)) else "0";
    tmp_384_1_1_fu_1356_p2 <= "1" when (unsigned(src_kernel_win_1_va_34_fu_266) > unsigned(temp_0_i_i_i_0210_i_26_fu_1348_p3)) else "0";
    tmp_384_1_2_1_fu_1753_p2 <= "1" when (unsigned(src_kernel_win_1_va_fu_254) > unsigned(temp_0_i_i_i_0210_i_30_fu_1746_p3)) else "0";
    tmp_384_1_2_2_fu_1767_p2 <= "1" when (unsigned(src_kernel_win_1_va_37_reg_2259) > unsigned(temp_0_i_i_i_0210_i_31_fu_1759_p3)) else "0";
    tmp_384_1_2_fu_1741_p2 <= "1" when (unsigned(src_kernel_win_1_va_32_fu_258) > unsigned(temp_0_i_i_i_0210_i_29_reg_2266)) else "0";
    tmp_384_2_0_1_fu_1542_p2 <= "1" when (unsigned(src_kernel_win_2_va_35_fu_294) > unsigned(src_kernel_win_2_va_36_fu_298)) else "0";
    tmp_384_2_0_2_fu_1556_p2 <= "1" when (unsigned(src_kernel_win_2_va_42_fu_1523_p3) > unsigned(temp_0_i_i_i_0210_i_32_fu_1548_p3)) else "0";
    tmp_384_2_1_1_fu_1584_p2 <= "1" when (unsigned(src_kernel_win_2_va_33_fu_286) > unsigned(temp_0_i_i_i_0210_i_34_fu_1576_p3)) else "0";
    tmp_384_2_1_2_fu_1598_p2 <= "1" when (unsigned(src_kernel_win_2_va_41_fu_1505_p3) > unsigned(temp_0_i_i_i_0210_i_35_fu_1590_p3)) else "0";
    tmp_384_2_1_fu_1570_p2 <= "1" when (unsigned(src_kernel_win_2_va_34_fu_290) > unsigned(temp_0_i_i_i_0210_i_33_fu_1562_p3)) else "0";
    tmp_384_2_2_1_fu_1798_p2 <= "1" when (unsigned(src_kernel_win_2_va_fu_278) > unsigned(temp_0_i_i_i_0210_i_37_fu_1791_p3)) else "0";
    tmp_384_2_2_2_fu_1812_p2 <= "1" when (unsigned(src_kernel_win_2_va_40_reg_2272) > unsigned(temp_0_i_i_i_0210_i_38_fu_1804_p3)) else "0";
    tmp_384_2_2_fu_1786_p2 <= "1" when (unsigned(src_kernel_win_2_va_32_fu_282) > unsigned(temp_0_i_i_i_0210_i_36_reg_2279)) else "0";
    tmp_38_fu_587_p2 <= "1" when (tmp_36_reg_548 = ap_const_lv2_2) else "0";
    tmp_45_fu_593_p2 <= std_logic_vector(unsigned(p_src_cols_V) + unsigned(ap_const_lv32_2));
    tmp_46_fu_598_p2 <= std_logic_vector(unsigned(p_src_rows_V) + unsigned(ap_const_lv32_2));
    tmp_47_fu_603_p2 <= std_logic_vector(unsigned(p_src_cols_V) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_48_fu_624_p2 <= "1" when (unsigned(t_V_reg_559) < unsigned(p_src_rows_V)) else "0";
    tmp_51_fu_651_p2 <= "1" when (t_V_reg_559 = ap_const_lv32_0) else "0";
    tmp_52_fu_663_p2 <= "1" when (unsigned(t_V_reg_559) > unsigned(p_src_rows_V)) else "0";
    tmp_53_fu_668_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(t_V_reg_559));
    tmp_55_fu_688_p2 <= "1" when (signed(tmp_53_fu_668_p2) < signed(p_src_rows_V)) else "0";
    tmp_59_fu_904_p2 <= "1" when (signed(ImagLoc_x_fu_884_p2) < signed(p_src_cols_V)) else "0";
    tmp_63_fu_948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_fu_930_p3),64));
    x_fu_930_p3 <= 
        ImagLoc_x_fu_884_p2 when (or_cond_i498_i_i_fu_909_p2(0) = '1') else 
        p_assign_s_fu_923_p3;
    y_0_1_fu_823_p3 <= 
        p_assign_17_0_1_fu_714_p2 when (or_cond_i_i_i_0_1_fu_739_p2(0) = '1') else 
        p_assign_18_0_1_fu_753_p3;
    y_0_2_fu_840_p3 <= 
        p_assign_17_0_2_fu_760_p2 when (or_cond_i_i_i_0_2_fu_785_p2(0) = '1') else 
        p_assign_18_0_2_fu_799_p3;
    y_fu_806_p3 <= 
        tmp_53_fu_668_p2 when (or_cond_i_i_i_fu_693_p2(0) = '1') else 
        p_assign_1_fu_707_p3;
end behav;
