0.6
2019.1
May 24 2019
15:06:07
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sim_1/new/DBU_tb.v,1589359101,verilog,,,,DBU_tb,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sim_1/new/cpu_tb.v,1589358814,verilog,,,,cpu_tb,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sim_1/new/new_cpu_tb.v,1589362411,verilog,,,,new_cpu_tb,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1589356406,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/data_mem/sim/data_mem.v,,clk_wiz_0,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1589356406,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/data/sim/data.v,1589281257,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/ins/sim/ins.v,,data,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/data_mem/sim/data_mem.v,1589328351,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/inst/sim/inst.v,,data_mem,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/ins/sim/ins.v,1589206029,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/ALU.v,,ins,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/ins_a/sim/ins_a.v,1589364224,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/ALU.v,,ins_a,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/inst/sim/inst.v,1589328183,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/ALU.v,,inst,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/num/sim/num.v,1589357635,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,num,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/ALU.v,1589360451,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/DBU.v,,alu,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/DBU.v,1590054628,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/cpu_test_new.v,,DBU,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/cpu.v,1589967909,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/reg_file.v,,cpu,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/cpu_test_new.v,1589371762,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/edg.v,,cpu_test_new,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/edg.v,1589288203,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/reg_file.v,,edg,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/mux.v,1589205831,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/reg_file.v,,mux2;mux4,,,,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/new_cpu.v,1589363292,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/reg_file.v,,new_cpu,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sources_1/new/reg_file.v,1589360520,verilog,,C:/Users/Asus/Documents/GitHub/COD_labs/_lab3/src/_lab3/_lab3.srcs/sim_1/new/DBU_tb.v,,reg_file,,,../../../../_lab3.srcs/sources_1/ip/clk_wiz_0,,,,,
