Running: /home/gabriel/.Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/network_test_tb_isim_beh.exe -prj /home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/network_test_tb_beh.prj work.network_test_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/../../../src/types.vhd" into library work
Parsing VHDL file "/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/../../../src/act_func.vhd" into library work
Parsing VHDL file "/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/../../../src/neuron.vhd" into library work
Parsing VHDL file "/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/../../../src/network_test.vhd" into library work
Parsing VHDL file "/home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/../../../src/network_test_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 101224 KB
Fuse CPU Usage: 2070 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package fixed_float_types
Compiling package math_real
Compiling package fixed_pkg
Compiling package types
Compiling architecture tanh of entity act_func [act_func_default]
Compiling architecture behavioral of entity neuron [\neuron(2)\]
Compiling architecture behavioral of entity neuron [\neuron(4)\]
Compiling architecture n_test_2_4_1 of entity network_test [\network_test(2,1)\]
Compiling architecture n_test_2_4_1 of entity network_test_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable /home/gabriel/ann-vhdl/fpga/xilinx/ann-vhdl/network_test_tb_isim_beh.exe
Fuse Memory Usage: 697472 KB
Fuse CPU Usage: 2610 ms
GCC CPU Usage: 1080 ms
