{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725426403254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725426403254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 15:06:42 2024 " "Processing started: Wed Sep 04 15:06:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725426403254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426403254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426403254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725426403934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725426403934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_10_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clock_10_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_10_tb " "Found entity 1: clock_10_tb" {  } { { "output_files/clock_10_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/clock_10_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_bounced.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_bounced.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_bounced " "Found entity 1: switch_bounced" {  } { { "switch_bounced.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/switch_bounced.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_10.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clock_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_10 " "Found entity 1: clock_10" {  } { { "output_files/clock_10.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/clock_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_100.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/clock_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_100 " "Found entity 1: clock_100" {  } { { "output_files/clock_100.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/clock_100.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "output_files/shift_reg.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/shift_reg_top.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/shift_reg_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_top " "Found entity 1: shift_reg_top" {  } { { "output_files/shift_reg_top.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/shift_reg_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "output_files/lfsr.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lfsr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/lfsr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_tb " "Found entity 1: lfsr_tb" {  } { { "output_files/lfsr_tb.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/lfsr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426412257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725426412293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 stopwatch.v(39) " "Verilog HDL assignment warning at stopwatch.v(39): truncated value with size 32 to match size of target (6)" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412300 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 stopwatch.v(43) " "Verilog HDL assignment warning at stopwatch.v(43): truncated value with size 32 to match size of target (6)" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412300 "|stopwatch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 stopwatch.v(47) " "Verilog HDL assignment warning at stopwatch.v(47): truncated value with size 32 to match size of target (8)" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412300 "|stopwatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_100 clock_100:clk_gen " "Elaborating entity \"clock_100\" for hierarchy \"clock_100:clk_gen\"" {  } { { "output_files/stopwatch.v" "clk_gen" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725426412331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 clock_100.v(20) " "Verilog HDL assignment warning at clock_100.v(20): truncated value with size 32 to match size of target (19)" {  } { { "output_files/clock_100.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/clock_100.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412331 "|clock_100"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clock_100.v(27) " "Verilog HDL assignment warning at clock_100.v(27): truncated value with size 32 to match size of target (10)" {  } { { "output_files/clock_100.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/clock_100.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412331 "|clock_100"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd_minute_high " "Elaborating entity \"bcd\" for hierarchy \"bcd:bcd_minute_high\"" {  } { { "output_files/stopwatch.v" "bcd_minute_high" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725426412331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd.v(7) " "Verilog HDL assignment warning at bcd.v(7): truncated value with size 32 to match size of target (1)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412331 "|stopwatch|bcd:bcd_minute_high"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd.v(8) " "Verilog HDL assignment warning at bcd.v(8): truncated value with size 32 to match size of target (1)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412331 "|stopwatch|bcd:bcd_minute_high"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd.v(9) " "Verilog HDL assignment warning at bcd.v(9): truncated value with size 32 to match size of target (1)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412331 "|stopwatch|bcd:bcd_minute_high"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bcd.v(10) " "Verilog HDL assignment warning at bcd.v(10): truncated value with size 32 to match size of target (1)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(18) " "Verilog HDL assignment warning at bcd.v(18): truncated value with size 4 to match size of target (3)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(19) " "Verilog HDL assignment warning at bcd.v(19): truncated value with size 4 to match size of target (3)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(22) " "Verilog HDL assignment warning at bcd.v(22): truncated value with size 4 to match size of target (3)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 bcd.v(24) " "Verilog HDL assignment warning at bcd.v(24): truncated value with size 4 to match size of target (3)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bcd.v(15) " "Verilog HDL Case Statement warning at bcd.v(15): incomplete case statement has no default case item" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hmmm bcd.v(14) " "Verilog HDL Always Construct warning at bcd.v(14): inferring latch(es) for variable \"hmmm\", which holds its previous value in one or more paths through the always construct" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hmmm\[0\] bcd.v(14) " "Inferred latch for \"hmmm\[0\]\" at bcd.v(14)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hmmm\[1\] bcd.v(14) " "Inferred latch for \"hmmm\[1\]\" at bcd.v(14)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hmmm\[2\] bcd.v(14) " "Inferred latch for \"hmmm\[2\]\" at bcd.v(14)" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426412338 "|stopwatch|bcd:bcd_minute_high"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "output_files/stopwatch.v" "Mod2" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725426412900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "output_files/stopwatch.v" "Div2" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725426412900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "output_files/stopwatch.v" "Mod1" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725426412900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "output_files/stopwatch.v" "Div1" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725426412900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "output_files/stopwatch.v" "Mod0" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725426412900 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "output_files/stopwatch.v" "Div0" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1725426412900 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1725426412900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725426413238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413238 ""}  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725426413238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/lpm_divide_ckl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426413312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426413312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426413359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426413359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/alt_u_div_0fe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426413391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426413391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426413486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426413486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426413559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426413559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725426413628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413628 ""}  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725426413628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/lpm_divide_9sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426413688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426413688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725426413882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426413882 ""}  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725426413882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/lpm_divide_akl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426413928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426413928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426413960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426413960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/alt_u_div_see.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426413991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426413991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725426414055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426414055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426414055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426414055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725426414055 ""}  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725426414055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/lpm_divide_7sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725426414104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426414104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd:bcd_second_high\|hmmm\[0\] " "LATCH primitive \"bcd:bcd_second_high\|hmmm\[0\]\" is permanently enabled" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725426414213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd:bcd_second_high\|hmmm\[1\] " "LATCH primitive \"bcd:bcd_second_high\|hmmm\[1\]\" is permanently enabled" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725426414213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd:bcd_second_high\|hmmm\[2\] " "LATCH primitive \"bcd:bcd_second_high\|hmmm\[2\]\" is permanently enabled" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725426414213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd:bcd_minute_high\|hmmm\[0\] " "LATCH primitive \"bcd:bcd_minute_high\|hmmm\[0\]\" is permanently enabled" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725426414213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd:bcd_minute_high\|hmmm\[1\] " "LATCH primitive \"bcd:bcd_minute_high\|hmmm\[1\]\" is permanently enabled" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725426414213 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "bcd:bcd_minute_high\|hmmm\[2\] " "LATCH primitive \"bcd:bcd_minute_high\|hmmm\[2\]\" is permanently enabled" {  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1725426414213 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1725426414388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_hundredth_low\|hmmm\[0\] " "Latch bcd:bcd_hundredth_low\|hmmm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hundredths\[1\] " "Ports D and ENA on the latch are fed by the same signal hundredths\[1\]" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414388 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_hundredth_low\|hmmm\[1\] " "Latch bcd:bcd_hundredth_low\|hmmm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hundredths\[1\] " "Ports D and ENA on the latch are fed by the same signal hundredths\[1\]" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414388 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_hundredth_low\|hmmm\[2\] " "Latch bcd:bcd_hundredth_low\|hmmm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hundredths\[1\] " "Ports D and ENA on the latch are fed by the same signal hundredths\[1\]" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414388 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414388 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_hundredth_high\|hmmm\[0\] " "Latch bcd:bcd_hundredth_high\|hmmm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_5_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/alt_u_div_0fe.tdf" 51 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414403 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_hundredth_high\|hmmm\[1\] " "Latch bcd:bcd_hundredth_high\|hmmm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414403 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_hundredth_high\|hmmm\[2\] " "Latch bcd:bcd_hundredth_high\|hmmm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_divide:Div2\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth " "Ports D and ENA on the latch are fed by the same signal lpm_divide:Div2\|lpm_divide_9sl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[5\]~synth" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/db/alt_u_div_0fe.tdf" 56 22 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414403 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_second_low\|hmmm\[0\] " "Latch bcd:bcd_second_low\|hmmm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seconds\[1\] " "Ports D and ENA on the latch are fed by the same signal seconds\[1\]" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414403 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_second_low\|hmmm\[1\] " "Latch bcd:bcd_second_low\|hmmm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seconds\[1\] " "Ports D and ENA on the latch are fed by the same signal seconds\[1\]" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414403 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_second_low\|hmmm\[2\] " "Latch bcd:bcd_second_low\|hmmm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seconds\[1\] " "Ports D and ENA on the latch are fed by the same signal seconds\[1\]" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414403 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_minute_low\|hmmm\[0\] " "Latch bcd:bcd_minute_low\|hmmm\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA minutes\[1\] " "Ports D and ENA on the latch are fed by the same signal minutes\[1\]" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414403 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_minute_low\|hmmm\[1\] " "Latch bcd:bcd_minute_low\|hmmm\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA minutes\[1\] " "Ports D and ENA on the latch are fed by the same signal minutes\[1\]" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414404 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bcd:bcd_minute_low\|hmmm\[2\] " "Latch bcd:bcd_minute_low\|hmmm\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA minutes\[1\] " "Ports D and ENA on the latch are fed by the same signal minutes\[1\]" {  } { { "output_files/stopwatch.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/output_files/stopwatch.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1725426414404 ""}  } { { "bcd.v" "" { Text "C:/Users/cgreg/Documents/Uni/ECE2072/Lab 3/bcd.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1725426414404 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725426414534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725426415235 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725426415235 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725426415362 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725426415362 ""} { "Info" "ICUT_CUT_TM_LCELLS" "377 " "Implemented 377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725426415362 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725426415362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725426415415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 15:06:55 2024 " "Processing ended: Wed Sep 04 15:06:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725426415415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725426415415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725426415415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725426415415 ""}
