/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: fields_c.i 1.25.2.2 Broadcom SDK $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:	fields_c.i
 * Purpose:	Field declarations.
 */

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CALENDAR_CONFIGr_fields[] = {
    { CALENDAR_ACTIVE_IDf, 1, 14, SOCF_RO },
    { CAL_SIZEf, 11, 0, SOCF_LE },
    { ENABLE_SWITCHOVERf, 1, 13, 0 },
    { QUEUE_A_ENf, 1, 11, 0 },
    { QUEUE_B_ENf, 1, 12, 0 },
    { TDM_START_CALENDARf, 1, 15, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CALIB_BYPASSr_fields[] = {
    { CALIB_BYPASSf, 1, 31, 0 },
    { SET_RNDTRPDIFF0f, 5, 0, SOCF_LE },
    { SET_RNDTRPDIFF1f, 5, 5, SOCF_LE },
    { SET_RNDTRPDIFF2f, 5, 10, SOCF_LE },
    { SET_RNDTRPDIFF3f, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CALIB_BYPASS_VECr_fields[] = {
    { SET_DELAY0f, 5, 0, SOCF_LE },
    { SET_DELAY1f, 5, 5, SOCF_LE },
    { SET_DELAY2f, 5, 10, SOCF_LE },
    { SET_DELAY3f, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CAPTUREQUEUEDESCRIPTORr_fields[] = {
    { CPTRDCRBALf, 16, 0, SOCF_LE },
    { CPTRDCRSf, 2, 24, SOCF_LE|SOCF_RO },
    { CPTRDFSMRQCTRLf, 2, 26, SOCF_LE|SOCF_RO },
    { CPTRDINDQCQf, 1, 28, SOCF_RO },
    { CPTRDONEPKTDEQf, 1, 29, SOCF_RO },
    { CPTRDQSZf, 7, 16, SOCF_LE|SOCF_RO },
    { CPTRDVALIDf, 1, 31, SOCF_RO },
    { CPTRDWDDELf, 1, 30, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CAPTUREQUEUEDESCRIPTORCONFIGr_fields[] = {
    { CAPTURECRSf, 2, 0, SOCF_LE },
    { CAPTURECRSENf, 1, 3, 0 },
    { CAPTUREFSMRQCTRLf, 2, 4, SOCF_LE },
    { CAPTUREFSMRQCTRLENf, 1, 7, 0 },
    { CAPTUREINDQCQf, 1, 8, 0 },
    { CAPTUREINDQCQENf, 1, 9, 0 },
    { CAPTUREONEPKTDEQf, 1, 16, 0 },
    { CAPTUREONEPKTDEQENf, 1, 17, 0 },
    { CAPTUREWDDELf, 1, 12, 0 },
    { CAPTUREWDDELENf, 1, 13, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CASCHNG1_CID_0r_fields[] = {
    { BATM_CNf, 16, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CASIDLEr_fields[] = {
    { BATM_E1IDLEf, 4, 4, SOCF_LE },
    { BATM_T1IDLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CASMODRPC_CHID_0r_fields[] = {
    { BATM_DRO3PCf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CASOTPC_CHID_0r_fields[] = {
    { BATM_PKTCOUNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CASREPL1_CID_0r_fields[] = {
    { BATM_RNf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CASSTAT_CHID_0r_fields[] = {
    { BATM_CASSTf, 2, 14, SOCF_LE },
    { BATM_RSVDf, 14, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CBL_ATTRIBUTEr_fields[] = {
    { ALLOW_MOVE_IN_CLASSf, 1, 0, 0 },
    { PORT_LEARNING_PRIORITYf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CBL_ATTRIBUTE_BCM56640_A0r_fields[] = {
    { ALLOW_MOVE_IN_CLASSf, 1, 0, 0 },
    { PORT_LEARNING_PRIORITYf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CBPCELLCRCERRPTRr_fields[] = {
    { ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CBPCELLCRCERRPTR_BCM53314_A0r_fields[] = {
    { ERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CBPCELLERRPTRr_fields[] = {
    { CELLECCERRORPOINTERf, 14, 14, SOCF_LE|SOCF_RO },
    { CELLECCERRORTYPEf, 2, 28, SOCF_LE|SOCF_RO },
    { CELLNOTIPERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CBPCELLERRPTR_BCM56150_A0r_fields[] = {
    { CELLECCERRORPOINTERf, 14, 14, SOCF_LE|SOCF_RO },
    { CELLECCERRORTYPEf, 2, 28, SOCF_LE|SOCF_RO },
    { CELLNOTIPERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_CBPCELLHDRMEMDEBUGr_fields[] = {
    { CT0f, 1, 2, 0 },
    { CT2f, 1, 4, 0 },
    { CT3f, 1, 3, 0 },
    { SAMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CBPCELLHDRMEMDEBUG_BCM56504_B0r_fields[] = {
    { CT0f, 1, 2, 0 },
    { CT1f, 1, 3, 0 },
    { CT2f, 1, 4, 0 },
    { SAMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields[] = {
    { TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CBPCELLHDRMEMDEBUG_BCM56820_A0r_fields[] = {
    { TMf, 11, 0, SOCF_LE|SOCF_RES },
    { WWf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CBPCELLHDRPARITYERRPTRr_fields[] = {
    { ERROREDNEXTCELLPOINTERf, 14, 14, SOCF_LE|SOCF_RO },
    { ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CBPCELLHDRPARITYERRPTR_BCM53314_A0r_fields[] = {
    { ERROREDNEXTCELLPOINTERf, 12, 12, SOCF_LE|SOCF_RO },
    { ERRORPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CBPCELLHDRPARITYERRPTR_BCM56150_A0r_fields[] = {
    { ERROREDNEXTCELLPOINTERf, 14, 14, SOCF_LE|SOCF_RO },
    { ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CBPDATAMEMDEBUGr_fields[] = {
    { TMf, 16, 0, SOCF_LE|SOCF_RES },
    { TM0f, 8, 0, SOCF_LE|SOCF_RES },
    { TM1f, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CBPDATAMEMDEBUG_BCM56624_A0r_fields[] = {
    { TMf, 8, 0, SOCF_LE|SOCF_RES },
    { TM0f, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CBPDATAMEMDEBUG_BCM88732_A0r_fields[] = {
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CBPMEMDEBUGr_fields[] = {
    { DCM_Af, 1, 21, SOCF_RES },
    { DCM_Bf, 1, 20, SOCF_RES },
    { TM_Af, 10, 10, SOCF_LE|SOCF_RES },
    { TM_Bf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CBPMEMDEBUG_BCM56450_A0r_fields[] = {
    { DCM_Af, 1, 21, SOCF_RES },
    { DCM_Bf, 1, 20, SOCF_RES },
    { TM_Af, 10, 10, SOCF_LE|SOCF_RES },
    { TM_Bf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CBPPKTHDRPARITYERRPTRr_fields[] = {
    { ERRORPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CBPPOWERDOWN00r_fields[] = {
    { PSMVDDf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CCM_COPYTO_CPU_CONTROLr_fields[] = {
    { ERROR_CCM_COPY_TOCPUf, 1, 2, SOCF_RES },
    { XCON_CCM_COPY_TOCPUf, 1, 1, SOCF_RES },
    { XCON_OTHER_COPY_TOCPUf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CCM_COPYTO_CPU_CONTROL_BCM56450_A0r_fields[] = {
    { ERROR_CCM_COPY_TOCPUf, 1, 1, SOCF_RES },
    { OAM_HEADER_ERROR_TOCPUf, 1, 2, SOCF_RES },
    { OAM_UNEXPECTED_PKT_TOCPUf, 1, 4, SOCF_RES },
    { OAM_UNKNOWN_OPCODE_VERSION_TOCPUf, 1, 3, SOCF_RES },
    { XCON_CCM_COPY_TOCPUf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_CCM_COPYTO_CPU_CONTROL_BCM56640_A0r_fields[] = {
    { ERROR_CCM_COPY_TOCPUf, 1, 2, 0 },
    { XCON_CCM_COPY_TOCPUf, 1, 1, 0 },
    { XCON_OTHER_COPY_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CCM_INTERRUPT_CONTROLr_fields[] = {
    { ANY_RMEP_TLV_INTERFACE_DOWN_INT_ENABLEf, 1, 5, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_INT_ENABLEf, 1, 4, 0 },
    { ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf, 1, 7, 0 },
    { ANY_RMEP_TLV_PORT_UP_INT_ENABLEf, 1, 6, 0 },
    { ERROR_CCM_DEFECT_INT_ENABLEf, 1, 2, 0 },
    { SOME_RDI_DEFECT_INT_ENABLEf, 1, 1, 0 },
    { SOME_RMEP_CCM_DEFECT_INT_ENABLEf, 1, 0, 0 },
    { XCON_CCM_DEFECT_INT_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CCM_INTERRUPT_CONTROL_BCM56142_A0r_fields[] = {
    { ANY_RMEP_TLV_INTERFACE_DOWN_INT_ENABLEf, 1, 5, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_INT_ENABLEf, 1, 4, 0 },
    { ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf, 1, 7, 0 },
    { ANY_RMEP_TLV_PORT_UP_INT_ENABLEf, 1, 6, 0 },
    { ERROR_CCM_DEFECT_INT_ENABLEf, 1, 2, 0 },
    { INTERFACE_DOWN_INT_VECTORf, 6, 8, SOCF_LE },
    { SOME_RDI_DEFECT_INT_ENABLEf, 1, 1, 0 },
    { SOME_RMEP_CCM_DEFECT_INT_ENABLEf, 1, 0, 0 },
    { XCON_CCM_DEFECT_INT_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CCM_INTERRUPT_CONTROL_BCM56440_A0r_fields[] = {
    { ANY_RMEP_TLV_INTERFACE_DORMANT_TO_UP_TRANSITION_INT_ENABLEf, 1, 6, 0 },
    { ANY_RMEP_TLV_INTERFACE_DOWN_TO_UP_TRANSITION_INT_ENABLEf, 1, 9, 0 },
    { ANY_RMEP_TLV_INTERFACE_LLDOWN_TO_UP_TRANSITION_INT_ENABLEf, 1, 4, 0 },
    { ANY_RMEP_TLV_INTERFACE_NOTPRESENT_TO_UP_TRANSITION_INT_ENABLEf, 1, 5, 0 },
    { ANY_RMEP_TLV_INTERFACE_TESTING_TO_UP_TRANSITION_INT_ENABLEf, 1, 8, 0 },
    { ANY_RMEP_TLV_INTERFACE_UNKNOWN_TO_UP_TRANSITION_INT_ENABLEf, 1, 7, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_DORMANT_TRANSITION_INT_ENABLEf, 1, 12, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_DOWN_TRANSITION_INT_ENABLEf, 1, 15, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_LLDOWN_TRANSITION_INT_ENABLEf, 1, 10, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_NOTPRESENT_TRANSITION_INT_ENABLEf, 1, 11, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_TESTING_TRANSITION_INT_ENABLEf, 1, 14, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_UNKNOWN_TRANSITION_INT_ENABLEf, 1, 13, 0 },
    { ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf, 1, 17, 0 },
    { ANY_RMEP_TLV_PORT_UP_INT_ENABLEf, 1, 16, 0 },
    { ERROR_CCM_DEFECT_INT_ENABLEf, 1, 2, 0 },
    { SOME_RDI_DEFECT_INT_ENABLEf, 1, 1, 0 },
    { SOME_RMEP_CCM_DEFECT_INT_ENABLEf, 1, 0, 0 },
    { XCON_CCM_DEFECT_INT_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CCM_INTERRUPT_CONTROL_BCM56640_A0r_fields[] = {
    { ANY_RMEP_TLV_INTERFACE_DORMANT_TO_UP_TRANSITION_INT_ENABLEf, 1, 6, 0 },
    { ANY_RMEP_TLV_INTERFACE_DOWN_TO_UP_TRANSITION_INT_ENABLEf, 1, 9, 0 },
    { ANY_RMEP_TLV_INTERFACE_LLDOWN_TO_UP_TRANSITION_INT_ENABLEf, 1, 4, 0 },
    { ANY_RMEP_TLV_INTERFACE_NOTPRESENT_TO_UP_TRANSITION_INT_ENABLEf, 1, 5, 0 },
    { ANY_RMEP_TLV_INTERFACE_TESTING_TO_UP_TRANSITION_INT_ENABLEf, 1, 8, 0 },
    { ANY_RMEP_TLV_INTERFACE_UNKNOWN_TO_UP_TRANSITION_INT_ENABLEf, 1, 7, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_DORMANT_TRANSITION_INT_ENABLEf, 1, 12, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_DOWN_TRANSITION_INT_ENABLEf, 1, 15, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_LLDOWN_TRANSITION_INT_ENABLEf, 1, 10, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_NOTPRESENT_TRANSITION_INT_ENABLEf, 1, 11, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_TESTING_TRANSITION_INT_ENABLEf, 1, 14, 0 },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_UNKNOWN_TRANSITION_INT_ENABLEf, 1, 13, 0 },
    { ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf, 1, 17, 0 },
    { ANY_RMEP_TLV_PORT_UP_INT_ENABLEf, 1, 16, 0 },
    { ERROR_CCM_DEFECT_INT_ENABLEf, 1, 2, 0 },
    { SOME_RDI_DEFECT_INT_ENABLEf, 1, 1, 0 },
    { SOME_RMEP_CCM_DEFECT_INT_ENABLEf, 1, 0, 0 },
    { XCON_CCM_DEFECT_INT_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CCM_INTERRUPT_CONTROL_BCM56850_A0r_fields[] = {
    { ANY_RMEP_TLV_INTERFACE_DORMANT_TO_UP_TRANSITION_INT_ENABLEf, 1, 6, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_DOWN_TO_UP_TRANSITION_INT_ENABLEf, 1, 9, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_LLDOWN_TO_UP_TRANSITION_INT_ENABLEf, 1, 4, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_NOTPRESENT_TO_UP_TRANSITION_INT_ENABLEf, 1, 5, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_TESTING_TO_UP_TRANSITION_INT_ENABLEf, 1, 8, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_UNKNOWN_TO_UP_TRANSITION_INT_ENABLEf, 1, 7, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_DORMANT_TRANSITION_INT_ENABLEf, 1, 12, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_DOWN_TRANSITION_INT_ENABLEf, 1, 15, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_LLDOWN_TRANSITION_INT_ENABLEf, 1, 10, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_NOTPRESENT_TRANSITION_INT_ENABLEf, 1, 11, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_TESTING_TRANSITION_INT_ENABLEf, 1, 14, SOCF_RES },
    { ANY_RMEP_TLV_INTERFACE_UP_TO_UNKNOWN_TRANSITION_INT_ENABLEf, 1, 13, SOCF_RES },
    { ANY_RMEP_TLV_PORT_DOWN_INT_ENABLEf, 1, 17, SOCF_RES },
    { ANY_RMEP_TLV_PORT_UP_INT_ENABLEf, 1, 16, SOCF_RES },
    { ERROR_CCM_DEFECT_INT_ENABLEf, 1, 2, SOCF_RES },
    { SOME_RDI_DEFECT_INT_ENABLEf, 1, 1, SOCF_RES },
    { SOME_RMEP_CCM_DEFECT_INT_ENABLEf, 1, 0, SOCF_RES },
    { XCON_CCM_DEFECT_INT_ENABLEf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CCM_READ_CONTROLr_fields[] = {
    { BITS_TO_CLEARf, 8, 0, SOCF_LE },
    { ENABLE_CLEARf, 1, 20, 0 },
    { INDEXf, 11, 8, SOCF_LE },
    { MEMORYf, 1, 19, 0 }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CCM_READ_CONTROL_BCM56142_A0r_fields[] = {
    { BITS_TO_CLEARf, 8, 0, SOCF_LE },
    { ENABLE_CLEARf, 1, 10, 0 },
    { INDEXf, 1, 8, 0 },
    { MEMORYf, 1, 9, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CCM_READ_CONTROL_BCM56440_A0r_fields[] = {
    { BITS_TO_CLEARf, 8, 0, SOCF_LE },
    { ENABLE_CLEARf, 1, 21, 0 },
    { INDEXf, 12, 8, SOCF_LE },
    { MEMORYf, 1, 20, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CCM_READ_CONTROL_BCM56640_A0r_fields[] = {
    { BITS_TO_CLEARf, 8, 0, SOCF_LE },
    { ENABLE_CLEARf, 1, 22, 0 },
    { INDEXf, 13, 8, SOCF_LE },
    { MEMORYf, 1, 21, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CCM_READ_CONTROL_BCM56850_A0r_fields[] = {
    { BITS_TO_CLEARf, 8, 0, SOCF_LE|SOCF_RES },
    { ENABLE_CLEARf, 1, 22, SOCF_RES },
    { INDEXf, 13, 8, SOCF_LE|SOCF_RES },
    { MA_STATE_INDEXf, 11, 8, SOCF_LE|SOCF_RES },
    { MEMORYf, 1, 21, SOCF_RES },
    { RMEP_INDEXf, 13, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CCPE_MEMDEBUGr_fields[] = {
    { DCML0f, 1, 20, 0 },
    { DCML1f, 1, 21, 0 },
    { DCML2f, 1, 22, 0 },
    { DCML3f, 1, 23, 0 },
    { DCMU0f, 1, 24, 0 },
    { DCMU1f, 1, 25, 0 },
    { DCMU2f, 1, 26, 0 },
    { DCMU3f, 1, 27, 0 },
    { ENABLE_ECCf, 1, 30, 0 },
    { FORCE_UNCORRECTABLE_ERRORf, 1, 31, 0 },
    { PSM_VDDf, 2, 28, SOCF_LE },
    { TM0f, 10, 0, SOCF_LE },
    { TM1f, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CCPE_MEMDEBUG_BCM56450_A0r_fields[] = {
    { ENABLE_ECCf, 1, 20, 0 },
    { FORCE_UNCORRECTABLE_ERRORf, 1, 21, 0 },
    { TM0f, 10, 0, SOCF_LE },
    { TM1f, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CCPFIFO_STSr_fields[] = {
    { CCP_EMPTYf, 1, 1, SOCF_RO },
    { CCP_FULLf, 1, 0, SOCF_RO },
    { CCP_NOT_READYf, 1, 4, SOCF_RO },
    { CCP_OVERFLOWf, 1, 2, SOCF_RO },
    { CELLPTR_MISMATCHf, 1, 3, SOCF_RO },
    { DEQ_INFO_ERRORf, 1, 5, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CCPI_MEMDEBUGr_fields[] = {
    { DCMf, 1, 10, 0 },
    { ENABLE_ECCf, 1, 11, 0 },
    { FORCE_UNCORRECTABLE_ERRORf, 1, 12, 0 },
    { TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CCPI_MEMDEBUG_BCM56450_A0r_fields[] = {
    { ENABLE_ECCf, 1, 10, 0 },
    { FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 },
    { TMf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CCPMEMDEBUGr_fields[] = {
    { TMf, 8, 0, SOCF_LE|SOCF_RES },
    { TM_RELEASE_FIFOf, 2, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CCPMEMDEBUG_BCM56640_A0r_fields[] = {
    { DCMf, 1, 10, SOCF_RES },
    { PMf, 1, 13, SOCF_RES },
    { STBYf, 2, 11, SOCF_LE|SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CCPMEMDEBUG_BCM56840_A0r_fields[] = {
    { DCMf, 1, 9, SOCF_RES },
    { PMf, 1, 12, SOCF_RES },
    { STBYf, 2, 10, SOCF_LE|SOCF_RES },
    { TMf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CCPMEMDEBUG_BCM56850_A0r_fields[] = {
    { DCMf, 1, 9, SOCF_RES },
    { PMf, 1, 10, SOCF_RES },
    { TMf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_CCPPARITYERRORPTRr_fields[] = {
    { CCPPARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CCPPARITYERRORPTR_BCM53314_A0r_fields[] = {
    { CCPPARITYERRORPTRf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CCPPARITYERRORPTR_BCM56150_A0r_fields[] = {
    { CCPPARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CCPPARITYERRORPTR_BCM56634_A0r_fields[] = {
    { PARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CCPPARITYERRORPTR_BCM56640_A0r_fields[] = {
    { PARITYERRORPTRf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CCPPARITYERRORPTR_BCM56820_A0r_fields[] = {
    { CCPPARITYERRORPTRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CCPPARITYERRORPTR_BCM56840_A0r_fields[] = {
    { PARITYERRORPTRf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CCP_ERRORr_fields[] = {
    { CCPE_BUFFER_TRACK_OVERLOADf, 1, 9, SOCF_W1TC },
    { CCPE_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CCPE_ILLEGAL_SRCPG_INTRf, 1, 5, SOCF_W1TC },
    { CCPE_RQE_UPD_NEGATIVEf, 1, 4, SOCF_W1TC },
    { CCPE_SOP_HOLDUP_OVERLOADf, 1, 11, SOCF_W1TC },
    { CCPE_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { CCPI_BUFFER_TRACK_OVERLOADf, 1, 8, SOCF_W1TC },
    { CCPI_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CCPI_ILLEGAL_SRCPG_INTRf, 1, 7, SOCF_W1TC },
    { CCPI_RQE_UPD_NEGATIVEf, 1, 6, SOCF_W1TC },
    { CCPI_SOP_HOLDUP_OVERLOADf, 1, 10, SOCF_W1TC },
    { CCPI_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CCP_ERROR_BCM56450_A0r_fields[] = {
    { CCPE_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CCPE_FIFO_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { CCPE_FIFO_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { CCPE_RQE_UPD_NEGATIVEf, 1, 4, SOCF_W1TC },
    { CCPE_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { CCPI_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CCPI_FIFO_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { CCPI_FIFO_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { CCPI_RQE_UPD_NEGATIVEf, 1, 5, SOCF_W1TC },
    { CCPI_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CCP_ERROR_MASKr_fields[] = {
    { CCPE_BUFFER_TRACK_OVERLOAD_DISINTf, 1, 9, 0 },
    { CCPE_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { CCPE_ILLEGAL_SRCPG_INTR_DISINTf, 1, 5, 0 },
    { CCPE_RQE_UPD_NEGATIVE_DISINTf, 1, 4, 0 },
    { CCPE_SOP_HOLDUP_OVERLOAD_DISINTf, 1, 11, 0 },
    { CCPE_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { CCPI_BUFFER_TRACK_OVERLOAD_DISINTf, 1, 8, 0 },
    { CCPI_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CCPI_ILLEGAL_SRCPG_INTR_DISINTf, 1, 7, 0 },
    { CCPI_RQE_UPD_NEGATIVE_DISINTf, 1, 6, 0 },
    { CCPI_SOP_HOLDUP_OVERLOAD_DISINTf, 1, 10, 0 },
    { CCPI_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CCP_ERROR_MASK_BCM56450_A0r_fields[] = {
    { CCPE_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { CCPE_FIFO_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { CCPE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { CCPE_RQE_UPD_NEGATIVE_DISINTf, 1, 4, 0 },
    { CCPE_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { CCPI_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CCPI_FIFO_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { CCPI_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { CCPI_RQE_UPD_NEGATIVE_DISINTf, 1, 5, 0 },
    { CCPI_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CCP_FIFO_MEMDEBUGr_fields[] = {
    { CCPE_ENABLE_ECCf, 1, 4, 0 },
    { CCPE_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { CCPI_ENABLE_ECCf, 1, 2, 0 },
    { CCPI_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CCP_STSr_fields[] = {
    { RESEQ_EMPTYf, 1, 1, SOCF_RO },
    { SOP_EOP_SEQ_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CCP_STS_BCM56850_A0r_fields[] = {
    { RESEQ_EMPTY0f, 1, 0, SOCF_RO },
    { RESEQ_EMPTY1f, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CAPTURED_CELLr_fields[] = {
    { CAPTURED_CELLf, 120, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CAPTURED_CELL_VALIDr_fields[] = {
    { CAPTURED_CELL_VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CAPTURE_FIFO_DISCARD_CNTr_fields[] = {
    { CAPTURE_FIFO_DISCARD_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CAPTURE_FIFO_DISCARD_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CAPTURE_FILTER_CELL_0r_fields[] = {
    { CAPTURE_FLTR_CELL_0f, 120, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CAPTURE_FILTER_CELL_1r_fields[] = {
    { CAPTURE_FLTR_CELL_1f, 120, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CAPTURE_FILTER_MASK_0r_fields[] = {
    { CAPTURE_FLTR_MASK_0f, 120, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CAPTURE_FILTER_MASK_1r_fields[] = {
    { CAPTURE_FLTR_MASK_1f, 120, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CAPTURE_HIT_CNTr_fields[] = {
    { CAPTURE_HIT_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CAPTURE_HIT_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CCS_CONFIGURATIONSr_fields[] = {
    { CRP_DISCARD_PARITY_CELLSf, 1, 6, 0 },
    { DISCRD_LP_CELLS_WHEN_FULLf, 1, 0, 0 },
    { DIS_CDMA_CELL_TRf, 1, 4, 0 },
    { DIS_CDMB_CELL_TRf, 1, 5, 0 },
    { FIELD_2_2f, 1, 2, 0 },
    { RTP_QRY_BY_INP_LNKf, 1, 3, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CDMA_LP_CELLS_DISCARD_CNTr_fields[] = {
    { CDMA_LP_CELLS_DISCARD_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CDMA_LP_CELLS_DISCARD_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CDMB_LP_CELLS_DISCARD_CNTr_fields[] = {
    { CDMB_LP_CELLS_DISCARD_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CDMB_LP_CELLS_DISCARD_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CDM_OVERFLOW_FIFO_NUMBERr_fields[] = {
    { CDMA_OVF_FIF_NUMf, 6, 0, SOCF_LE|SOCF_RO },
    { CDMA_OVF_FIF_NUM_VALIDf, 1, 8, SOCF_RO },
    { CDMB_OVF_FIF_NUMf, 6, 12, SOCF_LE|SOCF_RO },
    { CDMB_OVF_FIF_NUM_VALIDf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CPU_SOURCE_CELL_TRIGGERr_fields[] = {
    { CPU_SRC_CELL_TRGf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CPU_SRC_CELL_DATAr_fields[] = {
    { CPU_SRC_CELL_DATAf, 110, 0, SOCF_LE },
    { CPU_SRC_CELL_OUT_LINKf, 6, 110, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CREDIT_CELLS_CNTr_fields[] = {
    { CREDIT_CELLS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CREDIT_CELLS_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CRP_FIFO_WATER_MARKr_fields[] = {
    { CRP_REACH_FIF_WTR_MRKf, 7, 8, SOCF_LE|SOCF_RO },
    { QRY_CELL_DATA_FIF_WTR_MRKf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CRP_PARITY_ERR_CNTr_fields[] = {
    { CRP_PARITY_ERR_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CRP_PARITY_ERR_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CRP_UNREACHABLE_CELL_DATAr_fields[] = {
    { CRP_UNRCH_CELL_DEST_IDf, 11, 0, SOCF_LE|SOCF_RO },
    { CRP_UNRCH_CELL_INPUT_LINKf, 7, 16, SOCF_LE|SOCF_RO },
    { CRP_UNRCH_CELL_TYPEf, 3, 12, SOCF_LE|SOCF_RO },
    { CRP_UNRCH_CELL_VALIDf, 1, 24, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_CTP_INTERNAL_REACHABILITY_CELLS_CNTr_fields[] = {
    { CTP_INTERNAL_REACHABILITY_CELLS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { CTP_INTERNAL_REACHABILITY_CELLS_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_DEBUG_CONFIGURATIONSr_fields[] = {
    { CAPTURE_CELL_FORMAT_MODEf, 1, 4, 0 },
    { CAPTURE_MTCH_LOGIC_NOT_FLTR_0f, 1, 2, 0 },
    { CAPTURE_MTCH_LOGIC_NOT_FLTR_1f, 1, 3, 0 },
    { CAPTURE_OPERATIONf, 2, 0, SOCF_LE },
    { FIELD_19_19f, 1, 19, 0 },
    { FIELD_5_5f, 1, 5, 0 },
    { FIELD_6_18f, 13, 6, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_ECC_1B_ERR_CNTr_fields[] = {
    { ECC_1B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO },
    { ECC_1B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO },
    { ECC_1B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { ECC_1B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_ECC_2B_ERR_CNTr_fields[] = {
    { ECC_2B_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO },
    { ECC_2B_ERR_ADDR_VALIDf, 1, 47, SOCF_RO },
    { ECC_2B_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { ECC_2B_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_ECC_ERR_MONITOR_MEM_MASKr_fields[] = {
    { CDM_FIFOS_MEM_0_ECC_1B_ERR_MASKf, 1, 2, 0 },
    { CDM_FIFOS_MEM_0_ECC_2B_ERR_MASKf, 1, 6, 0 },
    { CDM_FIFOS_MEM_1_ECC_1B_ERR_MASKf, 1, 3, 0 },
    { CDM_FIFOS_MEM_1_ECC_2B_ERR_MASKf, 1, 7, 0 },
    { QUERY_DATA_FIFO_ECC_1B_ERR_MASKf, 1, 0, 0 },
    { QUERY_DATA_FIFO_ECC_2B_ERR_MASKf, 1, 4, 0 },
    { REACH_FIFO_ECC_1B_ERR_MASKf, 1, 1, 0 },
    { REACH_FIFO_ECC_2B_ERR_MASKf, 1, 5, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_ERROR_INITIATION_DATAr_fields[] = {
    { ERR_WRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_FLOW_STATUS_CELLS_CNTr_fields[] = {
    { FLOW_STATUS_CELLS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { FLOW_STATUS_CELLS_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_GTIMER_CONFIGURATIONr_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE },
    { GTIMER_ENABLEf, 1, 30, 0 },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_INITIATE_CELL_PARITY_ERRORr_fields[] = {
    { CRP_INITIATE_PARITY_ERRf, 1, 1, 0 },
    { CTP_INITIATE_PARITY_ERRf, 1, 2, 0 },
    { MAC_INITIATE_PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_INITIATE_ECC_ERRORr_fields[] = {
    { CDMA_FIFOS_MEM_INITIATE_ECC_1B_ERRf, 1, 4, 0 },
    { CDMA_FIFOS_MEM_INITIATE_ECC_2B_ERRf, 1, 5, 0 },
    { CDMB_FIFOS_MEM_INITIATE_ECC_1B_ERRf, 1, 6, 0 },
    { CDMB_FIFOS_MEM_INITIATE_ECC_2B_ERRf, 1, 7, 0 },
    { QUERY_DATA_FIFO_INITIATE_ECC_1B_ERRf, 1, 0, 0 },
    { QUERY_DATA_FIFO_INITIATE_ECC_2B_ERRf, 1, 1, 0 },
    { REACH_FIFO_INITIATE_ECC_1B_ERRf, 1, 2, 0 },
    { REACH_FIFO_INITIATE_ECC_2B_ERRf, 1, 3, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_INTERRUPT_MASK_REGISTERr_fields[] = {
    { CDMA_LP_FIF_OVF_INT_MASKf, 1, 2, 0 },
    { CDMB_LP_FIF_OVF_INT_MASKf, 1, 3, 0 },
    { CPU_CAPT_CELL_FNE_INT_MASKf, 1, 0, 0 },
    { ECC_1B_ERR_INT_MASKf, 1, 5, 0 },
    { ECC_2B_ERR_INT_MASKf, 1, 6, 0 },
    { FIELD_4_4f, 1, 4, 0 },
    { PARITY_ERR_INT_MASKf, 1, 7, 0 },
    { UNRCH_DST_INT_MASKf, 1, 1, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_INTERRUPT_REGISTERr_fields[] = {
    { CDMA_LP_FIF_OVF_INTf, 1, 2, SOCF_INTR },
    { CDMB_LP_FIF_OVF_INTf, 1, 3, SOCF_INTR },
    { CPU_CAPT_CELL_FNE_INTf, 1, 0, SOCF_RO },
    { ECC_1B_ERR_INTf, 1, 5, SOCF_INTR },
    { ECC_2B_ERR_INTf, 1, 6, SOCF_INTR },
    { FIELD_4_4f, 1, 4, SOCF_INTR },
    { PARITY_ERR_INTf, 1, 7, SOCF_INTR },
    { UNRCH_DST_INTf, 1, 1, SOCF_INTR }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_MID_FIFOS_LP_WATER_MARKr_fields[] = {
    { CDMA_LP_FIF_WTR_MRKf, 7, 0, SOCF_LE|SOCF_RO },
    { CDMA_LP_WTR_MRK_FIF_NUMf, 6, 8, SOCF_LE|SOCF_RO },
    { CDMB_LP_FIF_WTR_MRKf, 7, 16, SOCF_LE|SOCF_RO },
    { CDMB_LP_WTR_MRK_FIF_NUMf, 6, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_PROGRAMMABLE_MID_FIFOS_WATER_MARKr_fields[] = {
    { CDMA_PRG_LP_FIF_WTR_MRKf, 6, 0, SOCF_LE|SOCF_RO },
    { CDMB_PRG_LP_FIF_WTR_MRKf, 6, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_PROGRAMMABLE_MID_FIFO_NUMBER_FOR_WATER_MARKr_fields[] = {
    { CDMA_PRG_LP_FIF_NUM_FOR_WTR_MRKf, 6, 0, SOCF_LE },
    { CDMB_PRG_LP_FIF_NUM_FOR_WTR_MRKf, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REACHABILITY_CELLS_CNTr_fields[] = {
    { REACHABILITY_CELLS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { REACHABILITY_CELLS_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_0054r_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { FIELD_31_31f, 1, 31, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_0055r_fields[] = {
    { FIELD_0_5f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_0062r_fields[] = {
    { FIELD_0_127f, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_0066r_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_RO },
    { FIELD_1_1f, 1, 1, SOCF_RO },
    { FIELD_2_2f, 1, 2, SOCF_RO },
    { FIELD_3_3f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_0080r_fields[] = {
    { FIELD_0_14f, 15, 0, SOCF_LE|SOCF_RO },
    { FIELD_15_15f, 1, 15, SOCF_SIG },
    { FIELD_16_26f, 11, 16, SOCF_LE|SOCF_RO },
    { FIELD_31_31f, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_0118r_fields[] = {
    { FIELD_0_6f, 7, 0, SOCF_LE|SOCF_RO },
    { FIELD_8_14f, 7, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_0124r_fields[] = {
    { FIELD_0_6f, 7, 0, SOCF_LE },
    { FIELD_8_14f, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_0125r_fields[] = {
    { FIELD_0_0f, 1, 0, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_005Ar_fields[] = {
    { FIELD_0_10f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_005Br_fields[] = {
    { FIELD_0_0f, 1, 0, 0 },
    { FIELD_16_19f, 4, 16, SOCF_LE },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_3_3f, 1, 3, 0 },
    { FIELD_6_6f, 1, 6, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_007Ar_fields[] = {
    { FIELD_0_30f, 31, 0, SOCF_LE|SOCF_RO },
    { FIELD_31_31f, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_01F5r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_01F6r_fields[] = {
    { FIELD_0_29f, 30, 0, SOCF_LE|SOCF_SIG },
    { FIELD_30_30f, 1, 30, SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_01F7r_fields[] = {
    { FIELD_0_21f, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_REG_01FAr_fields[] = {
    { ITEM_1f, 5, 0, SOCF_LE },
    { ITEM_2f, 1, 5, 0 },
    { ITEM_3f, 8, 6, SOCF_LE },
    { ITEM_4f, 1, 14, 0 },
    { ITEM_5f, 10, 15, SOCF_LE },
    { ITEM_6f, 1, 25, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_SELF_ROUTED_CELLS_CNTr_fields[] = {
    { SELF_ROUTED_CELLS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { SELF_ROUTED_CELLS_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_SOURCE_ROUTED_CELLS_CNTr_fields[] = {
    { SOURCE_ROUTED_CELLS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { SOURCE_ROUTED_CELLS_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_SPARE_REGISTER_3r_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE },
    { SCRATCHf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_TOTAL_CELLS_CNTr_fields[] = {
    { TOTAL_CELLS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { TOTAL_CELLS_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_UNREACHABLE_DESTINATION_CELLS_CNTr_fields[] = {
    { UNREACHABLE_DESTINATION_CELLS_CNTf, 31, 0, SOCF_LE|SOCF_RO },
    { UNREACHABLE_DESTINATION_CELLS_CNT_OVERFLOWf, 1, 31, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CCS_VSC_256_LINK_BITMAP_REGISTERr_fields[] = {
    { VSC_256_LINK_BITMAPf, 128, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CELLCHKMEMDEBUGr_fields[] = {
    { DCMf, 1, 10, SOCF_RES },
    { PDAHf, 16, 13, SOCF_LE|SOCF_RES },
    { PSM_VDDf, 2, 11, SOCF_LE|SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CELLCHKMEMDEBUG_BCM56640_A0r_fields[] = {
    { PDAHf, 8, 10, SOCF_LE|SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CELLDROPCOUNTER0r_fields[] = {
    { CREDITDROPCOUNTf, 15, 0, SOCF_LE },
    { CREDITDROPCOUNTOVFf, 1, 15, 0 },
    { FSDROPCOUNTf, 15, 16, SOCF_LE },
    { FSDROPCOUNTOVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CELLDROPCOUNTER1r_fields[] = {
    { REACHDROPCOUNTf, 15, 0, SOCF_LE },
    { REACHDROPCOUNTOVFf, 1, 15, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CELLLINKEMEMDEBUGr_fields[] = {
    { DCM_Af, 1, 21, SOCF_RES },
    { DCM_Bf, 1, 20, SOCF_RES },
    { ENABLE_ECCf, 1, 22, SOCF_RES },
    { FORCE_UNCORRECTABLE_ECCf, 1, 23, SOCF_RES },
    { TM_Af, 10, 10, SOCF_LE|SOCF_RES },
    { TM_Bf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CELLLINKEMEMDEBUG_BCM56450_A0r_fields[] = {
    { ENABLE_ECCf, 1, 20, SOCF_RES },
    { FORCE_UNCORRECTABLE_ECCf, 1, 21, SOCF_RES },
    { TM_Af, 10, 10, SOCF_LE|SOCF_RES },
    { TM_Bf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CELLLINKIMEMDEBUGr_fields[] = {
    { DCMf, 1, 10, SOCF_RES },
    { ENABLE_ECCf, 1, 11, SOCF_RES },
    { FORCE_UNCORRECTABLE_ECCf, 1, 12, SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CELLLINKIMEMDEBUG_BCM56450_A0r_fields[] = {
    { ENABLE_ECCf, 1, 10, SOCF_RES },
    { FORCE_UNCORRECTABLE_ECCf, 1, 11, SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CELLLINKMEMDEBUGr_fields[] = {
    { DCMAf, 1, 18, SOCF_RES },
    { DCMBf, 1, 19, SOCF_RES },
    { PMf, 1, 22, SOCF_RES },
    { STBYf, 2, 20, SOCF_LE|SOCF_RES },
    { TM_Af, 9, 9, SOCF_LE|SOCF_RES },
    { TM_Bf, 9, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CELLLINKMEMDEBUG_BCM56640_A0r_fields[] = {
    { DCMf, 1, 10, SOCF_RES },
    { PMf, 1, 11, SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CELL_ASM_0_CONTROLr_fields[] = {
    { QGPORT_ENABLEf, 1, 4, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CELL_ASM_CUT_THRU_THRESHOLDr_fields[] = {
    { XLP0_CELL_ASM_CUT_THRU_THRESHOLDf, 5, 0, SOCF_LE },
    { XLP1_CELL_ASM_CUT_THRU_THRESHOLDf, 5, 5, SOCF_LE },
    { XLP2_CELL_ASM_CUT_THRU_THRESHOLDf, 5, 10, SOCF_LE },
    { XLP3_CELL_ASM_CUT_THRU_THRESHOLDf, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CELL_BUFFER_PTR_STATUSr_fields[] = {
    { LAST_RD_PTRf, 7, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { LAST_WR_PTRf, 7, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CELL_LINK_MEM_DEBUG_TMr_fields[] = {
    { TMAf, 9, 0, SOCF_LE|SOCF_RES },
    { TMBf, 9, 9, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CELL_RESET_LIMIT_OFFSET_SPr_fields[] = {
    { OFFSETf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56440_A0r_fields[] = {
    { OFFSETf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56450_A0r_fields[] = {
    { OFFSETf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56640_A0r_fields[] = {
    { OFFSETf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CELL_RESET_LIMIT_OFFSET_SP_BCM56840_A0r_fields[] = {
    { OFFSETf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPBANK0STATUSr_fields[] = {
    { FULLSTATUSf, 1, 11, SOCF_RO },
    { STKPTRf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CFAPBANK0STATUS_BCM56640_A0r_fields[] = {
    { FULLSTATUSf, 1, 10, SOCF_RO },
    { STKPTRf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPBANK10STATUSr_fields[] = {
    { FULLSTATUSf, 1, 11, SOCF_RO },
    { STKPTRf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CFAPBANK10STATUS_BCM56640_A0r_fields[] = {
    { FULLSTATUSf, 1, 10, SOCF_RO },
    { STKPTRf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPBANKFULLr_fields[] = {
    { LIMITf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_CFAPBANKFULL_BCM56340_A0r_fields[] = {
    { LIMITf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_CFAPBANKFULL_BCM56640_A0r_fields[] = {
    { LIMITf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPBANKFULL_BCM56850_A0r_fields[] = {
    { LIMITf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPBANKPARITYERRORr_fields[] = {
    { POINTERf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CFAPBANKPARITYERROR_BCM56640_A0r_fields[] = {
    { POINTERf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPBANKSTATUSr_fields[] = {
    { FULLSTATUSf, 1, 11, SOCF_RO },
    { STKPTRf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CFAPBSTSTATr_fields[] = {
    { BST_STATf, 15, 0, SOCF_LE },
    { CNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPBSTSTAT_BCM56850_A0r_fields[] = {
    { BST_STATf, 17, 0, SOCF_LE },
    { CNTf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CFAPBSTTHRSr_fields[] = {
    { BST_THRESHOLDf, 15, 0, SOCF_LE },
    { CNTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPBSTTHRS_BCM56850_A0r_fields[] = {
    { BST_THRESHOLDf, 17, 0, SOCF_LE },
    { CNTf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CFAPCONFIGr_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CFAPCONFIG_BCM53314_A0r_fields[] = {
    { CFAPINITf, 1, 12, 0 },
    { CFAPPOOLSIZEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56142_A0r_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56150_A0r_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56218_A0r_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CFAPCONFIG_BCM56224_A0r_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56304_B0r_fields[] = {
    { CFAPINITf, 1, 14, 0 },
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56340_A0r_fields[] = {
    { CFAPPOOLSIZEf, 15, 0, SOCF_LE },
    { EN_GREEN_MODEf, 1, 15, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CFAPCONFIG_BCM56624_A0r_fields[] = {
    { CFAPPOOLSIZEf, 15, 0, SOCF_LE },
    { START_CFAP_INITf, 1, 15, 0 }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56640_A0r_fields[] = {
    { CFAPPOOLSIZEf, 15, 0, SOCF_LE },
    { EN_GREEN_MODEf, 1, 15, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56800_A0r_fields[] = {
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE },
    { START_CFAP_INITf, 1, 14, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56820_A0r_fields[] = {
    { CFAPPOOLSIZEf, 14, 0, SOCF_LE },
    { START_CFAP_INITf, 1, 14, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPCONFIG_BCM56840_A0r_fields[] = {
    { CFAPPOOLSIZEf, 16, 0, SOCF_LE },
    { EN_GREEN_MODEf, 1, 16, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPCONFIG_BCM56850_A0r_fields[] = {
    { CFAPPOOLSIZEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAPCONFIG_BCM88732_A0r_fields[] = {
    { CFAPPOOLSIZEf, 17, 0, SOCF_LE },
    { START_CFAP_INITf, 1, 17, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CFAPDEBUGSCR0r_fields[] = {
    { PTRf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLDf, 1, 16, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM56334_A0r_fields[] = {
    { PTRf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_BITf, 1, 14, SOCF_RO|SOCF_RES },
    { VLDf, 1, 15, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM56624_A0r_fields[] = {
    { PTRf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_BITf, 1, 15, SOCF_RO|SOCF_RES },
    { VLDf, 1, 16, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM56634_A0r_fields[] = {
    { PTRf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLDf, 1, 15, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM56640_A0r_fields[] = {
    { PTRf, 11, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLDf, 1, 11, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM56840_A0r_fields[] = {
    { PTRf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLDf, 1, 12, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM56850_A0r_fields[] = {
    { PTRf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLDf, 1, 12, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAPDEBUGSCR0_BCM88732_A0r_fields[] = {
    { PTRf, 17, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLDf, 1, 17, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPECONFIGr_fields[] = {
    { CFAPEPOOLSIZEf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPECONFIG_BCM56450_A0r_fields[] = {
    { CFAPEPOOLSIZEf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPEFULLRESETPOINTr_fields[] = {
    { CFAPEFULLRESETPOINTf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPEFULLRESETPOINT_BCM56450_A0r_fields[] = {
    { CFAPEFULLRESETPOINTf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPEFULLSETPOINTr_fields[] = {
    { CFAPEFULLSETPOINTf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPEFULLSETPOINT_BCM56450_A0r_fields[] = {
    { CFAPEFULLSETPOINTf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPEINITr_fields[] = {
    { START_CFAPE_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPEINIT_BCM56450_A0r_fields[] = {
    { START_CFAPE_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPELOWWATERMARKr_fields[] = {
    { LOWWATERMARKf, 18, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPELOWWATERMARK_BCM56450_A0r_fields[] = {
    { LOWWATERMARKf, 18, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPEMEMDEBUG_BITMAPr_fields[] = {
    { DCMf, 1, 10, SOCF_RES },
    { STBYf, 1, 11, SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPEMEMDEBUG_BITMAP_BCM56450_A0r_fields[] = {
    { STBYf, 1, 11, SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPEMEMDEBUG_STACKr_fields[] = {
    { STBYf, 1, 5, SOCF_RES },
    { TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPEMEMDEBUG_STACK_BCM56450_A0r_fields[] = {
    { STBYf, 1, 5, SOCF_RES },
    { TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPEOTPCONFIGr_fields[] = {
    { MAXFULLSETf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPEOTPCONFIG_BCM56450_A0r_fields[] = {
    { MAXFULLSETf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPEREADPOINTERr_fields[] = {
    { CBPFULLSTATUSf, 1, 18, SOCF_RO },
    { CFAPEREADPOINTERf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPEREADPOINTER_BCM56450_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 18, SOCF_RO },
    { CFAPEREADPOINTERf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPESTACKSTATUSr_fields[] = {
    { TOPOFSTACKf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPESTACKSTATUS_BCM56450_A0r_fields[] = {
    { TOPOFSTACKf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPE_BITMAP_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPE_BITMAP_ECC_STATUS_BCM56450_A0r_fields[] = {
    { ECC_ERROR_ADDRESSf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPE_ECC_DEBUGr_fields[] = {
    { BITMAP_ENABLE_ECCf, 1, 2, 0 },
    { BITMAP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { STACK_ENABLE_ECCf, 1, 0, 0 },
    { STACK_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPE_ECC_DEBUG_BCM56450_A0r_fields[] = {
    { BITMAP_ENABLE_ECCf, 1, 2, 0 },
    { BITMAP_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { STACK_ENABLE_ECCf, 1, 0, 0 },
    { STACK_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPE_ECC_ERRORr_fields[] = {
    { BITMAP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { BITMAP_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { DUPLICATE_PTRf, 1, 4, SOCF_W1TC },
    { STACK_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { STACK_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPE_ECC_ERROR_BCM56450_A0r_fields[] = {
    { BITMAP_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { BITMAP_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { DUPLICATE_PTRf, 1, 4, SOCF_W1TC },
    { STACK_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { STACK_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPE_ERROR_MASKr_fields[] = {
    { BITMAP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { BITMAP_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { DUPLICATE_PTR_DISINTf, 1, 4, 0 },
    { STACK_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { STACK_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPE_ERROR_MASK_BCM56450_A0r_fields[] = {
    { BITMAP_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { BITMAP_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { DUPLICATE_PTR_DISINTf, 1, 4, 0 },
    { STACK_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { STACK_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPE_POOL_CONG_DETECT_THRESH_0r_fields[] = {
    { CONG_DETECT_THRESH_0f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPE_POOL_CONG_DETECT_THRESH_1r_fields[] = {
    { CONG_DETECT_THRESH_1f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPE_POOL_CONG_DETECT_THRESH_2r_fields[] = {
    { CONG_DETECT_THRESH_2f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPE_POOL_CONG_DETECT_THRESH_0_BCM56450_A0r_fields[] = {
    { CONG_DETECT_THRESH_0f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPE_POOL_CONG_DETECT_THRESH_1_BCM56450_A0r_fields[] = {
    { CONG_DETECT_THRESH_1f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPE_POOL_CONG_DETECT_THRESH_2_BCM56450_A0r_fields[] = {
    { CONG_DETECT_THRESH_2f, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLDr_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD0r_fields[] = {
    { CFAPFULLSETPOINTf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD1r_fields[] = {
    { CFAPFULLRESETPOINTf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLDRESETr_fields[] = {
    { CFAPFULLRESETPOINTf, 17, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLDSETr_fields[] = {
    { CFAPFULLSETPOINTf, 17, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM53314_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 12, 12, SOCF_LE },
    { CFAPFULLSETPOINTf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56142_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56150_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56218_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56224_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56304_B0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56314_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56334_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56340_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 15, 15, SOCF_LE|SOCF_RES },
    { CFAPFULLSETPOINTf, 15, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56504_B0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56624_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 15, 15, SOCF_LE },
    { CFAPFULLSETPOINTf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56640_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 15, 15, SOCF_LE|SOCF_RES },
    { CFAPFULLSETPOINTf, 15, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56680_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 15, 15, SOCF_LE|SOCF_RES },
    { CFAPFULLSETPOINTf, 15, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56800_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56820_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 14, 14, SOCF_LE },
    { CFAPFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPFULLTHRESHOLD_BCM56840_A0r_fields[] = {
    { CFAPFULLRESETPOINTf, 16, 16, SOCF_LE|SOCF_RES },
    { CFAPFULLSETPOINTf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPICONFIGr_fields[] = {
    { CFAPIPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPICONFIG_BCM56450_A0r_fields[] = {
    { CFAPIPOOLSIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPIFULLRESETPOINTr_fields[] = {
    { CFAPIFULLRESETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPIFULLRESETPOINT_BCM56450_A0r_fields[] = {
    { CFAPIFULLRESETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPIFULLSETPOINTr_fields[] = {
    { CFAPIFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPIFULLSETPOINT_BCM56450_A0r_fields[] = {
    { CFAPIFULLSETPOINTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPIINITr_fields[] = {
    { START_CFAPI_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPIINIT_BCM56450_A0r_fields[] = {
    { START_CFAPI_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPILOWWATERMARKr_fields[] = {
    { LOWWATERMARKf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPILOWWATERMARK_BCM56450_A0r_fields[] = {
    { LOWWATERMARKf, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPINITr_fields[] = {
    { START_CFAP_INITf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_CFAPINIT_BCM56640_A0r_fields[] = {
    { START_CFAP_INITf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPIOTPCONFIGr_fields[] = {
    { MAXFULLSETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPIOTPCONFIG_BCM56450_A0r_fields[] = {
    { MAXFULLSETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPIREADPOINTERr_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPIREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPIREADPOINTER_BCM56450_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPIREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPISTACKSTATUSr_fields[] = {
    { TOPOFSTACKf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPISTACKSTATUS_BCM56450_A0r_fields[] = {
    { TOPOFSTACKf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAPI_BITMAP_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAPI_BITMAP_ECC_STATUS_BCM56450_A0r_fields[] = {
    { ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56800_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPMEMDEBUGr_fields[] = {
    { TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CFAPMEMDEBUG_BCM56640_A0r_fields[] = {
    { BANKf, 4, 12, SOCF_LE|SOCF_RES },
    { DCMf, 1, 10, SOCF_RES },
    { PMf, 1, 11, SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAPMEMDEBUG_BCM56820_A0r_fields[] = {
    { TMf, 4, 0, SOCF_LE|SOCF_RES },
    { WWf, 1, 4, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPMEMDEBUG_BCM56840_A0r_fields[] = {
    { BANKf, 4, 12, SOCF_LE|SOCF_RES },
    { DCMf, 1, 10, SOCF_RES },
    { PMf, 1, 11, SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPMEMDEBUG_BCM56850_A0r_fields[] = {
    { BANKf, 5, 12, SOCF_LE|SOCF_RES },
    { DCMf, 1, 10, SOCF_RES },
    { PMf, 1, 11, SOCF_RES },
    { TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CFAPMEMDEBUG_BCM88732_A0r_fields[] = {
    { TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
soc_field_info_t soc_CFAPOTPCONFIGr_fields[] = {
    { MAXFULLSETf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56334_A0r_fields[] = {
    { MAXFULLSETf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56340_A0r_fields[] = {
    { MAXFULLSETf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56524_A0r_fields[] = {
    { MAXFULLSETf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56640_A0r_fields[] = {
    { MAXFULLSETf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56680_A0r_fields[] = {
    { MAXFULLSETf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56840_A0r_fields[] = {
    { MAXFULLSETf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPOTPCONFIG_BCM56850_A0r_fields[] = {
    { MAXFULLSETf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_CFAPPARITYERRORPTRr_fields[] = {
    { CFAPPARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CFAPPARITYERRORPTR_BCM53314_A0r_fields[] = {
    { CFAPPARITYERRORPTRf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CFAPPARITYERRORPTR_BCM56150_A0r_fields[] = {
    { CFAPPARITYERRORPTRf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAPPARITYERRORPTR_BCM56820_A0r_fields[] = {
    { CFAPPARITYERRORPTRf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CFAPREADPOINTERr_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM53314_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 12, SOCF_RO },
    { CFAPREADPOINTERf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56150_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56218_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56224_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56624_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 15, SOCF_RO },
    { CFAPREADPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56640_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 15, SOCF_RO },
    { CFAPREADPOINTERf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56800_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56820_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 14, SOCF_RO },
    { CFAPREADPOINTERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56840_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 16, SOCF_RO },
    { CFAPREADPOINTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM56850_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 17, SOCF_RO },
    { CFAPREADPOINTERf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAPREADPOINTER_BCM88732_A0r_fields[] = {
    { CBPFULLSTATUSf, 1, 17, SOCF_RO|SOCF_RES },
    { CFAPREADPOINTERf, 17, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAP_ARBITER_CONTROLr_fields[] = {
    { SHIFT_SELECTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAP_ARBITER_MASKr_fields[] = {
    { MASKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAP_ARBITER_RANDOM_SEEDr_fields[] = {
    { PRIMEf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFAP_ARBITER_RANKERr_fields[] = {
    { RANK0f, 4, 0, SOCF_LE|SOCF_RES },
    { RANK1f, 4, 4, SOCF_LE|SOCF_RES },
    { RANK10f, 4, 40, SOCF_LE|SOCF_RES },
    { RANK11f, 4, 44, SOCF_LE|SOCF_RES },
    { RANK12f, 4, 48, SOCF_LE|SOCF_RES },
    { RANK13f, 4, 52, SOCF_LE|SOCF_RES },
    { RANK14f, 4, 56, SOCF_LE|SOCF_RES },
    { RANK15f, 4, 60, SOCF_LE|SOCF_RES },
    { RANK2f, 4, 8, SOCF_LE|SOCF_RES },
    { RANK3f, 4, 12, SOCF_LE|SOCF_RES },
    { RANK4f, 4, 16, SOCF_LE|SOCF_RES },
    { RANK5f, 4, 20, SOCF_LE|SOCF_RES },
    { RANK6f, 4, 24, SOCF_LE|SOCF_RES },
    { RANK7f, 4, 28, SOCF_LE|SOCF_RES },
    { RANK8f, 4, 32, SOCF_LE|SOCF_RES },
    { RANK9f, 4, 36, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAP_DEBUG_CFG0r_fields[] = {
    { OOR_LOWER_POINTERf, 17, 2, SOCF_LE },
    { RCYC_ENf, 1, 1, 0 },
    { RLS_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAP_DEBUG_CFG1r_fields[] = {
    { OOR_UPPER_POINTERf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CFAP_DEBUG_SCR0r_fields[] = {
    { PTRf, 15, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLDf, 1, 15, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFAP_DROP_PKT_CNTr_fields[] = {
    { COUNTf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CFAP_ECC_1B_COUNTERr_fields[] = {
    { COUNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CFAP_ECC_1B_COUNTER_BCM56450_A0r_fields[] = {
    { COUNTf, 16, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAP_ERRORr_fields[] = {
    { STACK_OOR_RCYC_PTR_ERRORf, 1, 3, SOCF_W1TC },
    { STACK_OOR_RLS_PTR_ERRORf, 1, 2, SOCF_W1TC },
    { STACK_OVERFLOW_ERRORf, 1, 1, SOCF_W1TC },
    { STACK_UNDERRUN_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAP_ERROR_MASKr_fields[] = {
    { STACK_OOR_RCYC_PTR_ERROR_DISINTf, 1, 3, 0 },
    { STACK_OOR_RLS_PTR_ERROR_DISINTf, 1, 2, 0 },
    { STACK_OVERFLOW_ERROR_DISINTf, 1, 1, 0 },
    { STACK_UNDERRUN_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAP_FULL_BP_STATUSr_fields[] = {
    { STICKY_FLAGf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CFAP_MEM_DEBUGr_fields[] = {
    { TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CFAP_STACK_WATERMARKr_fields[] = {
    { WATERMARKf, 17, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFCENABLERSr_fields[] = {
    { CFCENf, 1, 0, 0 },
    { EGQTOSCHCHPORTENf, 1, 15, 0 },
    { EGQTOSCHCPUPORTENf, 1, 16, 0 },
    { EGQTOSCHDEVICEENf, 1, 13, 0 },
    { EGQTOSCHERPENf, 1, 14, 0 },
    { EGQTOSCHOFPHPENf, 1, 19, 0 },
    { EGQTOSCHOFPLPENf, 1, 18, 0 },
    { EGQTOSCHRCLPORTENf, 1, 17, 0 },
    { FRCNIFCLSBENf, 1, 12, 0 },
    { FRCNIFLLVLENf, 1, 11, 0 },
    { GLBRSCTOEGQRCLOFPENf, 1, 5, 0 },
    { GLBRSCTORCLOFPHPCFGf, 1, 1, 0 },
    { GLBRSCTORCLOFPLPCFGf, 1, 2, 0 },
    { GLBRSCTOSCHRCLHRENf, 1, 3, 0 },
    { GLBRSCTOSCHRCLOFPENf, 1, 4, 0 },
    { ILKNRXTOEGQENf, 1, 10, 0 },
    { ILKNRXTONIFFASTLLFCENf, 1, 22, 0 },
    { ILKNRXTOSCHHRENf, 1, 9, 0 },
    { NIFCLSBVSQSRCSELf, 1, 20, 0 },
    { OOBRXTOEGQENf, 1, 8, 0 },
    { OOBRXTONIFFASTLLFCENf, 1, 21, 0 },
    { OOBRXTOSCHHRENf, 1, 7, 0 },
    { RCLVSQTOSCHHRENf, 1, 6, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFCFLOWCONTROLr_fields[] = {
    { CFCFLOWCONTROLf, 80, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_CAT_2_TC_MAP_HCFC_ENAr_fields[] = {
    { CAT_2_TC_0_MAP_HCFC_ENAf, 1, 0, SOCF_SIG },
    { CAT_2_TC_1_MAP_HCFC_ENAf, 1, 1, SOCF_SIG },
    { CAT_2_TC_2_MAP_HCFC_ENAf, 1, 2, SOCF_SIG },
    { CAT_2_TC_3_MAP_HCFC_ENAf, 1, 3, SOCF_SIG },
    { CAT_2_TC_4_MAP_HCFC_ENAf, 1, 4, SOCF_SIG },
    { CAT_2_TC_5_MAP_HCFC_ENAf, 1, 5, SOCF_SIG },
    { CAT_2_TC_6_MAP_HCFC_ENAf, 1, 6, SOCF_SIG },
    { CAT_2_TC_7_MAP_HCFC_ENAf, 1, 7, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_CAT_2_TC_MAP_NIF_ENAr_fields[] = {
    { CAT_2_TC_0_MAP_NIF_ENAf, 1, 0, SOCF_SIG },
    { CAT_2_TC_1_MAP_NIF_ENAf, 1, 1, SOCF_SIG },
    { CAT_2_TC_2_MAP_NIF_ENAf, 1, 2, SOCF_SIG },
    { CAT_2_TC_3_MAP_NIF_ENAf, 1, 3, SOCF_SIG },
    { CAT_2_TC_4_MAP_NIF_ENAf, 1, 4, SOCF_SIG },
    { CAT_2_TC_5_MAP_NIF_ENAf, 1, 5, SOCF_SIG },
    { CAT_2_TC_6_MAP_NIF_ENAf, 1, 6, SOCF_SIG },
    { CAT_2_TC_7_MAP_NIF_ENAf, 1, 7, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_CFC_ENABLERSr_fields[] = {
    { CFC_ENf, 1, 0, SOCF_SIG },
    { EGQ_TO_NIF_CNM_LLFC_ENf, 1, 20, SOCF_SIG },
    { EGQ_TO_NIF_CNM_PFC_ENf, 1, 19, SOCF_SIG },
    { EGQ_TO_SCH_DEVICE_ENf, 1, 14, SOCF_SIG },
    { EGQ_TO_SCH_ERP_ENf, 1, 15, SOCF_SIG },
    { EGQ_TO_SCH_ERP_TC_ENf, 1, 17, SOCF_SIG },
    { EGQ_TO_SCH_IF_ENf, 1, 16, SOCF_SIG },
    { EGQ_TO_SCH_PFC_ENf, 1, 18, SOCF_SIG },
    { FIELD_25_25f, 1, 25, SOCF_SIG },
    { FRC_NIF_LLVL_ENf, 1, 12, SOCF_SIG },
    { FRC_NIF_PFC_ENf, 1, 13, SOCF_SIG },
    { GLB_RSC_TO_EGQ_RCL_PFC_ENf, 1, 3, SOCF_SIG },
    { GLB_RSC_TO_HCFC_HP_CFGf, 1, 26, SOCF_SIG },
    { GLB_RSC_TO_HCFC_LP_CFGf, 1, 27, SOCF_SIG },
    { GLB_RSC_TO_RCL_PFC_HP_CFGf, 1, 1, SOCF_SIG },
    { GLB_RSC_TO_RCL_PFC_LP_CFGf, 1, 2, SOCF_SIG },
    { ILKN_RX_TO_EGQ_PFC_ENf, 1, 9, SOCF_SIG },
    { ILKN_RX_TO_EGQ_PORT_ENf, 1, 8, SOCF_SIG },
    { ILKN_RX_TO_GEN_PFC_ENf, 1, 10, SOCF_SIG },
    { ILKN_RX_TO_NIF_FAST_LLFC_ENf, 1, 24, SOCF_SIG },
    { ILKN_RX_TO_RET_REQ_ENf, 1, 11, SOCF_SIG },
    { LLFC_VSQ_TO_NIF_ENf, 1, 21, SOCF_SIG },
    { PFC_VSQ_TO_NIF_ENf, 1, 22, SOCF_SIG },
    { SPI_OOB_RX_TO_EGQ_PFC_ENf, 1, 5, SOCF_SIG },
    { SPI_OOB_RX_TO_EGQ_PORT_ENf, 1, 4, SOCF_SIG },
    { SPI_OOB_RX_TO_GEN_PFC_ENf, 1, 6, SOCF_SIG },
    { SPI_OOB_RX_TO_NIF_FAST_LLFC_ENf, 1, 23, SOCF_SIG },
    { SPI_OOB_RX_TO_RET_REQ_ENf, 1, 7, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_CMIC_RX_FC_CFGr_fields[] = {
    { CMIC_RX_FC_MASKf, 64, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_CMIC_RX_FC_STATUSr_fields[] = {
    { CMIC_RX_FC_STATUSf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_CMIC_TX_FCr_fields[] = {
    { CMIC_TX_FC_MASKf, 9, 2, SOCF_LE|SOCF_SIG },
    { CMIC_TX_FC_SELECTf, 2, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_CMIC_TX_FC_STATUSr_fields[] = {
    { CMIC_TX_FC_STATUSf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_EGQ_CNM_LLFC_STATUSr_fields[] = {
    { EGQ_CNM_LLFC_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_EGQ_CNM_PFC_STATUSr_fields[] = {
    { EGQ_CNM_PFC_STATUSf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_EGQ_FC_STATUSr_fields[] = {
    { EGQ_DEV_FCf, 1, 0, SOCF_RO },
    { EGQ_ERP_FCf, 1, 1, SOCF_RO },
    { EGQ_ERP_TC_FCf, 8, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_EGQ_IF_FC_STATUSr_fields[] = {
    { EGQ_IF_FC_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_EGQ_PFC_STATUSr_fields[] = {
    { EGQ_PFC_STATUSf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_EGQ_STATUS_SELr_fields[] = {
    { EGQ_CNM_PFC_STATUS_SELf, 2, 2, SOCF_LE|SOCF_SIG },
    { EGQ_PFC_STATUS_SELf, 2, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ERROR_INITIATION_DATAr_fields[] = {
    { ERR_WRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_FRC_EGQ_PFCr_fields[] = {
    { FRC_EGQ_PFCf, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_FRC_NIF_FAST_LLFCr_fields[] = {
    { FRC_NIF_FAST_LLFCf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_FRC_NIF_LNK_FCr_fields[] = {
    { FRC_NIF_LNK_FCf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_FRC_NIF_PFCr_fields[] = {
    { FRC_NIF_PFCf, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_FRC_SCH_FCr_fields[] = {
    { FRC_SCH_DEV_FCf, 1, 0, SOCF_SIG },
    { FRC_SCH_ERP_FCf, 1, 1, SOCF_SIG },
    { FRC_SCH_ERP_TC_FCf, 8, 2, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_FRC_SCH_IF_FCr_fields[] = {
    { FRC_SCH_IF_FCf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_FRC_SCH_PFCr_fields[] = {
    { FRC_SCH_PFCf, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_GLB_RSC_TO_HCFC_HP_MAPr_fields[] = {
    { GLB_RSC_TO_HCFC_HP_MAPf, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_GLB_RSC_TO_HCFC_LP_MAPr_fields[] = {
    { GLB_RSC_TO_HCFC_LP_MAPf, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_GLB_RSC_TO_RCL_PFC_HP_MAPr_fields[] = {
    { GLB_RSC_TO_RCL_PFC_HP_MAPf, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_GLB_RSC_TO_RCL_PFC_LP_MAPr_fields[] = {
    { GLB_RSC_TO_RCL_PFC_LP_MAPf, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_GTIMER_CONFIGURATIONr_fields[] = {
    { GTIMER_CYCLEf, 30, 0, SOCF_LE|SOCF_SIG },
    { GTIMER_ENABLEf, 1, 30, SOCF_SIG },
    { GTIMER_RESET_ON_TRIGGERf, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0)
soc_field_info_t soc_CFC_GTIMER_TRIGGERr_fields[] = {
    { GTIMER_TRIGGERf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_0_CHANNEL_BASE_CFGr_fields[] = {
    { HCFC_OOB_0_CHANNEL_BASE_0f, 6, 0, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_0_CHANNEL_BASE_1f, 6, 6, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_0_CHANNEL_BASE_2f, 6, 12, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_0_CHANNEL_BASE_3f, 6, 18, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_0_CHANNEL_BASE_4f, 6, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_0_MESSAGE_CFGr_fields[] = {
    { HCFC_OOB_0_FWDf, 2, 6, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_0_GCSf, 2, 8, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_0_MSG_TYPEf, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_1_CHANNEL_BASE_CFGr_fields[] = {
    { HCFC_OOB_1_CHANNEL_BASE_0f, 6, 0, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_1_CHANNEL_BASE_1f, 6, 6, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_1_CHANNEL_BASE_2f, 6, 12, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_1_CHANNEL_BASE_3f, 6, 18, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_1_CHANNEL_BASE_4f, 6, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_1_MESSAGE_CFGr_fields[] = {
    { HCFC_OOB_1_FWDf, 2, 6, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_1_GCSf, 2, 8, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_1_MSG_TYPEf, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_RX_0_CRC_ERR_CTRr_fields[] = {
    { HCFC_OOB_RX_0_CRC_ERR_CTR_0f, 8, 0, SOCF_LE|SOCF_RO },
    { HCFC_OOB_RX_0_CRC_ERR_CTR_1f, 8, 8, SOCF_LE|SOCF_RO },
    { HCFC_OOB_RX_0_CRC_ERR_CTR_2f, 8, 16, SOCF_LE|SOCF_RO },
    { HCFC_OOB_RX_0_CRC_ERR_CTR_3f, 8, 24, SOCF_LE|SOCF_RO },
    { HCFC_OOB_RX_0_CRC_ERR_CTR_4f, 8, 32, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_RX_0_WD_PERIOD_CFGr_fields[] = {
    { HCFC_OOB_RX_0_WD_PERIOD_0f, 16, 0, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_RX_0_WD_PERIOD_1f, 16, 16, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_RX_0_WD_PERIOD_2f, 16, 32, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_RX_0_WD_PERIOD_3f, 16, 48, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_RX_0_WD_PERIOD_4f, 16, 64, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_RX_1_CRC_ERR_CTRr_fields[] = {
    { HCFC_OOB_RX_1_CRC_ERR_CTR_0f, 8, 0, SOCF_LE|SOCF_RO },
    { HCFC_OOB_RX_1_CRC_ERR_CTR_1f, 8, 8, SOCF_LE|SOCF_RO },
    { HCFC_OOB_RX_1_CRC_ERR_CTR_2f, 8, 16, SOCF_LE|SOCF_RO },
    { HCFC_OOB_RX_1_CRC_ERR_CTR_3f, 8, 24, SOCF_LE|SOCF_RO },
    { HCFC_OOB_RX_1_CRC_ERR_CTR_4f, 8, 32, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_RX_1_WD_PERIOD_CFGr_fields[] = {
    { HCFC_OOB_RX_1_WD_PERIOD_0f, 16, 0, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_RX_1_WD_PERIOD_1f, 16, 16, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_RX_1_WD_PERIOD_2f, 16, 32, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_RX_1_WD_PERIOD_3f, 16, 48, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_RX_1_WD_PERIOD_4f, 16, 64, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_RX_ERR_CFGr_fields[] = {
    { HCFC_OOB_RX_0_ERR_CFGf, 1, 0, SOCF_SIG },
    { HCFC_OOB_RX_1_ERR_CFGf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_RX_HEADER_CHECK_DISABLEr_fields[] = {
    { HCFC_OOB_RX_0_HEADER_CHECK_DISf, 1, 0, SOCF_SIG },
    { HCFC_OOB_RX_1_HEADER_CHECK_DISf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_RX_WD_EN_CFGr_fields[] = {
    { HCFC_OOB_RX_0_WD_ENf, 1, 0, SOCF_SIG },
    { HCFC_OOB_RX_1_WD_ENf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_RX_WD_ERR_STATUSr_fields[] = {
    { HCFC_OOB_RX_0_WD_ERR_STATUSf, 1, 0, SOCF_SIG },
    { HCFC_OOB_RX_1_WD_ERR_STATUSf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_TX_0_GENERAL_CFGr_fields[] = {
    { HCFC_OOB_TX_0_MIN_GAP_MINUS_1f, 6, 0, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_TX_0_PORTS_NUM_CFGf, 3, 6, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_HCFC_OOB_TX_1_GENERAL_CFGr_fields[] = {
    { HCFC_OOB_TX_1_MIN_GAP_MINUS_1f, 6, 0, SOCF_LE|SOCF_SIG },
    { HCFC_OOB_TX_1_PORTS_NUM_CFGf, 3, 6, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_0_MUB_TX_CALr_fields[] = {
    { ILKN_0_MUB_TX_MAP_0f, 12, 0, SOCF_LE|SOCF_SIG },
    { ILKN_0_MUB_TX_MAP_1f, 12, 12, SOCF_LE|SOCF_SIG },
    { ILKN_0_MUB_TX_MAP_2f, 12, 24, SOCF_LE|SOCF_SIG },
    { ILKN_0_MUB_TX_MAP_3f, 12, 36, SOCF_LE|SOCF_SIG },
    { ILKN_0_MUB_TX_MAP_4f, 12, 48, SOCF_LE|SOCF_SIG },
    { ILKN_0_MUB_TX_MAP_5f, 12, 60, SOCF_LE|SOCF_SIG },
    { ILKN_0_MUB_TX_MAP_6f, 12, 72, SOCF_LE|SOCF_SIG },
    { ILKN_0_MUB_TX_MAP_7f, 12, 84, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_0_OOB_RX_CRC_ERR_CNTr_fields[] = {
    { ILKN_0_OOB_RX_CRC_ERR_CNTRf, 15, 0, SOCF_LE|SOCF_RO },
    { ILKN_0_OOB_RX_CRC_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_0_OOB_RX_LANES_STATUSr_fields[] = {
    { ILKN_0_OOB_RX_LANES_STATUSf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_1_MUB_TX_CALr_fields[] = {
    { ILKN_1_MUB_TX_MAP_0f, 12, 0, SOCF_LE|SOCF_SIG },
    { ILKN_1_MUB_TX_MAP_1f, 12, 12, SOCF_LE|SOCF_SIG },
    { ILKN_1_MUB_TX_MAP_2f, 12, 24, SOCF_LE|SOCF_SIG },
    { ILKN_1_MUB_TX_MAP_3f, 12, 36, SOCF_LE|SOCF_SIG },
    { ILKN_1_MUB_TX_MAP_4f, 12, 48, SOCF_LE|SOCF_SIG },
    { ILKN_1_MUB_TX_MAP_5f, 12, 60, SOCF_LE|SOCF_SIG },
    { ILKN_1_MUB_TX_MAP_6f, 12, 72, SOCF_LE|SOCF_SIG },
    { ILKN_1_MUB_TX_MAP_7f, 12, 84, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_1_OOB_RX_CRC_ERR_CNTr_fields[] = {
    { ILKN_1_OOB_RX_CRC_ERR_CNTRf, 15, 0, SOCF_LE|SOCF_RO },
    { ILKN_1_OOB_RX_CRC_ERR_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_1_OOB_RX_LANES_STATUSr_fields[] = {
    { ILKN_1_OOB_RX_LANES_STATUSf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_MUB_ENABLEr_fields[] = {
    { ILKN_0_MUB_RX_ENAf, 8, 0, SOCF_LE|SOCF_SIG },
    { ILKN_0_MUB_TX_ENAf, 8, 16, SOCF_LE|SOCF_SIG },
    { ILKN_1_MUB_RX_ENAf, 8, 8, SOCF_LE|SOCF_SIG },
    { ILKN_1_MUB_TX_ENAf, 8, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_OOB_POLARITY_CFGr_fields[] = {
    { ILKN_OOB_RX_0_FC_POLARITYf, 1, 0, SOCF_SIG },
    { ILKN_OOB_RX_0_IF_STAT_POLARITYf, 1, 4, SOCF_SIG },
    { ILKN_OOB_RX_0_LN_STAT_POLARITYf, 1, 6, SOCF_SIG },
    { ILKN_OOB_RX_0_RT_POLARITYf, 1, 2, SOCF_SIG },
    { ILKN_OOB_RX_1_FC_POLARITYf, 1, 1, SOCF_SIG },
    { ILKN_OOB_RX_1_IF_STAT_POLARITYf, 1, 5, SOCF_SIG },
    { ILKN_OOB_RX_1_LN_STAT_POLARITYf, 1, 7, SOCF_SIG },
    { ILKN_OOB_RX_1_RT_POLARITYf, 1, 3, SOCF_SIG },
    { ILKN_OOB_TX_0_FC_POLARITYf, 1, 8, SOCF_SIG },
    { ILKN_OOB_TX_0_IF_STAT_POLARITYf, 1, 12, SOCF_SIG },
    { ILKN_OOB_TX_0_LN_STAT_POLARITYf, 1, 14, SOCF_SIG },
    { ILKN_OOB_TX_0_RT_POLARITYf, 1, 10, SOCF_SIG },
    { ILKN_OOB_TX_1_FC_POLARITYf, 1, 9, SOCF_SIG },
    { ILKN_OOB_TX_1_IF_STAT_POLARITYf, 1, 13, SOCF_SIG },
    { ILKN_OOB_TX_1_LN_STAT_POLARITYf, 1, 15, SOCF_SIG },
    { ILKN_OOB_TX_1_RT_POLARITYf, 1, 11, SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0)
soc_field_info_t soc_CFC_ILKN_OOB_RX_RT_CAL_CFGr_fields[] = {
    { ILKN_OOB_RX_0_RT_CAL_ENf, 1, 0, SOCF_SIG },
    { ILKN_OOB_RX_0_RT_CAL_LENf, 2, 2, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_1_RT_CAL_ENf, 1, 1, SOCF_SIG },
    { ILKN_OOB_RX_1_RT_CAL_LENf, 2, 4, SOCF_LE|SOCF_SIG },
    { ITEM_10_11f, 2, 10, SOCF_LE|SOCF_SIG },
    { ITEM_12_13f, 2, 12, SOCF_LE|SOCF_SIG },
    { ITEM_14_15f, 2, 14, SOCF_LE|SOCF_SIG },
    { ITEM_16_17f, 2, 16, SOCF_LE|SOCF_SIG },
    { ITEM_18_19f, 2, 18, SOCF_LE|SOCF_SIG },
    { ITEM_20_21f, 2, 20, SOCF_LE|SOCF_SIG },
    { ITEM_6_7f, 2, 6, SOCF_LE|SOCF_SIG },
    { ITEM_8_9f, 2, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_OOB_RX_RT_CAL_CFG_BCM88660_A0r_fields[] = {
    { ILKN_OOB_RX_0_RT_CAL_ENf, 1, 0, SOCF_SIG },
    { ILKN_OOB_RX_0_RT_CAL_INDEX_0f, 2, 6, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_0_RT_CAL_INDEX_1f, 2, 8, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_0_RT_CAL_INDEX_2f, 2, 10, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_0_RT_CAL_INDEX_3f, 2, 12, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_0_RT_CAL_LENf, 2, 2, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_1_RT_CAL_ENf, 1, 1, SOCF_SIG },
    { ILKN_OOB_RX_1_RT_CAL_INDEX_0f, 2, 14, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_1_RT_CAL_INDEX_1f, 2, 16, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_1_RT_CAL_INDEX_2f, 2, 18, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_1_RT_CAL_INDEX_3f, 2, 20, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_1_RT_CAL_LENf, 2, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_OOB_TX_FRCr_fields[] = {
    { FRC_ILKN_OOB_TX_0_INTFf, 1, 48, SOCF_SIG },
    { FRC_ILKN_OOB_TX_0_LANESf, 24, 0, SOCF_LE|SOCF_SIG },
    { FRC_ILKN_OOB_TX_1_INTFf, 1, 49, SOCF_SIG },
    { FRC_ILKN_OOB_TX_1_LANESf, 24, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_OOB_TX_MASK_CFGr_fields[] = {
    { ILKN_OOB_TX_0_INTF_MASKf, 1, 48, SOCF_SIG },
    { ILKN_OOB_TX_0_LANES_MASKf, 24, 0, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_1_INTF_MASKf, 1, 49, SOCF_SIG },
    { ILKN_OOB_TX_1_LANES_MASKf, 24, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_OOB_TX_RT_CAL_CFGr_fields[] = {
    { ILKN_OOB_TX_0_RT_CAL_ENf, 1, 0, SOCF_SIG },
    { ILKN_OOB_TX_0_RT_CAL_INDEX_0f, 3, 6, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_0_RT_CAL_INDEX_1f, 3, 9, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_0_RT_CAL_INDEX_2f, 3, 12, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_0_RT_CAL_INDEX_3f, 3, 15, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_0_RT_CAL_LENf, 2, 2, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_1_RT_CAL_ENf, 1, 1, SOCF_SIG },
    { ILKN_OOB_TX_1_RT_CAL_INDEX_0f, 3, 18, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_1_RT_CAL_INDEX_1f, 3, 21, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_1_RT_CAL_INDEX_2f, 3, 24, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_1_RT_CAL_INDEX_3f, 3, 27, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_1_RT_CAL_LENf, 2, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_RETRANSMIT_REQ_TIMERSr_fields[] = {
    { ILKN_0_RETRANSMIT_REQ_RESET_TIMERf, 8, 8, SOCF_LE|SOCF_SIG },
    { ILKN_0_RETRANSMIT_REQ_SET_TIMERf, 8, 0, SOCF_LE|SOCF_SIG },
    { ILKN_1_RETRANSMIT_REQ_RESET_TIMERf, 8, 24, SOCF_LE|SOCF_SIG },
    { ILKN_1_RETRANSMIT_REQ_SET_TIMERf, 8, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_RETRANSMIT_REQ_TIMERS_EXTr_fields[] = {
    { ILKN_0_RETRANSMIT_REQ_RESET_TIMER_EXTf, 4, 4, SOCF_LE|SOCF_SIG },
    { ILKN_0_RETRANSMIT_REQ_SET_TIMER_EXTf, 4, 0, SOCF_LE|SOCF_SIG },
    { ILKN_1_RETRANSMIT_REQ_RESET_TIMER_EXTf, 4, 12, SOCF_LE|SOCF_SIG },
    { ILKN_1_RETRANSMIT_REQ_SET_TIMER_EXTf, 4, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_RX_0_FC_STATUSr_fields[] = {
    { ILKN_RX_0_FC_STATUSf, 256, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_RX_1_FC_STATUSr_fields[] = {
    { ILKN_RX_1_FC_STATUSf, 256, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_RX_CONFIGURATIONr_fields[] = {
    { ILKN_0_OOB_RX_IF_SRCf, 1, 26, SOCF_SIG },
    { ILKN_0_OOB_RX_LN_SRCf, 1, 28, SOCF_SIG },
    { ILKN_1_OOB_RX_IF_SRCf, 1, 27, SOCF_SIG },
    { ILKN_1_OOB_RX_LN_SRCf, 1, 29, SOCF_SIG },
    { ILKN_OOB_RX_0_CAL_LENf, 8, 6, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_0_ERR_FC_STATUS_SELf, 1, 22, SOCF_SIG },
    { ILKN_OOB_RX_0_ERR_RT_STATUS_SELf, 1, 24, SOCF_SIG },
    { ILKN_OOB_RX_1_CAL_LENf, 8, 14, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_RX_1_ERR_FC_STATUS_SELf, 1, 23, SOCF_SIG },
    { ILKN_OOB_RX_1_ERR_RT_STATUS_SELf, 1, 25, SOCF_SIG },
    { ILKN_RX_0_ENf, 1, 0, SOCF_SIG },
    { ILKN_RX_0_SELf, 1, 2, SOCF_SIG },
    { ILKN_RX_0_SRC_SELf, 1, 4, SOCF_SIG },
    { ILKN_RX_1_ENf, 1, 1, SOCF_SIG },
    { ILKN_RX_1_SELf, 1, 3, SOCF_SIG },
    { ILKN_RX_1_SRC_SELf, 1, 5, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_TX_CONFIGURATIONr_fields[] = {
    { ILKN_OOB_TX_0_ERR_CFGf, 1, 38, SOCF_SIG },
    { ILKN_OOB_TX_0_ERR_FC_STATUSf, 1, 40, SOCF_SIG },
    { ILKN_OOB_TX_0_ERR_RT_STATUSf, 1, 42, SOCF_SIG },
    { ILKN_OOB_TX_0_IF_CFGf, 2, 34, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_0_LANES_NUMf, 5, 22, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_0_LN_SRCf, 1, 32, SOCF_SIG },
    { ILKN_OOB_TX_1_ERR_CFGf, 1, 39, SOCF_SIG },
    { ILKN_OOB_TX_1_ERR_FC_STATUSf, 1, 41, SOCF_SIG },
    { ILKN_OOB_TX_1_ERR_RT_STATUSf, 1, 43, SOCF_SIG },
    { ILKN_OOB_TX_1_IF_CFGf, 2, 36, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_1_LANES_NUMf, 5, 27, SOCF_LE|SOCF_SIG },
    { ILKN_OOB_TX_1_LN_SRCf, 1, 33, SOCF_SIG },
    { ILKN_TX_0_CAL_LENf, 8, 6, SOCF_LE|SOCF_SIG },
    { ILKN_TX_0_DST_SELf, 1, 4, SOCF_SIG },
    { ILKN_TX_0_ENf, 1, 0, SOCF_SIG },
    { ILKN_TX_0_SELf, 1, 2, SOCF_SIG },
    { ILKN_TX_1_CAL_LENf, 8, 14, SOCF_LE|SOCF_SIG },
    { ILKN_TX_1_DST_SELf, 1, 5, SOCF_SIG },
    { ILKN_TX_1_ENf, 1, 1, SOCF_SIG },
    { ILKN_TX_1_SELf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFC_INDIRECTCOMMANDr_fields[] = {
    { INDIRECTCOMMANDCOUNTf, 14, 2, SOCF_LE },
    { INDIRECTCOMMANDSTATUSf, 1, 31, 0 },
    { INDIRECTCOMMANDTIMEOUTf, 15, 16, SOCF_LE },
    { INDIRECTCOMMANDTRIGGERf, 1, 0, 0 },
    { INDIRECTCOMMANDTRIGGERONDATAf, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFC_INDIRECTCOMMANDADDRESSr_fields[] = {
    { INDIRECTCOMMANDADDRf, 31, 0, SOCF_LE },
    { INDIRECTCOMMANDTYPEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFC_INDIRECTCOMMANDDATAINCREMENTr_fields[] = {
    { INDIRECTCOMMANDDATAINCREMENTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFC_INDIRECTCOMMANDRDDATAr_fields[] = {
    { INDIRECTCOMMANDRDDATAf, 44, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFC_INDIRECTCOMMANDWRDATAr_fields[] = {
    { INDIRECTCOMMANDWRDATAf, 44, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_INDIRECT_COMMANDr_fields[] = {
    { INDIRECT_COMMAND_COUNTf, 14, 2, SOCF_LE|SOCF_SIG },
    { INDIRECT_COMMAND_STATUSf, 1, 31, SOCF_SIG },
    { INDIRECT_COMMAND_TIMEOUTf, 15, 16, SOCF_LE|SOCF_SIG },
    { INDIRECT_COMMAND_TRIGGERf, 1, 0, SOCF_SIG },
    { INDIRECT_COMMAND_TRIGGER_ON_DATAf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_INDIRECT_COMMAND_ADDRESSr_fields[] = {
    { INDIRECT_COMMAND_ADDRf, 31, 0, SOCF_LE|SOCF_SIG },
    { INDIRECT_COMMAND_TYPEf, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0)
soc_field_info_t soc_CFC_INDIRECT_COMMAND_DATA_INCREMENTr_fields[] = {
    { INDIRECT_COMMAND_DATA_INCREMENTf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_INDIRECT_COMMAND_RD_DATAr_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 264, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_INDIRECT_COMMAND_WR_DATAr_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 264, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_INDIRECT_WR_MASKr_fields[] = {
    { INDIRECT_WR_MASKf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_INITIATE_PAR_ERRr_fields[] = {
    { CAT_2_TC_MAP_HCFC_INITIATE_PAR_ERRf, 1, 11, SOCF_SIG },
    { CAT_2_TC_MAP_NIF_INITIATE_PAR_ERRf, 1, 0, SOCF_SIG },
    { ILKN_RX_0_CAL_INITIATE_PAR_ERRf, 1, 7, SOCF_SIG },
    { ILKN_RX_1_CAL_INITIATE_PAR_ERRf, 1, 8, SOCF_SIG },
    { ILKN_TX_0_CAL_INITIATE_PAR_ERRf, 1, 9, SOCF_SIG },
    { ILKN_TX_1_CAL_INITIATE_PAR_ERRf, 1, 10, SOCF_SIG },
    { NIF_PFC_MAP_INITIATE_PAR_ERRf, 1, 2, SOCF_SIG },
    { RCL_VSQ_MAP_INITIATE_PAR_ERRf, 1, 1, SOCF_SIG },
    { SPI_OOB_RX_0_CAL_INITIATE_PAR_ERRf, 1, 3, SOCF_SIG },
    { SPI_OOB_RX_1_CAL_INITIATE_PAR_ERRf, 1, 4, SOCF_SIG },
    { SPI_OOB_TX_0_CAL_INITIATE_PAR_ERRf, 1, 5, SOCF_SIG },
    { SPI_OOB_TX_1_CAL_INITIATE_PAR_ERRf, 1, 6, SOCF_SIG }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFC_INTERRUPTMASKREGISTERr_fields[] = {
    { ILKN0OOBOXIFSTATERRMASKf, 1, 12, 0 },
    { ILKN0OOBRXCRCERRMASKf, 1, 10, 0 },
    { ILKN0OOBRXLANESTATERRMASKf, 1, 13, 0 },
    { ILKN0OOBRXOVERFLOWMASKf, 1, 11, 0 },
    { ILKN1OOBOXIFSTATERRMASKf, 1, 16, 0 },
    { ILKN1OOBRXCRCERRMASKf, 1, 14, 0 },
    { ILKN1OOBRXLANESTATERRMASKf, 1, 17, 0 },
    { ILKN1OOBRXOVERFLOWMASKf, 1, 15, 0 },
    { OBRXADIP2ALARMMASKf, 1, 4, 0 },
    { OBRXADIP2ERRMASKf, 1, 8, 0 },
    { OBRXAFRMERRMASKf, 1, 6, 0 },
    { OBRXALOCKERRMASKf, 1, 0, 0 },
    { OBRXAOUTOFFRMMASKf, 1, 2, 0 },
    { OBRXBDIP2ALARMMASKf, 1, 5, 0 },
    { OBRXBDIP2ERRMASKf, 1, 9, 0 },
    { OBRXBFRMERRMASKf, 1, 7, 0 },
    { OBRXBLOCKERRMASKf, 1, 1, 0 },
    { OBRXBOUTOFFRMMASKf, 1, 3, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFC_INTERRUPTREGISTERr_fields[] = {
    { ILKN0OOBRXCRCERRf, 1, 10, 0 },
    { ILKN0OOBRXIFSTATERRf, 1, 12, 0 },
    { ILKN0OOBRXLANESSTATERRf, 1, 13, 0 },
    { ILKN0OOBRXOVERFLOWf, 1, 11, 0 },
    { ILKN1OOBRXCRCERRf, 1, 14, 0 },
    { ILKN1OOBRXIFSTATERRf, 1, 16, 0 },
    { ILKN1OOBRXLANESSTATERRf, 1, 17, 0 },
    { ILKN1OOBRXOVERFLOWf, 1, 15, 0 },
    { OBRXADIP2ALARMf, 1, 4, 0 },
    { OBRXADIP2ERRf, 1, 8, 0 },
    { OBRXAFRMERRf, 1, 6, 0 },
    { OBRXALOCKERRf, 1, 0, 0 },
    { OBRXAOUTOFFRMf, 1, 2, 0 },
    { OBRXBDIP2ALARMf, 1, 5, 0 },
    { OBRXBDIP2ERRf, 1, 9, 0 },
    { OBRXBFRMERRf, 1, 7, 0 },
    { OBRXBLOCKERRf, 1, 1, 0 },
    { OBRXBOUTOFFRMf, 1, 3, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_INTERRUPT_MASK_REGISTERr_fields[] = {
    { FIELD_20_20f, 1, 20, SOCF_SIG },
    { FIELD_21_21f, 1, 21, SOCF_SIG },
    { HCFC_OOB_RX_0_CRC_ERR_MASKf, 1, 24, SOCF_SIG },
    { HCFC_OOB_RX_0_HEADER_ERR_MASKf, 1, 22, SOCF_SIG },
    { HCFC_OOB_RX_1_CRC_ERR_MASKf, 1, 25, SOCF_SIG },
    { HCFC_OOB_RX_1_HEADER_ERR_MASKf, 1, 23, SOCF_SIG },
    { ILKN_0_OOB_RX_CRC_ERR_MASKf, 1, 12, SOCF_SIG },
    { ILKN_0_OOB_RX_IF_STAT_ERR_MASKf, 1, 16, SOCF_SIG },
    { ILKN_0_OOB_RX_LANES_STAT_ERR_MASKf, 1, 18, SOCF_SIG },
    { ILKN_0_OOB_RX_OVERFLOW_MASKf, 1, 14, SOCF_SIG },
    { ILKN_1_OOB_RX_CRC_ERR_MASKf, 1, 13, SOCF_SIG },
    { ILKN_1_OOB_RX_IF_STAT_ERR_MASKf, 1, 17, SOCF_SIG },
    { ILKN_1_OOB_RX_LANES_STAT_ERR_MASKf, 1, 19, SOCF_SIG },
    { ILKN_1_OOB_RX_OVERFLOW_MASKf, 1, 15, SOCF_SIG },
    { PARITY_ERR_INT_MASKf, 1, 26, SOCF_SIG },
    { SPI_OOB_RX_0_DIP_2_ALARM_MASKf, 1, 4, SOCF_SIG },
    { SPI_OOB_RX_0_DIP_2_ERR_MASKf, 1, 8, SOCF_SIG },
    { SPI_OOB_RX_0_FRM_ERR_MASKf, 1, 6, SOCF_SIG },
    { SPI_OOB_RX_0_LOCK_ERR_MASKf, 1, 0, SOCF_SIG },
    { SPI_OOB_RX_0_OUT_OF_FRM_MASKf, 1, 2, SOCF_SIG },
    { SPI_OOB_RX_0_WD_ERR_MASKf, 1, 10, SOCF_SIG },
    { SPI_OOB_RX_1_DIP_2_ALARM_MASKf, 1, 5, SOCF_SIG },
    { SPI_OOB_RX_1_DIP_2_ERR_MASKf, 1, 9, SOCF_SIG },
    { SPI_OOB_RX_1_FRM_ERR_MASKf, 1, 7, SOCF_SIG },
    { SPI_OOB_RX_1_LOCK_ERR_MASKf, 1, 1, SOCF_SIG },
    { SPI_OOB_RX_1_OUT_OF_FRM_MASKf, 1, 3, SOCF_SIG },
    { SPI_OOB_RX_1_WD_ERR_MASKf, 1, 11, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_INTERRUPT_REGISTERr_fields[] = {
    { FIELD_20_20f, 1, 20, SOCF_INTR },
    { FIELD_21_21f, 1, 21, SOCF_INTR },
    { HCFC_OOB_RX_0_CRC_ERRf, 1, 24, SOCF_INTR },
    { HCFC_OOB_RX_0_HEADER_ERRf, 1, 22, SOCF_INTR },
    { HCFC_OOB_RX_1_CRC_ERRf, 1, 25, SOCF_INTR },
    { HCFC_OOB_RX_1_HEADER_ERRf, 1, 23, SOCF_INTR },
    { ILKN_0_OOB_RX_CRC_ERRf, 1, 12, SOCF_INTR },
    { ILKN_0_OOB_RX_IF_STAT_ERRf, 1, 16, SOCF_INTR },
    { ILKN_0_OOB_RX_LANES_STAT_ERRf, 1, 18, SOCF_INTR },
    { ILKN_0_OOB_RX_OVERFLOWf, 1, 14, SOCF_INTR },
    { ILKN_1_OOB_RX_CRC_ERRf, 1, 13, SOCF_INTR },
    { ILKN_1_OOB_RX_IF_STAT_ERRf, 1, 17, SOCF_INTR },
    { ILKN_1_OOB_RX_LANES_STAT_ERRf, 1, 19, SOCF_INTR },
    { ILKN_1_OOB_RX_OVERFLOWf, 1, 15, SOCF_INTR },
    { PARITY_ERR_INTf, 1, 26, SOCF_INTR },
    { SPI_OOB_RX_0_DIP_2_ALARMf, 1, 4, SOCF_INTR },
    { SPI_OOB_RX_0_DIP_2_ERRf, 1, 8, SOCF_INTR },
    { SPI_OOB_RX_0_FRM_ERRf, 1, 6, SOCF_INTR },
    { SPI_OOB_RX_0_LOCK_ERRf, 1, 0, SOCF_INTR },
    { SPI_OOB_RX_0_OUT_OF_FRMf, 1, 2, SOCF_INTR },
    { SPI_OOB_RX_0_WD_ERRf, 1, 10, SOCF_INTR },
    { SPI_OOB_RX_1_DIP_2_ALARMf, 1, 5, SOCF_INTR },
    { SPI_OOB_RX_1_DIP_2_ERRf, 1, 9, SOCF_INTR },
    { SPI_OOB_RX_1_FRM_ERRf, 1, 7, SOCF_INTR },
    { SPI_OOB_RX_1_LOCK_ERRf, 1, 1, SOCF_INTR },
    { SPI_OOB_RX_1_OUT_OF_FRMf, 1, 3, SOCF_INTR },
    { SPI_OOB_RX_1_WD_ERRf, 1, 11, SOCF_INTR }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 27, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_IQM_GLBL_FC_STATUSr_fields[] = {
    { FR_BDB_FC_HPf, 1, 1, SOCF_RO },
    { FR_BDB_FC_LPf, 1, 0, SOCF_RO },
    { FR_FL_MC_DB_FC_HPf, 1, 5, SOCF_RO },
    { FR_FL_MC_DB_FC_LPf, 1, 4, SOCF_RO },
    { FR_UC_DB_FC_HPf, 1, 3, SOCF_RO },
    { FR_UC_DB_FC_LPf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_IQM_VSQ_FC_STATUS_SELr_fields[] = {
    { IQM_VSQ_GRPS_ABCD_FC_STATUS_SELf, 3, 0, SOCF_LE|SOCF_SIG },
    { IQM_VSQ_PFC_STATUS_SELf, 2, 3, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_IQM_VSQ_GRPS_ABCD_FC_STATUSr_fields[] = {
    { IQM_VSQ_GRPS_ABCD_FC_STATUSf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_IQM_VSQ_LLFC_STATUSr_fields[] = {
    { IQM_VSQ_LLFC_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_IQM_VSQ_PFC_STATUSr_fields[] = {
    { IQM_VSQ_PFC_STATUSf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_LP_GLB_RSC_TO_NIF_PFC_MAPr_fields[] = {
    { LP_GLB_RSC_TO_NIF_PFC_MAPf, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_NIF_AF_FC_STATUSr_fields[] = {
    { NIF_AF_FC_STATUSf, 28, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_NIF_MUB_STATUSr_fields[] = {
    { NIF_MUB_STATUSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_NIF_PFC_STATUSr_fields[] = {
    { NIF_PFC_STATUSf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_NIF_PFC_STATUS_SELr_fields[] = {
    { NIF_PFC_STATUS_SELf, 2, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_NIF_RT_STATUSr_fields[] = {
    { NIF_RT_STATUSf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_OOB_PAD_CONFIGURATIONr_fields[] = {
    { FIELD_25_25f, 1, 25, SOCF_SIG },
    { FIELD_4_4f, 1, 4, SOCF_SIG },
    { OOB_RX_0_MODEf, 1, 5, SOCF_SIG },
    { OOB_RX_0_RSTNf, 1, 0, SOCF_SIG },
    { OOB_RX_1_MODEf, 1, 6, SOCF_SIG },
    { OOB_RX_1_RSTNf, 1, 1, SOCF_SIG },
    { OOB_TX_0_MODEf, 1, 7, SOCF_SIG },
    { OOB_TX_0_OUT_PHASEf, 2, 13, SOCF_LE|SOCF_SIG },
    { OOB_TX_0_OUT_ROUGH_PHASEf, 4, 17, SOCF_LE|SOCF_SIG },
    { OOB_TX_0_OUT_SPEEDf, 2, 9, SOCF_LE|SOCF_SIG },
    { OOB_TX_0_RSTNf, 1, 2, SOCF_SIG },
    { OOB_TX_1_MODEf, 1, 8, SOCF_SIG },
    { OOB_TX_1_OUT_PHASEf, 2, 15, SOCF_LE|SOCF_SIG },
    { OOB_TX_1_OUT_ROUGH_PHASEf, 4, 21, SOCF_LE|SOCF_SIG },
    { OOB_TX_1_OUT_SPEEDf, 2, 11, SOCF_LE|SOCF_SIG },
    { OOB_TX_1_RSTNf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_OOB_RX_ERRr_fields[] = {
    { HCFC_OOB_RX_0_ERRf, 5, 4, SOCF_LE|SOCF_RO },
    { HCFC_OOB_RX_1_ERRf, 5, 9, SOCF_LE|SOCF_RO },
    { ILKN_OOB_RX_0_ERRf, 1, 0, SOCF_RO },
    { ILKN_OOB_RX_1_ERRf, 1, 1, SOCF_RO },
    { SCH_OOB_RX_ERRf, 1, 14, SOCF_RO },
    { SPI_OOB_RX_0_ERRf, 1, 2, SOCF_RO },
    { SPI_OOB_RX_1_ERRf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PARITY_ERR_CNTr_fields[] = {
    { PARITY_ERR_ADDRf, 31, 16, SOCF_LE|SOCF_RO },
    { PARITY_ERR_ADDR_VALIDf, 1, 47, SOCF_RO },
    { PARITY_ERR_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { PARITY_ERR_CNT_OVERFLOWf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PARITY_ERR_MONITOR_MEM_MASKr_fields[] = {
    { CAT_2_TC_MAP_HCFC_PARITY_ERR_MASKf, 1, 11, SOCF_SIG },
    { CAT_2_TC_MAP_NIF_PARITY_ERR_MASKf, 1, 0, SOCF_SIG },
    { ILKN_RX_0_CAL_PARITY_ERR_MASKf, 1, 7, SOCF_SIG },
    { ILKN_RX_1_CAL_PARITY_ERR_MASKf, 1, 8, SOCF_SIG },
    { ILKN_TX_0_CAL_PARITY_ERR_MASKf, 1, 9, SOCF_SIG },
    { ILKN_TX_1_CAL_PARITY_ERR_MASKf, 1, 10, SOCF_SIG },
    { NIF_PFC_MAP_PARITY_ERR_MASKf, 1, 2, SOCF_SIG },
    { RCL_VSQ_MAP_PARITY_ERR_MASKf, 1, 1, SOCF_SIG },
    { SPI_OOB_RX_0_CAL_PARITY_ERR_MASKf, 1, 3, SOCF_SIG },
    { SPI_OOB_RX_1_CAL_PARITY_ERR_MASKf, 1, 4, SOCF_SIG },
    { SPI_OOB_TX_0_CAL_PARITY_ERR_MASKf, 1, 5, SOCF_SIG },
    { SPI_OOB_TX_1_CAL_PARITY_ERR_MASKf, 1, 6, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_0r_fields[] = {
    { PFC_GENERIC_BITMAP_0f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_1r_fields[] = {
    { PFC_GENERIC_BITMAP_1f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_2r_fields[] = {
    { PFC_GENERIC_BITMAP_2f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_3r_fields[] = {
    { PFC_GENERIC_BITMAP_3f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_4r_fields[] = {
    { PFC_GENERIC_BITMAP_4f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_5r_fields[] = {
    { PFC_GENERIC_BITMAP_5f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_6r_fields[] = {
    { PFC_GENERIC_BITMAP_6f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_7r_fields[] = {
    { PFC_GENERIC_BITMAP_7f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_8r_fields[] = {
    { PFC_GENERIC_BITMAP_8f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_9r_fields[] = {
    { PFC_GENERIC_BITMAP_9f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_10r_fields[] = {
    { PFC_GENERIC_BITMAP_10f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_11r_fields[] = {
    { PFC_GENERIC_BITMAP_11f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_12r_fields[] = {
    { PFC_GENERIC_BITMAP_12f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_13r_fields[] = {
    { PFC_GENERIC_BITMAP_13f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_14r_fields[] = {
    { PFC_GENERIC_BITMAP_14f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_PFC_GENERIC_BITMAP_15r_fields[] = {
    { PFC_GENERIC_BITMAP_15f, 256, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_0085r_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE|SOCF_SIG },
    { FIELD_31_31f, 1, 31, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_0086r_fields[] = {
    { FIELD_0_5f, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_0087r_fields[] = {
    { REG_0087f, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_0090r_fields[] = {
    { REG_0090f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_0091r_fields[] = {
    { REG_0091f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_0092r_fields[] = {
    { REG_0092f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_0093r_fields[] = {
    { REG_0093f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0)
soc_field_info_t soc_CFC_REG_0284r_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE|SOCF_SIG },
    { FIELD_16_16f, 1, 16, SOCF_SIG },
    { FIELD_17_17f, 1, 17, SOCF_SIG },
    { FIELD_18_18f, 1, 18, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_00A6r_fields[] = {
    { FIELD_0_25f, 26, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_00CFr_fields[] = {
    { FIELD_14_14f, 1, 14, SOCF_SIG },
    { FIELD_15_15f, 1, 15, SOCF_SIG },
    { FIELD_16_16f, 1, 16, SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_00CF_BCM88660_A0r_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_SIG },
    { FIELD_14_14f, 1, 14, SOCF_SIG },
    { FIELD_15_15f, 1, 15, SOCF_SIG },
    { FIELD_16_16f, 1, 16, SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_CFC_REG_0284_BCM88650_B0r_fields[] = {
    { FIELD_0_15f, 16, 0, SOCF_LE|SOCF_SIG },
    { FIELD_16_16f, 1, 16, SOCF_SIG },
    { FIELD_17_17f, 1, 17, SOCF_SIG },
    { FIELD_18_18f, 1, 18, SOCF_SIG },
    { FIELD_19_21f, 3, 19, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_CONFIGURATIONr_fields[] = {
    { SPI_0_OOB_MODEf, 1, 2, SOCF_SIG },
    { SPI_0_OOB_POLARITYf, 1, 0, SOCF_SIG },
    { SPI_1_OOB_MODEf, 1, 3, SOCF_SIG },
    { SPI_1_OOB_POLARITYf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_0_ERROR_COUNTERr_fields[] = {
    { SPI_OOB_RX_0_DIP_2_ERR_CNTf, 7, 8, SOCF_LE|SOCF_RO },
    { SPI_OOB_RX_0_DIP_2_ERR_CNT_OVFf, 1, 15, SOCF_RO },
    { SPI_OOB_RX_0_FRM_ERR_CNTf, 7, 0, SOCF_LE|SOCF_RO },
    { SPI_OOB_RX_0_FRM_ERR_CNT_OVFf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_0_GEN_PFC_STATUSr_fields[] = {
    { SPI_OOB_RX_0_GEN_PFC_STATUSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_0_LLFC_STATUSr_fields[] = {
    { SPI_OOB_RX_0_LLFC_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_0_PFC_STATUSr_fields[] = {
    { SPI_OOB_RX_0_PFC_STATUSf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_1_ERROR_COUNTERr_fields[] = {
    { SPI_OOB_RX_1_DIP_2_ERR_CNTf, 7, 8, SOCF_LE|SOCF_RO },
    { SPI_OOB_RX_1_DIP_2_ERR_CNT_OVFf, 1, 15, SOCF_RO },
    { SPI_OOB_RX_1_FRM_ERR_CNTf, 7, 0, SOCF_LE|SOCF_RO },
    { SPI_OOB_RX_1_FRM_ERR_CNT_OVFf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_1_GEN_PFC_STATUSr_fields[] = {
    { SPI_OOB_RX_1_GEN_PFC_STATUSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_1_LLFC_STATUSr_fields[] = {
    { SPI_OOB_RX_1_LLFC_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_1_PFC_STATUSr_fields[] = {
    { SPI_OOB_RX_1_PFC_STATUSf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_CONFIGURATION_0r_fields[] = {
    { SPI_OOB_RX_0_CAL_LENf, 10, 2, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_0_CAL_Mf, 4, 22, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_0_ENf, 1, 0, SOCF_SIG },
    { SPI_OOB_RX_0_IN_STAT_PHASE_SELf, 1, 34, SOCF_SIG },
    { SPI_OOB_RX_0_LB_ENf, 1, 30, SOCF_SIG },
    { SPI_OOB_RX_0_OOFRM_STS_SELf, 1, 32, SOCF_SIG },
    { SPI_OOB_RX_1_CAL_LENf, 10, 12, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_1_CAL_Mf, 4, 26, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_1_ENf, 1, 1, SOCF_SIG },
    { SPI_OOB_RX_1_IN_STAT_PHASE_SELf, 1, 35, SOCF_SIG },
    { SPI_OOB_RX_1_LB_ENf, 1, 31, SOCF_SIG },
    { SPI_OOB_RX_1_OOFRM_STS_SELf, 1, 33, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_CONFIGURATION_1r_fields[] = {
    { SPI_OOB_RX_0_DIP_2_ALRM_THf, 8, 64, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_0_DIP_2_GOOD_2_BAD_RATIOf, 8, 0, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_0_IN_FRM_THf, 8, 32, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_0_MAX_FRM_PATTRNf, 8, 16, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_0_OUT_OF_FRM_THf, 8, 48, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_1_DIP_2_ALRM_THf, 8, 72, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_1_DIP_2_GOOD_2_BAD_RATIOf, 8, 8, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_1_IN_FRM_THf, 8, 40, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_1_MAX_FRM_PATTRNf, 8, 24, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_1_OUT_OF_FRM_THf, 8, 56, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_ERR_CFGr_fields[] = {
    { SPI_OOB_RX_0_DIP_2_ALRM_ERR_ENf, 1, 4, SOCF_SIG },
    { SPI_OOB_RX_0_ERR_CFGf, 1, 0, SOCF_SIG },
    { SPI_OOB_RX_0_LOCK_ERR_ENf, 1, 8, SOCF_SIG },
    { SPI_OOB_RX_0_OUT_OF_FRM_ERR_ENf, 1, 6, SOCF_SIG },
    { SPI_OOB_RX_0_WD_ERR_ENf, 1, 2, SOCF_SIG },
    { SPI_OOB_RX_1_DIP_2_ALRM_ERR_ENf, 1, 5, SOCF_SIG },
    { SPI_OOB_RX_1_ERR_CFGf, 1, 1, SOCF_SIG },
    { SPI_OOB_RX_1_LOCK_ERR_ENf, 1, 9, SOCF_SIG },
    { SPI_OOB_RX_1_OUT_OF_FRM_ERR_ENf, 1, 7, SOCF_SIG },
    { SPI_OOB_RX_1_WD_ERR_ENf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_PFC_SELr_fields[] = {
    { SPI_OOB_RX_0_PFC_SELf, 2, 0, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_0_PFC_SRC_SELf, 1, 4, SOCF_SIG },
    { SPI_OOB_RX_1_PFC_SELf, 2, 2, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_1_PFC_SRC_SELf, 1, 5, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_WD_EN_CFGr_fields[] = {
    { SPI_OOB_RX_0_WD_ENf, 1, 0, SOCF_SIG },
    { SPI_OOB_RX_1_WD_ENf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_RX_WD_PERIOD_CFGr_fields[] = {
    { SPI_OOB_RX_0_WD_PERIODf, 16, 0, SOCF_LE|SOCF_SIG },
    { SPI_OOB_RX_1_WD_PERIODf, 16, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_SPI_OOB_TX_CONFIGURATIONr_fields[] = {
    { SPI_OOB_TX_0_CAL_LENf, 10, 2, SOCF_LE|SOCF_SIG },
    { SPI_OOB_TX_0_CAL_Mf, 4, 22, SOCF_LE|SOCF_SIG },
    { SPI_OOB_TX_0_ENf, 1, 0, SOCF_SIG },
    { SPI_OOB_TX_1_CAL_LENf, 10, 12, SOCF_LE|SOCF_SIG },
    { SPI_OOB_TX_1_CAL_Mf, 4, 26, SOCF_LE|SOCF_SIG },
    { SPI_OOB_TX_1_ENf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFGBYTECNTr_fields[] = {
    { CFGBYTECNTf, 47, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFGBYTECNTSRCSELr_fields[] = {
    { CFGBYTECNTSRCSELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFGEVENTCNTr_fields[] = {
    { CFGEVENTCNTf, 31, 0, SOCF_LE },
    { CFGEVENTCNTOVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CFGEVENTCNTSELr_fields[] = {
    { CFGEVENTCNTSELf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFG_RAM_CONTROLr_fields[] = {
    { PORT_TABLE_0_TMf, 2, 18, SOCF_LE|SOCF_RES },
    { PORT_TABLE_1_TMf, 2, 20, SOCF_LE|SOCF_RES },
    { PORT_TABLE_2_TMf, 2, 22, SOCF_LE|SOCF_RES },
    { PORT_TABLE_3_TMf, 2, 24, SOCF_LE|SOCF_RES },
    { PORT_TABLE_4_TMf, 2, 26, SOCF_LE|SOCF_RES },
    { SOURCE_TRUNK_MAP_MODBASE_PMf, 1, 17, SOCF_RES },
    { SOURCE_TRUNK_MAP_MODBASE_TMf, 5, 12, SOCF_LE|SOCF_RES },
    { SYSTEM_CONFIG_TABLE_MODBASE_PMf, 1, 5, SOCF_RES },
    { SYSTEM_CONFIG_TABLE_MODBASE_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { SYSTEM_CONFIG_TABLE_PMf, 1, 11, SOCF_RES },
    { SYSTEM_CONFIG_TABLE_TMf, 5, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CFG_RAM_DBGCTRLr_fields[] = {
    { SYSCFG_TMf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CFG_RAM_DBGCTRL_BCM56150_A0r_fields[] = {
    { PTABLE_TMf, 5, 5, SOCF_LE|SOCF_RES },
    { SYSCFG_TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CFG_RAM_DBGCTRL_BCM56334_A0r_fields[] = {
    { PTABLE_TMf, 2, 4, SOCF_LE|SOCF_RES },
    { SYSCFG_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CFG_RAM_DBGCTRL_BCM56634_A0r_fields[] = {
    { PORT_TABLE_TMf, 2, 4, SOCF_LE|SOCF_RES },
    { SYSCFG_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_CFG_RAM_DBGCTRL_BCM56640_A0r_fields[] = {
    { SYSCFG_PMf, 1, 5, SOCF_RES },
    { SYSCFG_TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CFG_RAM_DBGCTRL_BCM56820_A0r_fields[] = {
    { CFG_PTABLE_TMf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CFG_RAM_DBGCTRL_BCM56840_A0r_fields[] = {
    { SYSCFG_PMf, 1, 5, SOCF_RES },
    { SYSCFG_TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CFG_SER_CONTROLr_fields[] = {
    { PORT_TABLE_CORRUPT_ENf, 1, 4, SOCF_RES },
    { PORT_TABLE_ECC_ENf, 1, 0, SOCF_RES },
    { SOURCE_TRUNK_MAP_MODBASE_CORRUPT_ENf, 1, 7, SOCF_RES },
    { SOURCE_TRUNK_MAP_MODBASE_PAR_ENf, 1, 3, SOCF_RES },
    { SYSTEM_CONFIG_TABLE_CORRUPT_ENf, 1, 6, SOCF_RES },
    { SYSTEM_CONFIG_TABLE_MODBASE_CORRUPT_ENf, 1, 5, SOCF_RES },
    { SYSTEM_CONFIG_TABLE_MODBASE_PAR_ENf, 1, 1, SOCF_RES },
    { SYSTEM_CONFIG_TABLE_PAR_ENf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_DB_TH_SP_OR_SHAREDr_fields[] = {
    { CGM_DB_TH_SP_OR_SHAREDf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_DISABLE_DISCARDS_TO_PQPr_fields[] = {
    { CGM_DISABLE_MC_INTERFACE_PD_TESTf, 1, 9, SOCF_SIG },
    { CGM_DISABLE_MC_POOL_SIZE_PD_TESTf, 1, 10, SOCF_SIG },
    { CGM_DISABLE_MC_PORT_SIZE_LIMIT_PD_TESTf, 1, 5, SOCF_SIG },
    { CGM_DISABLE_MC_QUEUE_SIZE_LIMIT_PD_TESTf, 1, 4, SOCF_SIG },
    { CGM_DISABLE_MC_REP_PORT_SIZE_LIMIT_SIZE_256_TESTf, 1, 3, SOCF_SIG },
    { CGM_DISABLE_MC_REP_QUEUE_SIZE_LIMIT_SIZE_256_TESTf, 1, 2, SOCF_SIG },
    { CGM_DISABLE_MC_SHARED_SCHEME_PD_TESTf, 1, 6, SOCF_SIG },
    { CGM_DISABLE_MC_SP_LIMIT_PD_TESTf, 1, 7, SOCF_SIG },
    { CGM_DISABLE_MC_TC_RSVD_PD_TESTf, 1, 8, SOCF_SIG },
    { CGM_DISABLE_TOTAL_PD_TESTf, 1, 14, SOCF_SIG },
    { CGM_DISABLE_UC_POOL_SIZE_PD_TESTf, 1, 13, SOCF_SIG },
    { CGM_DISABLE_UC_PORT_SIZE_LIMIT_PD_TESTf, 1, 12, SOCF_SIG },
    { CGM_DISABLE_UC_PORT_SIZE_LIMIT_SIZE_256_TESTf, 1, 1, SOCF_SIG },
    { CGM_DISABLE_UC_QUEUE_SIZE_LIMIT_PD_TESTf, 1, 11, SOCF_SIG },
    { CGM_DISABLE_UC_QUEUE_SIZE_LIMIT_SIZE_256_TESTf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_DISABLE_DISCARDS_TO_RQPr_fields[] = {
    { CGM_DISABLE_MC_DP_IS_ELIG_DB_TESTf, 1, 3, SOCF_SIG },
    { CGM_DISABLE_MC_POOL_SIZE_DB_TESTf, 1, 5, SOCF_SIG },
    { CGM_DISABLE_MC_SHARED_SCHEME_DB_TESTf, 1, 1, SOCF_SIG },
    { CGM_DISABLE_MC_SP_LIMIT_DB_TESTf, 1, 2, SOCF_SIG },
    { CGM_DISABLE_MC_TC_RSVD_DB_TESTf, 1, 4, SOCF_SIG },
    { CGM_DISABLE_TOTAL_DB_TESTf, 1, 6, SOCF_SIG },
    { CGM_DISABLE_UC_POOL_SIZE_DB_TESTf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_DP_ELIGIBLE_TO_USE_RESOURCESr_fields[] = {
    { CGM_DP_ELIGIBLE_TO_USE_RESOURCESf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_DROP_CTR_PKT_OR_DBr_fields[] = {
    { CGM_DROP_CTR_PKT_OR_DBf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_GENERAL_DB_THr_fields[] = {
    { MC_DB_SP_0_THf, 14, 48, SOCF_LE|SOCF_SIG },
    { MC_DB_SP_1_THf, 14, 64, SOCF_LE|SOCF_SIG },
    { MC_DB_THf, 14, 16, SOCF_LE|SOCF_SIG },
    { TOTAL_DB_THf, 14, 32, SOCF_LE|SOCF_SIG },
    { UC_DB_THf, 14, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_GENERAL_FC_THr_fields[] = {
    { CFG_MC_DB_SP_0_FC_THf, 14, 128, SOCF_LE|SOCF_SIG },
    { CFG_MC_DB_SP_1_FC_THf, 14, 144, SOCF_LE|SOCF_SIG },
    { CFG_MC_PD_SP_0_FC_THf, 15, 96, SOCF_LE|SOCF_SIG },
    { CFG_MC_PD_SP_1_FC_THf, 15, 112, SOCF_LE|SOCF_SIG },
    { MC_DB_SP_FC_THf, 14, 80, SOCF_LE|SOCF_SIG },
    { MC_PD_SP_FC_THf, 15, 64, SOCF_LE|SOCF_SIG },
    { TOTAL_DB_FC_THf, 14, 48, SOCF_LE|SOCF_SIG },
    { TOTAL_PD_FC_THf, 15, 32, SOCF_LE|SOCF_SIG },
    { UC_DB_FC_THf, 14, 16, SOCF_LE|SOCF_SIG },
    { UC_PD_FC_THf, 15, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_GENERAL_PD_THr_fields[] = {
    { MC_PD_SP_0_THf, 15, 48, SOCF_LE|SOCF_SIG },
    { MC_PD_SP_1_THf, 15, 64, SOCF_LE|SOCF_SIG },
    { MC_PD_THf, 15, 16, SOCF_LE|SOCF_SIG },
    { TOTAL_PD_THf, 15, 32, SOCF_LE|SOCF_SIG },
    { UC_PD_THf, 15, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MAP_IF_2_THr_fields[] = {
    { CGM_MAP_IF_2_THf, 96, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MAP_TC_TO_SPr_fields[] = {
    { CGM_MAP_TC_TO_SPf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MAX_VALUES_DISABLE_UPDATEr_fields[] = {
    { CGM_MAX_VALUES_DISABLE_UPDATEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_DB_DROPPED_CNT_VALUEr_fields[] = {
    { CGM_MC_DB_DROPPED_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_DB_SP_TC_THr_fields[] = {
    { CGM_MC_DB_SP_TC_TH_0f, 14, 0, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_1f, 14, 16, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_10f, 14, 160, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_11f, 14, 176, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_12f, 14, 192, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_13f, 14, 208, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_14f, 14, 224, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_15f, 14, 240, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_2f, 14, 32, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_3f, 14, 48, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_4f, 14, 64, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_5f, 14, 80, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_6f, 14, 96, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_7f, 14, 112, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_8f, 14, 128, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_SP_TC_TH_9f, 14, 144, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_DB_TC_FC_THr_fields[] = {
    { CGM_MC_DB_TC_FC_TH_0f, 14, 0, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_TC_FC_TH_1f, 14, 16, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_TC_FC_TH_2f, 14, 32, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_TC_FC_TH_3f, 14, 48, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_TC_FC_TH_4f, 14, 64, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_TC_FC_TH_5f, 14, 80, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_TC_FC_TH_6f, 14, 96, SOCF_LE|SOCF_SIG },
    { CGM_MC_DB_TC_FC_TH_7f, 14, 112, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_INTERFACE_MAP_THr_fields[] = {
    { CGM_MC_INTERFACE_MAP_PD_THf, 64, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_INTERFACE_PD_THr_fields[] = {
    { CGM_MC_INTERFACE_PD_TH_0f, 15, 0, SOCF_LE|SOCF_SIG },
    { CGM_MC_INTERFACE_PD_TH_1f, 15, 16, SOCF_LE|SOCF_SIG },
    { CGM_MC_INTERFACE_PD_TH_2f, 15, 32, SOCF_LE|SOCF_SIG },
    { CGM_MC_INTERFACE_PD_TH_3f, 15, 48, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_PD_SP_TC_THr_fields[] = {
    { CGM_MC_PD_SP_TC_TH_0f, 15, 0, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_1f, 15, 16, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_10f, 15, 160, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_11f, 15, 176, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_12f, 15, 192, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_13f, 15, 208, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_14f, 15, 224, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_15f, 15, 240, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_2f, 15, 32, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_3f, 15, 48, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_4f, 15, 64, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_5f, 15, 80, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_6f, 15, 96, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_7f, 15, 112, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_8f, 15, 128, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_SP_TC_TH_9f, 15, 144, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_PD_TC_FC_THr_fields[] = {
    { CGM_MC_PD_TC_FC_TH_0f, 15, 0, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_TC_FC_TH_1f, 15, 16, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_TC_FC_TH_2f, 15, 32, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_TC_FC_TH_3f, 15, 48, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_TC_FC_TH_4f, 15, 64, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_TC_FC_TH_5f, 15, 80, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_TC_FC_TH_6f, 15, 96, SOCF_LE|SOCF_SIG },
    { CGM_MC_PD_TC_FC_TH_7f, 15, 112, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_REP_DB_DROPPED_CNT_VALUEr_fields[] = {
    { CGM_MC_REP_DB_DROPPED_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_REP_PD_DROPPED_CNT_VALUEr_fields[] = {
    { CGM_MC_REP_PD_DROPPED_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_RSVD_DB_SP_THr_fields[] = {
    { CGM_MC_RSVD_DB_SP_TH_0f, 14, 0, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_1f, 14, 16, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_10f, 14, 160, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_11f, 14, 176, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_12f, 14, 192, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_13f, 14, 208, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_14f, 14, 224, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_15f, 14, 240, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_2f, 14, 32, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_3f, 14, 48, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_4f, 14, 64, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_5f, 14, 80, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_6f, 14, 96, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_7f, 14, 112, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_8f, 14, 128, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_TH_9f, 14, 144, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_MC_RSVD_MAX_VALr_fields[] = {
    { CGM_MC_RSVD_DB_SP_0_MAX_VALf, 14, 32, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_DB_SP_1_MAX_VALf, 14, 48, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_PD_SP_0_MAX_VALf, 15, 0, SOCF_LE|SOCF_SIG },
    { CGM_MC_RSVD_PD_SP_1_MAX_VALf, 15, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_PD_TH_SP_OR_SHAREDr_fields[] = {
    { CGM_PD_TH_SP_OR_SHAREDf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_UC_DB_DROPPED_BY_PQP_CNT_VALUEr_fields[] = {
    { CGM_UC_DB_DROPPED_BY_PQP_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_UC_DB_DROPPED_BY_RQP_CNT_VALUEr_fields[] = {
    { CGM_UC_DB_DROPPED_BY_RQP_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_UC_PD_DROPPED_CNT_VALUEr_fields[] = {
    { CGM_UC_PD_DROPPED_CNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_UC_PD_INTERFACE_FC_THr_fields[] = {
    { CGM_UC_PD_INTERFACE_FC_TH_0f, 15, 0, SOCF_LE|SOCF_SIG },
    { CGM_UC_PD_INTERFACE_FC_TH_1f, 15, 16, SOCF_LE|SOCF_SIG },
    { CGM_UC_PD_INTERFACE_FC_TH_2f, 15, 32, SOCF_LE|SOCF_SIG },
    { CGM_UC_PD_INTERFACE_FC_TH_3f, 15, 48, SOCF_LE|SOCF_SIG },
    { CGM_UC_PD_INTERFACE_FC_TH_4f, 15, 64, SOCF_LE|SOCF_SIG },
    { CGM_UC_PD_INTERFACE_FC_TH_5f, 15, 80, SOCF_LE|SOCF_SIG },
    { CGM_UC_PD_INTERFACE_FC_TH_6f, 15, 96, SOCF_LE|SOCF_SIG },
    { CGM_UC_PD_INTERFACE_FC_TH_7f, 15, 112, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_CGM_UC_SIZE_256_INTERFACE_FC_THr_fields[] = {
    { CGM_UC_SIZE_256_INTERFACE_FC_TH_0f, 14, 0, SOCF_LE|SOCF_SIG },
    { CGM_UC_SIZE_256_INTERFACE_FC_TH_1f, 14, 16, SOCF_LE|SOCF_SIG },
    { CGM_UC_SIZE_256_INTERFACE_FC_TH_2f, 14, 32, SOCF_LE|SOCF_SIG },
    { CGM_UC_SIZE_256_INTERFACE_FC_TH_3f, 14, 48, SOCF_LE|SOCF_SIG },
    { CGM_UC_SIZE_256_INTERFACE_FC_TH_4f, 14, 64, SOCF_LE|SOCF_SIG },
    { CGM_UC_SIZE_256_INTERFACE_FC_TH_5f, 14, 80, SOCF_LE|SOCF_SIG },
    { CGM_UC_SIZE_256_INTERFACE_FC_TH_6f, 14, 96, SOCF_LE|SOCF_SIG },
    { CGM_UC_SIZE_256_INTERFACE_FC_TH_7f, 14, 112, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_DB_CNTr_fields[] = {
    { MC_DB_CNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_DB_CNT_MAX_VALUEr_fields[] = {
    { MC_DB_CNT_MAX_VALf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_DB_SP_0_CNTr_fields[] = {
    { MC_DB_SP_0_CNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_DB_SP_0_CNT_MAX_VALUEr_fields[] = {
    { MC_DB_SP_0_CNT_MAX_VALf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_DB_SP_1_CNTr_fields[] = {
    { MC_DB_SP_1_CNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_DB_SP_1_CNT_MAX_VALUEr_fields[] = {
    { MC_DB_SP_1_CNT_MAX_VALf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_DB_SP_TC_CNTr_fields[] = {
    { MC_DB_SP_TC_CNT_Nf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_DB_SP_TC_CNT_MAX_VALUEr_fields[] = {
    { MC_DB_SP_TC_CNT_MAX_VAL_Nf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_CNTr_fields[] = {
    { MC_PD_CNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_CNT_MAX_VALUEr_fields[] = {
    { MC_PD_CNT_MAX_VALf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_IF_CNTr_fields[] = {
    { MC_PD_IF_CNT_Nf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_IF_CNT_MAX_VALUEr_fields[] = {
    { MC_PD_IF_CNT_MAX_VAL_Nf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_SP_0_CNTr_fields[] = {
    { MC_PD_SP_0_CNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_SP_0_CNT_MAX_VALUEr_fields[] = {
    { MC_PD_SP_0_CNT_MAX_VALf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_SP_1_CNTr_fields[] = {
    { MC_PD_SP_1_CNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_SP_1_CNT_MAX_VALUEr_fields[] = {
    { MC_PD_SP_1_CNT_MAX_VALf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_SP_TC_CNTr_fields[] = {
    { MC_PD_SP_TC_CNT_Nf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_PD_SP_TC_CNT_MAX_VALUEr_fields[] = {
    { MC_PD_SP_TC_CNT_MAX_VAL_Nf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_RSVD_DB_SP_0_CNTr_fields[] = {
    { MC_RSVD_DB_SP_0_CNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_RSVD_DB_SP_1_CNTr_fields[] = {
    { MC_RSVD_DB_SP_1_CNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_RSVD_PD_SP_0_CNTr_fields[] = {
    { MC_RSVD_PD_SP_0_CNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_RSVD_PD_SP_1_CNTr_fields[] = {
    { MC_RSVD_PD_SP_1_CNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_SIZE_256_IF_CNTr_fields[] = {
    { MC_SIZE_256_IF_CNT_Nf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_MC_SIZE_256_IF_CNT_MAX_VALUEr_fields[] = {
    { MC_SIZE_256_IF_CNT_MAX_VAL_Nf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CGM_PQP_DISCARD_REASONSr_fields[] = {
    { PQP_DISCARD_CMDf, 42, 16, SOCF_LE|SOCF_RO },
    { PQP_DISCARD_REASONSf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CGM_RQP_DISCARD_REASONSr_fields[] = {
    { RQP_DISCARD_CMDf, 14, 12, SOCF_LE|SOCF_RO },
    { RQP_DISCARD_REASONSf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_SBUS_BROADCAST_IDr_fields[] = {
    { SBUS_BROADCAST_IDf, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_SBUS_LAST_IN_CHAINr_fields[] = {
    { SBUS_LAST_IN_CHAINf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_TOTAL_DB_CNTr_fields[] = {
    { TOTAL_DB_CNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_TOTAL_DB_CNT_MAX_VALUEr_fields[] = {
    { TOTAL_DB_CNT_MAX_VALf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_TOTAL_PD_CNTr_fields[] = {
    { TOTAL_PD_CNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_TOTAL_PD_CNT_MAX_VALUEr_fields[] = {
    { TOTAL_PD_CNT_MAX_VALf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_UC_DB_CNTr_fields[] = {
    { UC_DB_CNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_UC_DB_CNT_MAX_VALUEr_fields[] = {
    { UC_DB_CNT_MAX_VALf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_UC_PD_CNTr_fields[] = {
    { UC_PD_CNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_UC_PD_CNT_MAX_VALUEr_fields[] = {
    { UC_PD_CNT_MAX_VALf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_UC_PD_IF_CNTr_fields[] = {
    { UC_PD_IF_CNT_Nf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_UC_PD_IF_CNT_MAX_VALUEr_fields[] = {
    { UC_PD_IF_CNT_MAX_VAL_Nf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_UC_SIZE_256_IF_CNTr_fields[] = {
    { UC_SIZE_256_IF_CNT_Nf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CGM_UC_SIZE_256_IF_CNT_MAX_VALUEr_fields[] = {
    { UC_SIZE_256_IF_CNT_MAX_VAL_Nf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CHANNEL_MASK_A_HIr_fields[] = {
    { CHANNEL_MASK_A1f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CHANNEL_MASK_A_LOr_fields[] = {
    { CHANNEL_MASK_A0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CHANNEL_MASK_B_HIr_fields[] = {
    { CHANNEL_MASK_B1f, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CHANNEL_MASK_B_LOr_fields[] = {
    { CHANNEL_MASK_B0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CHECKBWTOOFPr_fields[] = {
    { CHECKBWTOOFPf, 1, 7, 0 },
    { OFPTOCHECKBWf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CHECKBWTOPACKETDESCRIPTORr_fields[] = {
    { FIFOTOCHECKBWf, 2, 8, SOCF_LE },
    { NIFCHANNELTOCHECKBWf, 6, 18, SOCF_LE },
    { NIFPORTTOCHECKBWf, 6, 12, SOCF_LE },
    { OFPTOCHECKBWf, 8, 0, SOCF_LE },
    { OUTBOUNDMIRRORTOCHECKBWf, 1, 24, 0 }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_CHFC2PFC_STATEr_fields[] = {
    { PRI_BKPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CHFC2PFC_STATE_BCM56640_A0r_fields[] = {
    { PRI_BKPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CHFC_TC2PRI_TBL_ECC_CONFIGr_fields[] = {
    { ECC_CORRUPTf, 1, 1, 0 },
    { ECC_ENf, 1, 0, 0 },
    { ERR1_MASKf, 1, 3, 0 },
    { ERR2_MASKf, 1, 4, 0 },
    { PARITY_STAT_CLRf, 1, 2, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CHFC_TC2PRI_TBL_ECC_ERR1r_fields[] = {
    { ENTRY_IDXf, 6, 2, SOCF_LE },
    { ERRf, 1, 0, 0 },
    { MULTIPLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CHFC_TC2PRI_TBL_ECC_ERR1_BCM56450_A0r_fields[] = {
    { ENTRY_IDXf, 6, 2, SOCF_LE|SOCF_W1TC },
    { ERRf, 1, 0, SOCF_W1TC },
    { MULTIPLE_ERRf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_CAPABILITIESEXTENSIONr_fields[] = {
    { GSIOPRESENTf, 1, 1, SOCF_RO },
    { RESERVED_0f, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SECIPRESENTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_CHIPCTRLr_fields[] = {
    { CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_CHIPIDr_fields[] = {
    { CHIPIDf, 16, 0, SOCF_LE|SOCF_RO },
    { CHIPTYPEf, 4, 28, SOCF_LE|SOCF_RO },
    { CORECOUNTf, 4, 24, SOCF_LE|SOCF_RO },
    { PACKAGEOPTIONf, 4, 20, SOCF_LE|SOCF_RO },
    { REVISIONIDf, 4, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CHIPCOMMONA_CHIPID_BCM56150_A0r_fields[] = {
    { CHIPIDf, 16, 0, SOCF_LE|SOCF_RO },
    { CHIPTYPEf, 4, 28, SOCF_LE|SOCF_RO },
    { CORECOUNTf, 4, 24, SOCF_LE|SOCF_RO },
    { PACKAGEOPTIONf, 4, 20, SOCF_LE|SOCF_RO },
    { REVISIONIDf, 4, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_CHIPSTATUSr_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_CLKDIVr_fields[] = {
    { JTAGMASTERCLKDIVf, 6, 8, SOCF_LE },
    { OTPCLKDIVf, 6, 16, SOCF_LE },
    { RESERVED_0f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { UARTCLKDIVf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_CLKDIV2r_fields[] = {
    { GSIODIVf, 17, 4, SOCF_LE },
    { RESERVED_0f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 4, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_CLOCKCTLSTATUSr_fields[] = {
    { ALPAVAILREQUESTf, 1, 3, 0 },
    { ALPCLOCKAVAILABLEf, 1, 16, SOCF_RO },
    { BPONALPf, 1, 18, SOCF_RO },
    { BPONHTf, 1, 19, SOCF_RO },
    { FORCEALPREQUESTf, 1, 0, 0 },
    { FORCEHTREQUESTf, 1, 1, 0 },
    { FORCEHWCLOCKREQOFFf, 1, 5, 0 },
    { FORCEILPREQUESTf, 1, 2, 0 },
    { HQCLKREQUIREDf, 1, 6, 0 },
    { HTAVAILREQUESTf, 1, 4, 0 },
    { HTCLOCKAVAILABLEf, 1, 17, SOCF_RO },
    { RESERVED_0f, 1, 7, SOCF_RO|SOCF_RES },
    { RESERVED_1f, 7, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { SECICLKAVAILf, 1, 24, SOCF_RO },
    { SECICLKREQf, 1, 8, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_CORECAPABILITIESr_fields[] = {
    { ADDR64f, 1, 27, SOCF_RO },
    { BOOTROMUSEDf, 1, 23, SOCF_RO },
    { ECIPRESENTf, 1, 29, SOCF_RO },
    { ENDIANMODEf, 1, 2, SOCF_RO },
    { EXTBUSPRESENTf, 2, 6, SOCF_LE|SOCF_RO },
    { FLASHTYPEf, 3, 8, SOCF_LE|SOCF_RO },
    { JTAGPRESENTf, 1, 22, SOCF_RO },
    { NFLASHPRESENTf, 1, 31, SOCF_RO },
    { OTPSIZEf, 3, 19, SOCF_LE|SOCF_RO },
    { PMUPRESENTf, 1, 28, SOCF_RO },
    { PWRCTRLf, 1, 18, SOCF_RO },
    { RESERVED_0f, 3, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SPROMSUPPORTEDf, 1, 30, SOCF_RO },
    { UARTCLKSELf, 2, 3, SOCF_LE|SOCF_RO },
    { UARTGPIOf, 1, 5, SOCF_RO },
    { UARTPRESENTf, 2, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_CORECTRLr_fields[] = {
    { GPIOASYNCINTENf, 1, 2, 0 },
    { OTPCLKENf, 1, 4, 0 },
    { RESERVED_0f, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { SPROMCLKENf, 1, 5, 0 },
    { SYNCCLKOUTENf, 1, 1, 0 },
    { UARTCLKENf, 1, 3, 0 },
    { UARTCLKOVRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_EROM_PTR_OFFSETr_fields[] = {
    { EROM_PTR_OFFSETf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIODEBUGSELr_fields[] = {
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SELECTf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIOEVENTr_fields[] = {
    { GPIOEVENTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIOEVENTINTMASKr_fields[] = {
    { EVENTINTMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIOEVENTINTPOLARITYr_fields[] = {
    { INTPOLARITYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIOINPUTr_fields[] = {
    { GPIOINPUTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIOINTMASKr_fields[] = {
    { INTMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIOOUTr_fields[] = {
    { GPIOOUTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIOOUTENr_fields[] = {
    { OUTENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIOTIMEROUTMASKr_fields[] = {
    { TIMEROUTMASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GPIOTIMERVALr_fields[] = {
    { OFFCOUNTf, 16, 0, SOCF_LE },
    { ONCOUNTf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_GSIOCTRLr_fields[] = {
    { ENDIANNESSf, 1, 22, 0 },
    { ERRORf, 1, 23, SOCF_RO },
    { GSIOCODEf, 3, 8, SOCF_LE },
    { GSIOGOf, 1, 21, 0 },
    { GSIOMODEf, 1, 30, 0 },
    { GSIOOPf, 8, 0, SOCF_LE },
    { NOACKf, 1, 19, 0 },
    { NUMBEROFADDRESSf, 2, 12, SOCF_LE },
    { NUMBEROFDATABYTESf, 2, 16, SOCF_LE },
    { NUMBEROFWAITCYCLESf, 2, 14, SOCF_LE },
    { READf, 1, 18, 0 },
    { RESERVED_0f, 6, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { RXACKf, 1, 20, SOCF_RO },
    { STARTBUSYf, 1, 31, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_INTMASKr_fields[] = {
    { ECIINTENf, 1, 4, 0 },
    { EXTINTENf, 1, 1, 0 },
    { GPIOINTENf, 1, 0, 0 },
    { PMUINTENf, 1, 5, 0 },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SECIWAKEUPINTf, 1, 7, 0 },
    { UARTINTENf, 1, 6, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_INTSTATUSr_fields[] = {
    { ECIINTf, 1, 4, SOCF_RO },
    { EXTINTf, 1, 1, SOCF_RO },
    { GPIOINTf, 1, 0, SOCF_RO },
    { PMUINTf, 1, 5, SOCF_RO },
    { RESERVED_0f, 23, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SECIWAKEUPINTf, 1, 7, SOCF_RO },
    { UARTINTf, 1, 6, SOCF_RO },
    { WDRESETf, 1, 31, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_JTAGMASTERCMDr_fields[] = {
    { ACCESSTYPEf, 4, 16, SOCF_LE },
    { DATAWIDTHf, 5, 0, SOCF_LE },
    { INSTRWIDTHf, 5, 8, SOCF_LE },
    { PAUSESTATEf, 2, 29, SOCF_LE },
    { RESERVED_0f, 9, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { STARTBUSYf, 1, 31, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_JTAGMASTERCTRLr_fields[] = {
    { EXTERNALENABLEf, 1, 1, 0 },
    { FORCECLKONf, 1, 2, 0 },
    { JTAGENABLEf, 1, 0, 0 },
    { RESERVED_0f, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_JTAGMASTERINSTRr_fields[] = {
    { INSTRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_OTPCTRLr_fields[] = {
    { CONTINUEONFAILf, 1, 30, 0 },
    { CPUDEBUGSELf, 4, 26, SOCF_LE },
    { DOUBLEFUSEf, 1, 15, 0 },
    { FUSEDISABLEf, 1, 24, 0 },
    { OTPCLKBYPf, 1, 25, 0 },
    { OTPDEBUGMODEf, 1, 11, 0 },
    { OTPPROGENf, 1, 31, 0 },
    { PBYPf, 1, 12, 0 },
    { PCOUNTf, 4, 1, SOCF_LE },
    { PROGINf, 1, 8, 0 },
    { PROGSELf, 1, 0, 0 },
    { QUADFUSEf, 1, 14, 0 },
    { READ2Xf, 1, 10, 0 },
    { READ4Xf, 1, 9, 0 },
    { REGCSELf, 3, 5, SOCF_LE },
    { SADBPYf, 1, 13, 0 },
    { VSELf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_OTPCTRL1r_fields[] = {
    { CPCSELf, 4, 0, SOCF_LE },
    { DISCPUACCESSf, 1, 31, 0 },
    { FUSERELOADPERPUf, 1, 24, 0 },
    { PROGVERIFYFLAGf, 1, 5, 0 },
    { RESERVED_0f, 6, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 7, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { TESTCOLf, 1, 4, 0 },
    { TIMEMARGINf, 9, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_OTPLAYOUTr_fields[] = {
    { CISFORMATf, 1, 31, SOCF_RO },
    { HWOFFSETf, 12, 0, SOCF_LE|SOCF_RO },
    { OTPSIZEf, 3, 12, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_1f, 7, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRAPPERREVIDf, 5, 19, SOCF_LE|SOCF_RO },
    { WRAPPERTYPEf, 3, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_OTPPROGr_fields[] = {
    { COLUMNADDRf, 8, 0, SOCF_LE },
    { OPCODEf, 4, 24, SOCF_LE },
    { READERRf, 1, 28, SOCF_RO },
    { RESERVED_0f, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 30, SOCF_RO|SOCF_RES },
    { ROWADDRf, 8, 8, SOCF_LE },
    { STARTBUSYf, 1, 31, 0 },
    { VALUEf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_OTPSTATUSr_fields[] = {
    { BISRPRESENTf, 1, 13, SOCF_RO },
    { GENERALUSEREGIONPROGRAMMEDf, 4, 8, SOCF_LE|SOCF_RO },
    { OTPFUSEVALIDf, 1, 15, SOCF_RO },
    { OTPLOCKf, 8, 0, SOCF_LE|SOCF_RO },
    { OTPREADYf, 1, 12, SOCF_RO },
    { PROGFAILf, 1, 31, SOCF_RO },
    { PROGOKf, 1, 30, SOCF_RO },
    { RESERVED_0f, 2, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { REVALIDf, 12, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_UART0_DLH_IERr_fields[] = {
    { DLH_IERf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_UART0_IIR_FCRr_fields[] = {
    { IIR_FCRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_UART0_LCRr_fields[] = {
    { BCf, 1, 6, 0 },
    { DLABf, 1, 7, 0 },
    { DLSf, 2, 0, SOCF_LE },
    { EPSf, 1, 4, 0 },
    { PENf, 1, 3, 0 },
    { RESERVED_1f, 1, 5, SOCF_RO|SOCF_RES },
    { STOPf, 1, 2, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_UART0_LSRr_fields[] = {
    { LSRf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_UART0_MCRr_fields[] = {
    { MCRf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_UART0_MSRr_fields[] = {
    { MSRf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_UART0_RBR_THR_DLLr_fields[] = {
    { RBR_THR_DLLf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_UART0_SCRr_fields[] = {
    { SCRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONA_WATCHDOGCOUNTERr_fields[] = {
    { COUNTERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_MII_MANAGEMENT_COMMAND_DATAr_fields[] = {
    { DATAf, 16, 0, SOCF_LE },
    { OPf, 2, 28, SOCF_LE },
    { PAf, 5, 23, SOCF_LE },
    { RAf, 5, 18, SOCF_LE },
    { SBf, 2, 30, SOCF_LE },
    { TAf, 2, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_MII_MANAGEMENT_CONTROLr_fields[] = {
    { BSYf, 1, 8, SOCF_RO },
    { BYPf, 1, 10, 0 },
    { EXTf, 1, 9, 0 },
    { MDCDIVf, 7, 0, SOCF_LE },
    { PREf, 1, 7, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PKA_CONTROL_STATUSr_fields[] = {
    { CMD_DONEf, 1, 1, 0 },
    { CMD_ERRf, 1, 3, 0 },
    { ENDIAN_SELf, 1, 13, 0 },
    { ERR_OPC_INDEXf, 5, 20, SOCF_LE|SOCF_RO },
    { ESCAPEf, 4, 16, SOCF_LE },
    { LAST_OPC_COUTf, 1, 8, SOCF_RO },
    { MEMCLR_ON_RDf, 1, 12, 0 },
    { OPQ_FULLf, 1, 10, SOCF_RO },
    { PKA_BUSYf, 1, 2, SOCF_RO },
    { PKA_ENf, 1, 0, 0 },
    { PKA_ERR_CAM_FULLf, 1, 27, 0 },
    { PKA_ERR_DIV_BY_0f, 1, 26, 0 },
    { PKA_ERR_INVALID_SRC0f, 1, 30, 0 },
    { PKA_ERR_INVALID_SRC1f, 1, 29, 0 },
    { PKA_ERR_INVALID_SRC2f, 1, 28, 0 },
    { PKA_ERR_OPQ_OVERFLOWf, 1, 25, 0 },
    { PKA_ERR_UNKNOWN_OPCf, 1, 31, 0 },
    { PKA_RSTf, 1, 7, 0 },
    { PPSEL_FAILEDf, 1, 9, SOCF_RO },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PKA_DATA_INPUTr_fields[] = {
    { DATA_INPUTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PKA_DATA_OUTPUTr_fields[] = {
    { DATA_INPUTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PKA_SCA_LFSR_SEEDr_fields[] = {
    { LFSR_SEEDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWMCTLr_fields[] = {
    { PWM_ENABLEf, 4, 0, SOCF_LE },
    { PWM_OPENDRAINf, 4, 15, SOCF_LE },
    { PWM_OUT_POLARITYf, 4, 8, SOCF_LE },
    { RESERVEDf, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWM_DUTYHI_COUNT0r_fields[] = {
    { DUTYHI_CNT_0f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWM_DUTYHI_COUNT1r_fields[] = {
    { DUTYHI_CNT_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWM_DUTYHI_COUNT2r_fields[] = {
    { DUTYHI_CNT_2f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWM_DUTYHI_COUNT3r_fields[] = {
    { DUTYHI_CNT_3f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWM_PERIOD_COUNT0r_fields[] = {
    { PERIOD_CNT_0f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWM_PERIOD_COUNT1r_fields[] = {
    { PERIOD_CNT_1f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWM_PERIOD_COUNT2r_fields[] = {
    { PERIOD_CNT_2f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWM_PERIOD_COUNT3r_fields[] = {
    { PERIOD_CNT_3f, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_PWM_PRESCALEr_fields[] = {
    { PWM0_PRESCALEf, 6, 18, SOCF_LE },
    { PWM1_PRESCALEf, 6, 12, SOCF_LE },
    { PWM2_PRESCALEf, 6, 6, SOCF_LE },
    { PWM3_PRESCALEf, 6, 0, SOCF_LE },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_RNG_CTRLr_fields[] = {
    { RESERVEDf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RNG_COMBLK1_OSC_DISf, 6, 16, SOCF_LE },
    { RNG_COMBLK2_OSC_DISf, 6, 22, SOCF_LE },
    { RNG_JCLK_BYP_DIV_CNTf, 8, 8, SOCF_LE },
    { RNG_JCLK_BYP_SELf, 1, 4, 0 },
    { RNG_JCLK_BYP_SRCf, 1, 5, 0 },
    { RNG_RBG2Xf, 1, 1, 0 },
    { RNG_RBGENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_RNG_DATAr_fields[] = {
    { RNG_NUMf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_RNG_FF_THRESr_fields[] = {
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RNG_FF_THRESHf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_RNG_INT_MASKr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RNG_INT_OFFf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_RNG_STATUSr_fields[] = {
    { RESERVEDf, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { RND_VALf, 8, 24, SOCF_LE },
    { RNG_WARM_CNTf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CHIPCOMMONB_UART0_CPRr_fields[] = {
    { CPRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CHIPCOMMONB_UART0_CTRr_fields[] = {
    { PERIPHERAL_IDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_UART0_MSRr_fields[] = {
    { MSRf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CHIPCOMMONB_UART0_RFLr_fields[] = {
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RFLf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CHIPCOMMONB_UART0_TFLr_fields[] = {
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { TFLf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CHIPCOMMONB_UART0_UCVr_fields[] = {
    { UCVf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_WDT_WDOGCONTROLr_fields[] = {
    { ITENf, 1, 0, 0 },
    { RESENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_WDT_WDOGITCRr_fields[] = {
    { ITENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CHIPCOMMONB_WDT_WDOGITOPr_fields[] = {
    { WDOGINTf, 1, 1, 0 },
    { WDOGRESf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CHIP_CONFIG_ECC_STATUSr_fields[] = {
    { COR_1B_ERR0f, 1, 1, SOCF_RO|SOCF_RES },
    { COR_1B_ERR1f, 1, 3, SOCF_RO|SOCF_RES },
    { DET_2BIT_ERR0f, 1, 0, SOCF_RO|SOCF_RES },
    { DET_2BIT_ERR1f, 1, 2, SOCF_RO|SOCF_RES },
    { RESERVED_1f, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CHLBSELr_fields[] = {
    { BATM_CHSELf, 11, 0, SOCF_LE },
    { BATM_RSVDf, 5, 11, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CH_BASE_EXPECTEDr_fields[] = {
    { DATAf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUGr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI0_TO_EMC_CELL_DATA_RETURN_COUNT_DEBUG_BCM56450_A0r_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI0_TX_SB_DEBUGr_fields[] = {
    { DEBUG_HOLD_RPTRf, 1, 5, SOCF_PUNCH },
    { DEBUG_RPTRf, 5, 11, SOCF_LE|SOCF_RO },
    { DEBUG_TAP_SELf, 4, 0, SOCF_LE },
    { DEBUG_USE_DEBUG_TAL_SELf, 1, 4, 0 },
    { DEBUG_WPTRf, 5, 6, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_CONFIG0r_fields[] = {
    { TCCDf, 3, 4, SOCF_LE },
    { TMRDTMODf, 6, 22, SOCF_LE },
    { TRCf, 6, 16, SOCF_LE },
    { TRRDf, 4, 0, SOCF_LE },
    { TWLf, 4, 8, SOCF_LE },
    { TWRf, 4, 12, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_CONFIG1r_fields[] = {
    { WB_CONGEST_THRESHOLDf, 6, 0, SOCF_LE },
    { WB_FULL_THRESHOLDf, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_CONFIG2r_fields[] = {
    { IDLE_ENABLEf, 1, 31, 0 },
    { ODT_ENABLEf, 1, 30, 0 },
    { TALf, 4, 11, SOCF_LE },
    { TCLf, 4, 2, SOCF_LE },
    { TFAWf, 5, 6, SOCF_LE },
    { TREAD_ENBf, 5, 25, SOCF_LE },
    { TRTWf, 5, 15, SOCF_LE },
    { TWTRf, 5, 20, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_CONFIG3r_fields[] = {
    { BANK_WR_UNAVAILABLEf, 6, 14, SOCF_LE },
    { CPU_URGENTf, 1, 20, 0 },
    { PHY_DYN_VDL_TIMERf, 4, 0, SOCF_LE },
    { PHY_UPD_VDL_ADDRf, 1, 11, 0 },
    { PHY_UPD_VDL_BL0f, 1, 9, 0 },
    { PHY_UPD_VDL_BL1f, 1, 10, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_CONFIG4r_fields[] = {
    { ARB_REFRESH_DELAYf, 6, 23, SOCF_LE },
    { DISABLE_REORDERf, 1, 30, 0 },
    { MIN_FIRST_READ_DELAYf, 4, 19, SOCF_LE },
    { NUM_COL_BITSf, 3, 12, SOCF_LE },
    { REFRESH_INTERVALf, 12, 0, SOCF_LE },
    { RR_BANK_SEARCHf, 1, 29, 0 },
    { WRITE_TO_READ_DELAYf, 4, 15, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_CONFIG5r_fields[] = {
    { TZQCSf, 8, 19, SOCF_LE },
    { TZQINITf, 10, 0, SOCF_LE },
    { TZQOPERf, 9, 10, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_CONFIG6r_fields[] = {
    { CKE_INIT_COUNTf, 20, 0, SOCF_LE },
    { TRFCf, 7, 25, SOCF_LE },
    { TRPf, 5, 20, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_CONFIG7r_fields[] = {
    { TXPRf, 7, 0, SOCF_LE },
    { TZQf, 10, 7, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_CONFIG8r_fields[] = {
    { COUNTER_MODEf, 1, 13, 0 },
    { FORCE_ERROR_CI_TM_RD_PARITYf, 1, 11, 0 },
    { FORCE_ERROR_RD_PARITYf, 2, 6, SOCF_LE },
    { FORCE_ERROR_RFIFO_PARITYf, 1, 12, 0 },
    { FORCE_ERROR_WR_PARITYf, 3, 8, SOCF_LE },
    { RD_PARITY_ENf, 2, 0, SOCF_LE },
    { RFIFO_PARITY_ENf, 1, 5, 0 },
    { WR_PARITY_ENf, 3, 2, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_CONFIG0_BCM56440_A0r_fields[] = {
    { MEM_SIZEf, 3, 28, SOCF_LE },
    { TMRDTMODf, 6, 22, SOCF_LE },
    { TRCf, 6, 16, SOCF_LE },
    { TRRDf, 4, 0, SOCF_LE },
    { TWLf, 4, 8, SOCF_LE },
    { TWRf, 4, 12, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_CONFIG0_BCM56450_A0r_fields[] = {
    { MEM_SIZEf, 3, 29, SOCF_LE },
    { TMRDTMODf, 6, 23, SOCF_LE },
    { TRCf, 6, 17, SOCF_LE },
    { TRRDf, 4, 0, SOCF_LE },
    { TWLf, 5, 8, SOCF_LE },
    { TWRf, 4, 13, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_CONFIG0_BCM88030_A0r_fields[] = {
    { TFAWf, 5, 5, SOCF_LE },
    { TMRDTMODf, 4, 10, SOCF_LE },
    { TRCf, 5, 0, SOCF_LE },
    { TRP_READf, 5, 23, SOCF_LE },
    { TRP_WRITEf, 6, 17, SOCF_LE },
    { TRRDf, 3, 14, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_CONFIG1_BCM56440_A0r_fields[] = {
    { RFIFO_ALMOST_FULL_THRESHOLDf, 8, 16, SOCF_LE },
    { RFIFO_FULL_THRESHOLDf, 8, 24, SOCF_LE },
    { WFIFO_ALMOST_FULL_THRESHOLDf, 8, 0, SOCF_LE },
    { WFIFO_FULL_THRESHOLDf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_CONFIG1_BCM56450_A0r_fields[] = {
    { RFIFO_ALMOST_FULL_THRESHOLDf, 8, 16, SOCF_LE },
    { RFIFO_FULL_THRESHOLDf, 8, 24, SOCF_LE },
    { WFIFO_ALMOST_FULL_THRESHOLDf, 8, 0, SOCF_LE },
    { WFIFO_FULL_THRESHOLDf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_CONFIG1_BCM88030_A0r_fields[] = {
    { TRDTWRf, 4, 5, SOCF_LE },
    { TREAD_ENBf, 8, 14, SOCF_LE },
    { TWLf, 5, 9, SOCF_LE },
    { TWRTRDf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_CONFIG2_BCM56440_A0r_fields[] = {
    { TFAWf, 6, 4, SOCF_LE },
    { TREAD_ENBf, 8, 24, SOCF_LE },
    { TRTWf, 7, 12, SOCF_LE },
    { TWTRf, 5, 19, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_CONFIG2_BCM56450_A0r_fields[] = {
    { TFAWf, 6, 4, SOCF_LE },
    { TREAD_ENBf, 8, 24, SOCF_LE },
    { TRTWf, 7, 12, SOCF_LE },
    { TWTRf, 5, 19, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_CONFIG2_BCM88030_A0r_fields[] = {
    { TRFCf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_CONFIG3_BCM56440_A0r_fields[] = {
    { BANK_UNAVAILABLE_RDf, 6, 0, SOCF_LE },
    { BANK_UNAVAILABLE_WRf, 6, 6, SOCF_LE },
    { RR_READf, 1, 13, 0 },
    { RR_WRITEf, 1, 12, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_CONFIG3_BCM56450_A0r_fields[] = {
    { BANK_UNAVAILABLE_RDf, 6, 0, SOCF_LE },
    { BANK_UNAVAILABLE_WRf, 6, 6, SOCF_LE },
    { RR_READf, 1, 13, 0 },
    { RR_WRITEf, 1, 12, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_CONFIG3_BCM88030_A0r_fields[] = {
    { ARB_RESETTLEf, 2, 23, SOCF_LE },
    { DISABLE_TMU_SCHEDULE_REFRESHf, 1, 28, 0 },
    { MAX_REFRESH_COUNTf, 4, 15, SOCF_LE },
    { MAX_ZQCAL_COUNTf, 4, 19, SOCF_LE },
    { REFRESH_OVERRIDEf, 1, 13, 0 },
    { TCOMP_SHIFTf, 3, 25, SOCF_LE },
    { TREFIf, 13, 0, SOCF_LE },
    { ZQCAL_OVERRIDEf, 1, 14, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_CONFIG4_BCM56440_A0r_fields[] = {
    { REFRESH_HOLDOFFf, 16, 16, SOCF_LE },
    { REFRESH_INTERVALf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_CONFIG4_BCM56450_A0r_fields[] = {
    { REFRESH_HOLDOFFf, 16, 16, SOCF_LE },
    { REFRESH_INTERVALf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_CONFIG4_BCM88030_A0r_fields[] = {
    { TZQCIf, 30, 0, SOCF_LE },
    { ZQCAL_LONGf, 1, 30, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_CONFIG6_BCM56440_A0r_fields[] = {
    { TRFCf, 7, 25, SOCF_LE },
    { TRP_READf, 5, 5, SOCF_LE },
    { TRP_WRITEf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_CONFIG6_BCM56450_A0r_fields[] = {
    { TRFCf, 8, 24, SOCF_LE },
    { TRP_READf, 5, 5, SOCF_LE },
    { TRP_WRITEf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_CONFIG6_BCM88030_A0r_fields[] = {
    { TREF_HOLDOFFf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_CONFIG7_BCM56440_A0r_fields[] = {
    { TXPRf, 10, 0, SOCF_LE },
    { TZQf, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_CONFIG7_BCM56450_A0r_fields[] = {
    { TXPRf, 10, 0, SOCF_LE },
    { TZQf, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_CONFIG7_BCM88030_A0r_fields[] = {
    { TXPRf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_AUTOINITr_fields[] = {
    { CI_PHY_CKEf, 1, 2, SOCF_RO },
    { DONEf, 1, 1, SOCF_W1TC },
    { STARTf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_AUTOINIT_BCM56440_A0r_fields[] = {
    { CI_PHY_CKEf, 2, 2, SOCF_LE|SOCF_RO },
    { DONEf, 1, 1, SOCF_W1TC },
    { STARTf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_DDR_AUTOINIT_BCM56450_A0r_fields[] = {
    { CI_PHY_CKEf, 2, 2, SOCF_LE|SOCF_RO },
    { DONEf, 1, 1, SOCF_W1TC },
    { STARTf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_DDR_AUTOINIT_BCM88030_A0r_fields[] = {
    { CI_PHY_CKEf, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { DONEf, 1, 1, SOCF_W1TC },
    { REF_COUNTf, 3, 2, SOCF_LE },
    { STARTf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_BURSTr_fields[] = {
    { DDR_BURSTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_BURST_BCM56440_A0r_fields[] = {
    { DDR_BURSTf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_DDR_BURST_BCM88030_A0r_fields[] = {
    { DDR_BURSTf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_CALIBRATIONr_fields[] = {
    { DDR2_CKE_Nf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_ITERr_fields[] = {
    { DDR_ITERf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_ITER_BCM56440_A0r_fields[] = {
    { DDR_ITERf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_DDR_ITER_BCM88030_A0r_fields[] = {
    { DDR_ITERf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_MR0r_fields[] = {
    { Af, 14, 0, SOCF_LE },
    { BAf, 3, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_MR1r_fields[] = {
    { Af, 14, 0, SOCF_LE },
    { BAf, 3, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_MR2r_fields[] = {
    { Af, 14, 0, SOCF_LE },
    { BAf, 3, 14, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_MR3r_fields[] = {
    { Af, 14, 0, SOCF_LE },
    { BAf, 3, 14, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_MR0_BCM56440_A0r_fields[] = {
    { Af, 15, 0, SOCF_LE },
    { BAf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_DDR_MR0_BCM56450_A0r_fields[] = {
    { Af, 15, 0, SOCF_LE },
    { BAf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_MR1_BCM56440_A0r_fields[] = {
    { Af, 15, 0, SOCF_LE },
    { BAf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_DDR_MR1_BCM56450_A0r_fields[] = {
    { Af, 15, 0, SOCF_LE },
    { BAf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_MR2_BCM56440_A0r_fields[] = {
    { Af, 15, 0, SOCF_LE },
    { BAf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_DDR_MR2_BCM56450_A0r_fields[] = {
    { Af, 15, 0, SOCF_LE },
    { BAf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_MR3_BCM56440_A0r_fields[] = {
    { Af, 15, 0, SOCF_LE },
    { BAf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_DDR_MR3_BCM56450_A0r_fields[] = {
    { Af, 15, 0, SOCF_LE },
    { BAf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_PHY_BISTr_fields[] = {
    { LBIST_CKDISf, 1, 1, 0 },
    { LBIST_CTL_DONEf, 1, 5, SOCF_RO },
    { LBIST_CTL_PASSf, 1, 4, SOCF_RO },
    { LBIST_DAT_DONEf, 1, 3, SOCF_RO },
    { LBIST_DAT_PASSf, 1, 2, SOCF_RO },
    { LBIST_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_PHY_BIST_SEEDr_fields[] = {
    { LBIST_SEEDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_PHY_REG_CTRLr_fields[] = {
    { PHY_REG_ACKf, 1, 31, SOCF_W1TC },
    { PHY_REG_ADDRf, 13, 0, SOCF_LE },
    { PHY_REG_RD_WR_Nf, 1, 29, 0 },
    { PHY_REG_REQf, 1, 30, SOCF_PUNCH }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_PHY_REG_CTRL_BCM56440_A0r_fields[] = {
    { PHY_REG_ACKf, 1, 31, SOCF_W1TC },
    { PHY_REG_ADDRf, 13, 0, SOCF_LE },
    { PHY_REG_ERR_ACKf, 1, 28, SOCF_W1TC },
    { PHY_REG_RD_WR_Nf, 1, 29, 0 },
    { PHY_REG_REQf, 1, 30, SOCF_PUNCH }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_DDR_PHY_REG_CTRL_BCM56450_A0r_fields[] = {
    { PHY_REG_ACKf, 1, 31, SOCF_W1TC },
    { PHY_REG_ADDRf, 13, 0, SOCF_LE },
    { PHY_REG_ERR_ACKf, 1, 28, SOCF_W1TC },
    { PHY_REG_RD_WR_Nf, 1, 29, 0 },
    { PHY_REG_REQf, 1, 30, SOCF_PUNCH }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_PHY_REG_DATAr_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_STARTr_fields[] = {
    { START_ADDRESSf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_DDR_START_BCM88030_A0r_fields[] = {
    { START_ADDRESSf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_STEPr_fields[] = {
    { STEP_ADDRESSf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_STEP_BCM56440_A0r_fields[] = {
    { STEP_ADDRESSf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_DDR_STEP_BCM88030_A0r_fields[] = {
    { STEP_ADDRESSf, 27, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DDR_TESTr_fields[] = {
    { MODEf, 2, 4, SOCF_LE },
    { RAM_DONEf, 1, 1, SOCF_W1TC },
    { RAM_TESTf, 1, 0, 0 },
    { RAM_TEST_FAILf, 1, 3, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_TEST_ALT_DATA0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_DDR_TEST_ALT_DATA0_BCM88030_A0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_DDR_TEST_BCM88030_A0r_fields[] = {
    { MODEf, 2, 4, SOCF_LE },
    { RAM_DONEf, 1, 1, SOCF_W1TC },
    { RAM_TESTf, 1, 0, 0 },
    { RAM_TEST_FAILf, 1, 3, SOCF_W1TC },
    { READ_ONLYf, 1, 6, 0 },
    { WRITE_ONLYf, 1, 7, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DDR_TEST_DATA0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_DDR_TEST_DATA0_BCM88030_A0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_DDR_TEST_FAILED_DATA0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUGr_fields[] = {
    { CI_WB_FILL_WATERMARKHf, 6, 0, SOCF_LE|SOCF_RO },
    { CI_WB_FILL_WATERMARKH_CLRf, 1, 6, SOCF_PUNCH },
    { INITf, 1, 8, SOCF_PUNCH },
    { INIT_DONE_CTLf, 1, 9, SOCF_W1TC },
    { INIT_DONE_DATA0_LSBf, 1, 10, SOCF_W1TC },
    { INIT_DONE_DATA0_MSBf, 1, 11, SOCF_W1TC },
    { INIT_DONE_DATA1_LSBf, 1, 12, SOCF_W1TC },
    { INIT_DONE_DATA1_MSBf, 1, 13, SOCF_W1TC },
    { REFRESH_OVERRIDEf, 1, 7, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_DEBUG_BANK0_READr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_DEBUG_BCM56440_A0r_fields[] = {
    { INITf, 1, 23, SOCF_PUNCH },
    { RFIFO_CTL_INIT_DONEf, 1, 24, SOCF_W1TC },
    { RFIFO_FILL_WATERMARKHf, 9, 10, SOCF_LE|SOCF_RO },
    { RFIFO_FILL_WATERMARKH_CLRf, 1, 19, SOCF_PUNCH },
    { WFIFO_CTL_INIT_DONEf, 1, 25, SOCF_W1TC },
    { WFIFO_D0_INIT_DONEf, 1, 26, SOCF_W1TC },
    { WFIFO_D1_INIT_DONEf, 1, 27, SOCF_W1TC },
    { WFIFO_D2_INIT_DONEf, 1, 28, SOCF_W1TC },
    { WFIFO_D3_INIT_DONEf, 1, 29, SOCF_W1TC },
    { WFIFO_FILL_WATERMARKHf, 9, 0, SOCF_LE|SOCF_RO },
    { WFIFO_FILL_WATERMARKH_CLRf, 1, 9, SOCF_PUNCH }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_DEBUG_BCM56450_A0r_fields[] = {
    { INITf, 1, 23, SOCF_PUNCH },
    { RFIFO_CTL_INIT_DONEf, 1, 24, SOCF_W1TC },
    { RFIFO_FILL_WATERMARKHf, 9, 10, SOCF_LE|SOCF_RO },
    { RFIFO_FILL_WATERMARKH_CLRf, 1, 19, SOCF_PUNCH },
    { WFIFO_CTL_INIT_DONEf, 1, 25, SOCF_W1TC },
    { WFIFO_D0_INIT_DONEf, 1, 26, SOCF_W1TC },
    { WFIFO_D1_INIT_DONEf, 1, 27, SOCF_W1TC },
    { WFIFO_D2_INIT_DONEf, 1, 28, SOCF_W1TC },
    { WFIFO_D3_INIT_DONEf, 1, 29, SOCF_W1TC },
    { WFIFO_FILL_WATERMARKHf, 9, 0, SOCF_LE|SOCF_RO },
    { WFIFO_FILL_WATERMARKH_CLRf, 1, 9, SOCF_PUNCH }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_RD_LINESr_fields[] = {
    { LINECOUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_DEBUG_RD_LINES_BCM56450_A0r_fields[] = {
    { LINECOUNTf, 32, 0, SOCF_LE|SOCF_COR }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_SKID_BUFr_fields[] = {
    { CNTf, 6, 10, SOCF_LE|SOCF_RO },
    { RPTRf, 5, 5, SOCF_LE|SOCF_RO },
    { WPTRf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_CONTROLr_fields[] = {
    { HALT_DELAYf, 14, 18, SOCF_LE },
    { HALT_ENf, 1, 0, 0 },
    { THRESHOLDf, 16, 2, SOCF_LE },
    { TP_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_COUNTERr_fields[] = {
    { COUNTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_FIELD_CAPT0r_fields[] = {
    { EOPf, 1, 19, SOCF_RWBW },
    { PLA_8_0_0f, 9, 9, SOCF_LE|SOCF_RWBW },
    { PLA_COL3_1f, 1, 18, SOCF_RWBW },
    { SELECT_0f, 4, 20, SOCF_LE|SOCF_RWBW },
    { SELECT_1f, 4, 24, SOCF_LE|SOCF_RWBW },
    { TAGf, 9, 0, SOCF_LE|SOCF_RWBW },
    { VALIDf, 2, 28, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_FIELD_CAPT1r_fields[] = {
    { PLAf, 24, 0, SOCF_LE|SOCF_RWBW },
    { SOURCE_IDf, 3, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_FIELD_MASK0r_fields[] = {
    { EOPf, 1, 19, 0 },
    { PLA_8_0_0f, 9, 9, SOCF_LE },
    { PLA_COL3_1f, 1, 18, 0 },
    { SELECT_0f, 4, 20, SOCF_LE },
    { SELECT_1f, 4, 24, SOCF_LE },
    { TAGf, 9, 0, SOCF_LE },
    { VALIDf, 2, 28, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_RB_FIELD_MASK1r_fields[] = {
    { PLAf, 24, 0, SOCF_LE },
    { SOURCE_IDf, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_STATUSr_fields[] = {
    { RB_STATUSf, 1, 1, SOCF_W1TC },
    { TX_STATUSf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_STATUS_MASKr_fields[] = {
    { RB_STATUS_DISINTf, 1, 1, 0 },
    { TX_STATUS_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_CAPT0r_fields[] = {
    { FIRST_DEQf, 1, 2, SOCF_RWBW },
    { LAST_DEQf, 1, 1, SOCF_RWBW },
    { LAST_REQf, 1, 0, SOCF_RWBW },
    { VALIDf, 1, 3, SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_CAPT1r_fields[] = {
    { CBLOCKSf, 6, 24, SOCF_LE|SOCF_RWBW },
    { PLAf, 24, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_MASK0r_fields[] = {
    { FIRST_DEQf, 1, 2, 0 },
    { LAST_DEQf, 1, 1, 0 },
    { LAST_REQf, 1, 0, 0 },
    { VALIDf, 1, 3, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_MASK1r_fields[] = {
    { CBLOCKSf, 6, 24, SOCF_LE },
    { PLAf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_DEBUG_TRACE_TX_FIELD_VALUE1r_fields[] = {
    { CBLOCKSf, 6, 24, SOCF_LE },
    { NONZERO_CBLOCKSf, 1, 30, 0 },
    { PLAf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_ECC_DEBUGr_fields[] = {
    { WFIFO_CTL_ENABLE_ECCf, 1, 0, 0 },
    { WFIFO_CTL_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_ECC_DEBUG_BCM56440_A0r_fields[] = {
    { RFIFO_CTL_ECC_CORRUPTf, 1, 2, 0 },
    { RFIFO_CTL_ENABLE_ECCf, 1, 3, 0 },
    { WFIFO_CTL_ECC_CORRUPTf, 1, 1, 0 },
    { WFIFO_CTL_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_ECC_DEBUG_BCM56450_A0r_fields[] = {
    { RFIFO_CTL_ECC_CORRUPTf, 1, 2, 0 },
    { RFIFO_CTL_ENABLE_ECCf, 1, 3, 0 },
    { WFIFO_CTL_ECC_CORRUPTf, 1, 1, 0 },
    { WFIFO_CTL_ENABLE_ECCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_ECC_STATUSr_fields[] = {
    { WFIFO_CTL_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_ECC_STATUS_BCM56440_A0r_fields[] = {
    { RFIFO_CTL_ECC_ERROR_ADDRf, 8, 8, SOCF_LE|SOCF_RWBW },
    { WFIFO_CTL_ECC_ERROR_ADDRf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_ECC_STATUS_BCM56450_A0r_fields[] = {
    { RFIFO_CTL_ECC_ERROR_ADDRf, 8, 8, SOCF_LE|SOCF_RWBW },
    { WFIFO_CTL_ECC_ERROR_ADDRf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_ERRORr_fields[] = {
    { MISSED_REFRESHf, 1, 3, SOCF_W1TC },
    { WB_OVERFLOWf, 1, 0, SOCF_W1TC },
    { WFIFO_CTL_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { WFIFO_CTL_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_ERROR_BCM56440_A0r_fields[] = {
    { PHY_BL0_RD_FIFO_ERRORf, 1, 6, SOCF_W1TC },
    { PHY_BL1_RD_FIFO_ERRORf, 1, 7, SOCF_W1TC },
    { PHY_READY_EVENTf, 1, 8, SOCF_W1TC },
    { RFIFO_CTL_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { RFIFO_CTL_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { RFIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { WFIFO_CTL_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { WFIFO_CTL_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { WFIFO_OVERFLOWf, 1, 3, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_ERROR_BCM56450_A0r_fields[] = {
    { PHY_BL0_RD_FIFO_ERRORf, 1, 6, SOCF_W1TC },
    { PHY_BL1_RD_FIFO_ERRORf, 1, 7, SOCF_W1TC },
    { PHY_READY_EVENTf, 1, 8, SOCF_W1TC },
    { RFIFO_CTL_CORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { RFIFO_CTL_UNCORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { RFIFO_OVERFLOWf, 1, 0, SOCF_W1TC },
    { WFIFO_CTL_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { WFIFO_CTL_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { WFIFO_OVERFLOWf, 1, 3, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_ERROR_BCM88030_A0r_fields[] = {
    { PHY_BL0_RD_FIFO_ERRORf, 1, 8, SOCF_RES|SOCF_W1TC },
    { PHY_BL1_RD_FIFO_ERRORf, 1, 9, SOCF_RES|SOCF_W1TC },
    { PHY_READY_EVENTf, 1, 10, SOCF_RES|SOCF_W1TC },
    { RD_PI_PARITY_ERRf, 2, 0, SOCF_LE|SOCF_RES|SOCF_W1TC },
    { REFRESH_ERRORf, 1, 6, SOCF_RES|SOCF_W1TC },
    { RFIFO_PARITY_ERRf, 1, 5, SOCF_RES|SOCF_W1TC },
    { WR_CMD_FORMAT_ERRf, 1, 12, SOCF_RES|SOCF_W1TC },
    { WR_PI_PARITY_ERRf, 3, 2, SOCF_LE|SOCF_RES|SOCF_W1TC },
    { WR_QUEUE_OVFLf, 1, 11, SOCF_RES|SOCF_W1TC },
    { ZQCAL_ERRORf, 1, 7, SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_ERROR_MASKr_fields[] = {
    { MISSED_REFRESH_DISINTf, 1, 3, 0 },
    { WB_OVERFLOW_DISINTf, 1, 0, 0 },
    { WFIFO_CTL_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { WFIFO_CTL_UNCORRECTED_ERROR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_ERROR_MASK_BCM56440_A0r_fields[] = {
    { PHY_BL0_RD_FIFO_ERRORf, 1, 6, 0 },
    { PHY_BL1_RD_FIFO_ERRORf, 1, 7, 0 },
    { PHY_READYf, 1, 8, 0 },
    { RFIFO_CTL_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { RFIFO_CTL_UNCORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { RFIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { WB_OVERFLOW_DISINTf, 1, 3, 0 },
    { WFIFO_CTL_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { WFIFO_CTL_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_ERROR_MASK_BCM56450_A0r_fields[] = {
    { PHY_BL0_RD_FIFO_ERRORf, 1, 6, 0 },
    { PHY_BL1_RD_FIFO_ERRORf, 1, 7, 0 },
    { PHY_READYf, 1, 8, 0 },
    { RFIFO_CTL_CORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { RFIFO_CTL_UNCORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { RFIFO_OVERFLOW_DISINTf, 1, 0, 0 },
    { WB_OVERFLOW_DISINTf, 1, 3, 0 },
    { WFIFO_CTL_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { WFIFO_CTL_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_ERROR_MASK_BCM88030_A0r_fields[] = {
    { PHY_BL0_RD_FIFO_ERRORf, 1, 8, 0 },
    { PHY_BL1_RD_FIFO_ERRORf, 1, 9, 0 },
    { PHY_READYf, 1, 10, 0 },
    { RD_PI_PARITY_ERR_DISINTf, 2, 0, SOCF_LE },
    { REFRESH_ERROR_DISINTf, 1, 6, 0 },
    { RFIFO_PARITY_ERR_DISINTf, 1, 5, 0 },
    { WR_CMD_FORMAT_ERR_DISINTf, 1, 12, 0 },
    { WR_PI_PARITY_ERR_DISINTf, 3, 2, SOCF_LE },
    { WR_QUEUE_OVF_DISINTf, 1, 11, 0 },
    { ZQCAL_ERROR_DISINTf, 1, 7, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_FAILED_ADDRr_fields[] = {
    { FAILED_ADDRESSf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_FAILED_ADDR_BCM56440_A0r_fields[] = {
    { FAILED_ADDRf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_FAILED_ADDR_BCM88030_A0r_fields[] = {
    { FAILED_ADDRf, 27, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_FAILED_DATA0r_fields[] = {
    { FAILED_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_MEM_ACC_CTRLr_fields[] = {
    { MEM_ACC_ACKf, 1, 31, SOCF_W1TC },
    { MEM_ACC_ADDRf, 24, 0, SOCF_LE },
    { MEM_ACC_RD_WR_Nf, 1, 29, 0 },
    { MEM_ACC_REQf, 1, 30, SOCF_PUNCH },
    { MEM_ACC_USE_DYN_VDLf, 1, 28, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_MEM_ACC_CTRL_BCM56440_A0r_fields[] = {
    { MEM_ACC_ACKf, 1, 27, SOCF_W1TC },
    { MEM_ACC_ADDRf, 24, 0, SOCF_LE },
    { MEM_ACC_RD_WR_Nf, 1, 25, 0 },
    { MEM_ACC_REQf, 1, 26, SOCF_PUNCH }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_MEM_ACC_CTRL_BCM56450_A0r_fields[] = {
    { MEM_ACC_ACKf, 1, 27, SOCF_W1TC },
    { MEM_ACC_ADDRf, 24, 0, SOCF_LE },
    { MEM_ACC_RD_WR_Nf, 1, 25, 0 },
    { MEM_ACC_REQf, 1, 26, SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_MEM_ACC_CTRL_BCM88030_A0r_fields[] = {
    { MEM_ACC_ACKf, 1, 31, SOCF_W1TC },
    { MEM_ACC_ADDRf, 27, 0, SOCF_LE },
    { MEM_ACC_RD_WR_Nf, 1, 29, 0 },
    { MEM_ACC_REQf, 1, 30, SOCF_RES|SOCF_PUNCH },
    { MEM_ACC_SIZEf, 2, 27, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_MEM_ACC_DATA0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_MEM_DEBUGr_fields[] = {
    { WFIFO_CTL_TMf, 4, 0, SOCF_LE },
    { WFIFO_DATA0_LSB_TMf, 4, 4, SOCF_LE },
    { WFIFO_DATA0_MSB_TMf, 4, 8, SOCF_LE },
    { WFIFO_DATA1_LSB_TMf, 4, 12, SOCF_LE },
    { WFIFO_DATA1_MSB_TMf, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_MEM_DEBUG0r_fields[] = {
    { RFIFO_CTL_TMf, 8, 8, SOCF_LE },
    { WFIFO_CTL_TMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_MEM_DEBUG1r_fields[] = {
    { WFIFO_D0_TMf, 8, 0, SOCF_LE },
    { WFIFO_D1_TMf, 8, 8, SOCF_LE },
    { WFIFO_D2_TMf, 8, 16, SOCF_LE },
    { WFIFO_D3_TMf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_MEM_DEBUG0_BCM56450_A0r_fields[] = {
    { RFIFO_CTL_TMf, 8, 8, SOCF_LE },
    { WFIFO_CTL_TMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_MEM_DEBUG1_BCM56450_A0r_fields[] = {
    { WFIFO_D0_TMf, 8, 0, SOCF_LE },
    { WFIFO_D1_TMf, 8, 8, SOCF_LE },
    { WFIFO_D2_TMf, 8, 16, SOCF_LE },
    { WFIFO_D3_TMf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_MR0r_fields[] = {
    { ADDRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_MR1r_fields[] = {
    { ADDRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_MR2r_fields[] = {
    { ADDRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_MR3r_fields[] = {
    { ADDRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_MRS_CMDr_fields[] = {
    { DONEf, 1, 4, SOCF_W1TC },
    { MRS_SELECTf, 2, 0, SOCF_LE },
    { REQf, 1, 3, SOCF_PUNCH },
    { ZQ_CAL_MRS_Nf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_MRS_CMD_BCM56440_A0r_fields[] = {
    { DEVICE_SELECTf, 2, 2, SOCF_LE },
    { DONEf, 1, 7, SOCF_W1TC },
    { MRS_CMDf, 2, 4, SOCF_LE },
    { MRS_SELECTf, 2, 0, SOCF_LE },
    { REQf, 1, 6, SOCF_PUNCH }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_MRS_CMD_BCM56450_A0r_fields[] = {
    { DEVICE_SELECTf, 2, 2, SOCF_LE },
    { DONEf, 1, 7, SOCF_W1TC },
    { MPR_MODEf, 1, 8, SOCF_RO|SOCF_RES },
    { MRS_CMDf, 2, 4, SOCF_LE },
    { MRS_SELECTf, 2, 0, SOCF_LE },
    { REQf, 1, 6, SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_MR_CMDr_fields[] = {
    { DEVICE_SELf, 2, 0, SOCF_LE },
    { DONEf, 1, 5, SOCF_W1TC },
    { MPR_MODEf, 1, 6, SOCF_RO|SOCF_RES },
    { MR_SELf, 2, 2, SOCF_LE },
    { REQf, 1, 4, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_PD_ASSISTr_fields[] = {
    { PD_ASSIST0f, 16, 0, SOCF_LE },
    { PD_ASSIST1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_PHY_AUXr_fields[] = {
    { AUTO_CLf, 1, 10, SOCF_RES },
    { AUX_IS_ADf, 3, 3, SOCF_LE },
    { AUX_IS_CSf, 3, 0, SOCF_LE },
    { AUX_IS_ODTf, 3, 6, SOCF_LE },
    { USE_4X_CLOCKINGf, 1, 9, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_PHY_CONTROLr_fields[] = {
    { AUTO_INITf, 1, 8, SOCF_RES },
    { CKEf, 2, 2, SOCF_LE|SOCF_RES },
    { CK_DISf, 1, 4, SOCF_RES },
    { DDR_MHZf, 12, 9, SOCF_LE|SOCF_RES },
    { IDLEf, 1, 7, SOCF_RES },
    { PLL_PWRDNf, 1, 6, SOCF_RES },
    { PWRUP_RSBf, 1, 26, SOCF_RO|SOCF_RES },
    { READYf, 1, 21, SOCF_RO|SOCF_RES },
    { RST_Nf, 2, 0, SOCF_LE|SOCF_RES },
    { STANDBYf, 1, 5, SOCF_RES },
    { WARMSTARTf, 1, 22, SOCF_RO|SOCF_RES },
    { WIRE_DELAYf, 3, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PHY_CONTROL_BCM88030_A0r_fields[] = {
    { AUTO_INITf, 1, 8, SOCF_RES },
    { CKEf, 2, 2, SOCF_LE|SOCF_RES },
    { CKE_RETf, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { CK_DISf, 1, 4, SOCF_RES },
    { DDR_MHZf, 12, 9, SOCF_LE|SOCF_RES },
    { IDLEf, 1, 7, SOCF_RES },
    { PLL_PWRDNf, 1, 6, SOCF_RES },
    { PWRUP_RSBf, 1, 26, SOCF_RO|SOCF_RES },
    { READYf, 1, 21, SOCF_RO|SOCF_RES },
    { RST_Nf, 2, 0, SOCF_LE|SOCF_RES },
    { RST_N_RETf, 2, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { STANDBYf, 1, 5, SOCF_RES },
    { WARMSTARTf, 1, 22, SOCF_RO|SOCF_RES },
    { WIRE_DELAYf, 3, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_PHY_STRAPS0r_fields[] = {
    { AD_WIDTHf, 2, 20, SOCF_LE },
    { ALf, 3, 17, SOCF_LE },
    { CHIP_SIZEf, 2, 15, SOCF_LE },
    { CLf, 5, 10, SOCF_LE },
    { CWLf, 5, 5, SOCF_LE },
    { DUAL_RANKf, 1, 22, 0 },
    { VALIDf, 1, 23, 0 },
    { WRf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_PHY_STRAPS1r_fields[] = {
    { JEDECf, 5, 14, SOCF_LE },
    { MHZf, 12, 0, SOCF_LE },
    { VOLTSf, 2, 12, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_PHY_STRAPS0_BCM56450_A0r_fields[] = {
    { AD_WIDTHf, 2, 20, SOCF_LE },
    { ALf, 3, 17, SOCF_LE },
    { CHIP_SIZEf, 2, 15, SOCF_LE },
    { CLf, 5, 10, SOCF_LE },
    { CWLf, 5, 5, SOCF_LE },
    { DUAL_RANKf, 1, 22, 0 },
    { VALIDf, 1, 23, 0 },
    { WRf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_PHY_STRAPS0_BCM88030_A0r_fields[] = {
    { AD_WIDTHf, 2, 20, SOCF_LE },
    { ALf, 3, 17, SOCF_LE },
    { BUS16f, 1, 27, 0 },
    { BUS8f, 1, 26, 0 },
    { CHIP_SIZEf, 2, 15, SOCF_LE },
    { CHIP_WIDTHf, 1, 25, 0 },
    { CLf, 5, 10, SOCF_LE },
    { CWLf, 5, 5, SOCF_LE },
    { DDR3f, 1, 24, 0 },
    { DUAL_RANKf, 1, 22, 0 },
    { VALIDf, 1, 23, 0 },
    { WRf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_PHY_STRAPS0_RETr_fields[] = {
    { AD_WIDTHf, 2, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { ALf, 3, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { BUS16f, 1, 27, SOCF_RO|SOCF_RES },
    { BUS8f, 1, 26, SOCF_RO|SOCF_RES },
    { CHIP_SIZEf, 2, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { CHIP_WIDTHf, 1, 25, SOCF_RO|SOCF_RES },
    { CLf, 5, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { CWLf, 5, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { DDR3f, 1, 24, SOCF_RO|SOCF_RES },
    { DUAL_RANKf, 1, 22, SOCF_RO|SOCF_RES },
    { VALIDf, 1, 23, SOCF_RO|SOCF_RES },
    { WRf, 5, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PHY_STRAPS0_RET_BCM88030_A0r_fields[] = {
    { AD_WIDTHf, 2, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { ALf, 3, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { BUS16f, 1, 27, SOCF_RO|SOCF_RES },
    { BUS8f, 1, 26, SOCF_RO|SOCF_RES },
    { CHIP_SIZEf, 2, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { CHIP_WIDTHf, 1, 25, SOCF_RO|SOCF_RES },
    { CLf, 5, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { CWLf, 5, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { DDR3f, 1, 24, SOCF_RO|SOCF_RES },
    { DUAL_RANKf, 1, 22, SOCF_RO|SOCF_RES },
    { VALIDf, 1, 23, SOCF_RO|SOCF_RES },
    { WRf, 5, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PHY_STRAPS1_BCM88030_A0r_fields[] = {
    { JEDECf, 5, 14, SOCF_LE },
    { MHZf, 12, 0, SOCF_LE },
    { VOLTSf, 2, 12, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_PHY_STRAPS1_RETr_fields[] = {
    { JEDECf, 5, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { MHZf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { VOLTSf, 2, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PHY_STRAPS1_RET_BCM88030_A0r_fields[] = {
    { JEDECf, 5, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { MHZf, 12, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { VOLTSf, 2, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PRBS_TEST_CTLr_fields[] = {
    { CTL_DATANf, 1, 3, 0 },
    { ENABLE_CHKf, 1, 0, 0 },
    { ERROR_DETf, 1, 4, SOCF_RO },
    { START_GENf, 1, 1, 0 },
    { XOR_READ_ENBf, 1, 2, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PRBS_TEST_ERROR01r_fields[] = {
    { ERROR0f, 16, 0, SOCF_LE|SOCF_W1TC },
    { ERROR1f, 16, 16, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PRBS_TEST_ERROR23r_fields[] = {
    { ERROR2f, 16, 0, SOCF_LE|SOCF_W1TC },
    { ERROR3f, 16, 16, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PRBS_TEST_FORCE_ERROR01r_fields[] = {
    { ERROR0f, 16, 0, SOCF_LE },
    { ERROR1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PRBS_TEST_FORCE_ERROR23r_fields[] = {
    { ERROR2f, 16, 0, SOCF_LE },
    { ERROR3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PRBS_TEST_MASK01r_fields[] = {
    { MASK0f, 16, 0, SOCF_LE },
    { MASK1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PRBS_TEST_MASK23r_fields[] = {
    { MASK2f, 16, 0, SOCF_LE },
    { MASK3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PRBS_TEST_SEED01r_fields[] = {
    { SEED0f, 16, 0, SOCF_LE },
    { SEED1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CI_PRBS_TEST_SEED23r_fields[] = {
    { SEED2f, 16, 0, SOCF_LE },
    { SEED3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_RB_RBTAG_SB_DEBUGr_fields[] = {
    { DEBUG_HOLD_RPTRf, 1, 5, SOCF_PUNCH },
    { DEBUG_RPTRf, 5, 11, SOCF_LE|SOCF_RO },
    { DEBUG_TAP_SELf, 4, 0, SOCF_LE },
    { DEBUG_USE_DEBUG_TAL_SELf, 1, 4, 0 },
    { DEBUG_WPTRf, 5, 6, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_RESETr_fields[] = {
    { DDR_RESET_Nf, 1, 2, 0 },
    { PHY_SW_RESETf, 1, 1, 0 },
    { SW_RESETf, 1, 0, 0 },
    { TREX2_DEBUG_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CI_RESET_BCM56440_A0r_fields[] = {
    { DDR_RESET_Nf, 1, 2, 0 },
    { PHY_SW_INITf, 1, 1, 0 },
    { SW_RESETf, 1, 0, 0 },
    { TREX2_DEBUG_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CI_RESET_BCM56450_A0r_fields[] = {
    { DDR_RESET_Nf, 1, 2, 0 },
    { PHY_SW_INITf, 1, 1, 0 },
    { SW_RESETf, 1, 0, 0 },
    { TREX2_DEBUG_ENABLEf, 1, 3, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_RESET_BCM88030_A0r_fields[] = {
    { DDR_RESET_Nf, 1, 2, SOCF_RES },
    { PHY_SW_INITf, 1, 1, SOCF_RES },
    { SW_RESET_Nf, 1, 0, SOCF_RES },
    { TREX2_DEBUG_ENABLEf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_TEST_ALT_DATA0r_fields[] = {
    { TEST_DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CI_TEST_DATA0r_fields[] = {
    { TEST_DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_TRACE_IF_CI_TM_CAPT_2r_fields[] = {
    { DATAf, 20, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_TRACE_IF_CI_TM_CONTROLr_fields[] = {
    { HALT_ENABLEf, 1, 0, 0 },
    { THRESHOLDf, 16, 2, SOCF_LE },
    { TRACE_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_TRACE_IF_CI_TM_COUNTERr_fields[] = {
    { COUNTERf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_TRACE_IF_CI_TM_FIELD_MASK0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_TRACE_IF_CI_TM_FIELD_MASK2r_fields[] = {
    { DATAf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_TRACE_IF_STATUSr_fields[] = {
    { CI_TMf, 1, 2, SOCF_W1TC },
    { TM_RDf, 1, 0, SOCF_W1TC },
    { TM_WRf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_TRACE_IF_STATUS_MASKr_fields[] = {
    { CI_TM_DISINTf, 1, 2, 0 },
    { TM_RD_DISINTf, 1, 0, 0 },
    { TM_WR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_TRACE_IF_TM_RD_CAPT_1r_fields[] = {
    { DATAf, 30, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_TRACE_IF_TM_RD_FIELD_MASK1r_fields[] = {
    { DATAf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CI_ZQ_CMDr_fields[] = {
    { CMDf, 2, 2, SOCF_LE },
    { DEVICE_SELf, 2, 0, SOCF_LE },
    { DONEf, 1, 5, SOCF_W1TC },
    { REQf, 1, 4, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CLCHPMC1_CHID_0r_fields[] = {
    { BATM_CHPMCNf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CLDROPCr_fields[] = {
    { BATM_DROPCf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CLEARMPLSLABELENCOUNTEREDBITr_fields[] = {
    { CLEARMPLSLABELENCOUNTEREDBITTRIGGERf, 1, 20, 0 },
    { MPLSLABELENCOUNTEREDINDEXf, 14, 0, SOCF_LE },
    { MPLSLABELENCOUNTEREDINDEXISRANGEf, 1, 16, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CLGPMC1r_fields[] = {
    { BATM_GPMCNf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CLINK_ERRORr_fields[] = {
    { CLINKE_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CLINKE_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { CLINKI_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CLINKI_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CLINK_ERROR_BCM56450_A0r_fields[] = {
    { CLINKE_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CLINKE_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { CLINKI_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CLINKI_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CLINK_ERROR_MASKr_fields[] = {
    { CLINKE_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { CLINKE_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { CLINKI_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CLINKI_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CLINK_ERROR_MASK_BCM56450_A0r_fields[] = {
    { CLINKE_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { CLINKE_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { CLINKI_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CLINKI_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CLKACTr_fields[] = {
    { BATM_CMCf, 1, 0, SOCF_RO|SOCF_RES },
    { BATM_INRCf, 1, 6, SOCF_RO|SOCF_RES },
    { BATM_MIIRf, 1, 5, SOCF_RO|SOCF_RES },
    { BATM_MIITf, 1, 4, SOCF_RO|SOCF_RES },
    { BATM_OSCTf, 1, 15, SOCF_RO|SOCF_RES },
    { BATM_RCI1f, 1, 2, SOCF_RO|SOCF_RES },
    { BATM_RCI2f, 1, 3, SOCF_RO|SOCF_RES },
    { BATM_RSVDf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { BATM_SPCf, 1, 7, SOCF_RO|SOCF_RES },
    { BATM_SYNCf, 1, 1, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_CLEAR_ECC_STATUSr_fields[] = {
    { CLEAR_DOUBLE_BIT_ERR_STATUSf, 1, 0, SOCF_SIG },
    { CLEAR_SINGLE_BIT_ERR_STATUSf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_CLEAR_FIFO_STATUSr_fields[] = {
    { CLEAR_RX_HCFC_MSG_OVERFLOWf, 1, 1, SOCF_RO|SOCF_SIG },
    { CLEAR_RX_LLFC_MSG_OVERFLOWf, 1, 2, SOCF_RO|SOCF_SIG },
    { CLEAR_RX_PKT_OVERFLOWf, 1, 0, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_HCFC_MSG_OVERFLOWf, 1, 5, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_LLFC_MSG_OVERFLOWf, 1, 6, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_PKT_OVERFLOWf, 1, 4, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_PKT_UNDERFLOWf, 1, 3, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_TS_FIFO_OVERFLOWf, 1, 7, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_CLEAR_RX_LSS_STATUSr_fields[] = {
    { CLEAR_LOCAL_FAULT_STATUSf, 1, 0, SOCF_SIG },
    { CLEAR_REMOTE_FAULT_STATUSf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_CTRLr_fields[] = {
    { FIELD_3_3f, 1, 3, SOCF_SIG },
    { FIELD_5_5f, 1, 5, SOCF_SIG },
    { LINE_LOCAL_LPBKf, 1, 2, SOCF_SIG },
    { LINE_REMOTE_LPBKf, 1, 4, SOCF_SIG },
    { LINK_STATUS_SELECTf, 1, 13, SOCF_SIG },
    { LOCAL_LPBK_LEAK_ENBf, 1, 8, SOCF_SIG },
    { REMOTE_LPBK_LEAK_ENBf, 1, 9, SOCF_SIG },
    { RS_SOFT_RESETf, 1, 10, SOCF_SIG },
    { RX_ENf, 1, 1, SOCF_SIG },
    { SOFT_RESETf, 1, 6, SOCF_SIG },
    { SW_LINK_STATUSf, 1, 12, SOCF_SIG },
    { TX_ENf, 1, 0, SOCF_SIG },
    { XGMII_IPG_CHECK_DISABLEf, 1, 11, SOCF_SIG },
    { XLGMII_ALIGN_ENBf, 1, 7, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_ECC_CTRLr_fields[] = {
    { ECC_DOUBLE_BIT_ERR_GENf, 1, 2, SOCF_SIG },
    { ECC_ENf, 1, 0, SOCF_SIG },
    { ECC_SINGLE_BIT_ERR_GENf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_ECC_STATUSr_fields[] = {
    { TX_FIFO_DOUBLE_BIT_ERR_STATUSf, 1, 0, SOCF_RO },
    { TX_FIFO_SINGLE_BIT_ERR_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields[] = {
    { ONE_SECOND_TIMERf, 24, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_EEE_CTRLr_fields[] = {
    { EEE_ENf, 1, 0, SOCF_SIG },
    { FIELD_1_1f, 1, 1, SOCF_SIG },
    { FIELD_2_2f, 1, 2, SOCF_SIG },
    { FIELD_3_3f, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_EEE_TIMERSr_fields[] = {
    { CMAC_EEE_TIMERS_HIf, 32, 32, SOCF_LE|SOCF_SIG },
    { CMAC_EEE_TIMERS_LOf, 32, 0, SOCF_LE|SOCF_SIG },
    { EEE_DELAY_ENTRY_TIMERf, 32, 0, SOCF_LE|SOCF_SIG },
    { EEE_REF_COUNTf, 16, 48, SOCF_LE|SOCF_SIG },
    { EEE_WAKE_TIMERf, 16, 32, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_FIFO_STATUSr_fields[] = {
    { LINK_STATUSf, 1, 8, SOCF_RO },
    { RX_HCFC_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { RX_LLFC_MSG_OVERFLOWf, 1, 2, SOCF_RO },
    { RX_PKT_OVERFLOWf, 1, 0, SOCF_RO },
    { TX_HCFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { TX_LLFC_MSG_OVERFLOWf, 1, 6, SOCF_RO },
    { TX_PKT_OVERFLOWf, 1, 4, SOCF_RO },
    { TX_PKT_UNDERFLOWf, 1, 3, SOCF_RO },
    { TX_TS_FIFO_OVERFLOWf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_LLFC_CTRLr_fields[] = {
    { LLFC_CRC_IGNOREf, 1, 4, SOCF_SIG },
    { LLFC_CUT_THROUGH_MODEf, 1, 3, SOCF_SIG },
    { LLFC_IMGf, 8, 6, SOCF_LE|SOCF_SIG },
    { LLFC_IN_IPG_ONLYf, 1, 2, SOCF_SIG },
    { NO_SOM_FOR_CRC_LLFCf, 1, 5, SOCF_SIG },
    { RX_LLFC_ENf, 1, 1, SOCF_SIG },
    { TX_LLFC_ENf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_MODEr_fields[] = {
    { HDR_MODEf, 3, 0, SOCF_LE|SOCF_SIG },
    { NO_SOP_FOR_CRC_HGf, 1, 3, SOCF_SIG },
    { SPEED_MODEf, 3, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_PAUSE_CTRLr_fields[] = {
    { CMAC_PAUSE_CTRL_HIf, 4, 32, SOCF_LE|SOCF_SIG },
    { CMAC_PAUSE_CTRL_LOf, 32, 0, SOCF_LE|SOCF_SIG },
    { PAUSE_REFRESH_ENf, 1, 16, SOCF_SIG },
    { PAUSE_REFRESH_TIMERf, 16, 0, SOCF_LE|SOCF_SIG },
    { PAUSE_XOFF_TIMERf, 16, 20, SOCF_LE|SOCF_SIG },
    { RX_PASS_PAUSEf, 1, 19, SOCF_SIG },
    { RX_PAUSE_ENf, 1, 18, SOCF_SIG },
    { TX_PAUSE_ENf, 1, 17, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_PFC_CTRLr_fields[] = {
    { FORCE_PFC_XONf, 1, 33, SOCF_SIG },
    { PFC_REFRESH_ENf, 1, 32, SOCF_SIG },
    { PFC_REFRESH_TIMERf, 16, 0, SOCF_LE|SOCF_SIG },
    { PFC_STATS_ENf, 1, 35, SOCF_SIG },
    { PFC_XOFF_TIMERf, 16, 16, SOCF_LE|SOCF_SIG },
    { RX_PASS_PFCf, 1, 34, SOCF_SIG },
    { RX_PFC_ENf, 1, 36, SOCF_SIG },
    { TX_PFC_ENf, 1, 37, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_PFC_DAr_fields[] = {
    { PFC_MACDAf, 48, 0, SOCF_LE|SOCF_SIG },
    { PFC_MACDA_HIf, 16, 32, SOCF_LE|SOCF_SIG },
    { PFC_MACDA_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_PFC_OPCODEr_fields[] = {
    { PFC_OPCODEf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_PFC_TYPEr_fields[] = {
    { PFC_ETH_TYPEf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_RX_CTRLr_fields[] = {
    { RSVDf, 1, 11, SOCF_SIG|SOCF_RES },
    { RSVD_2f, 1, 12, SOCF_SIG|SOCF_RES },
    { RUNT_THRESHOLDf, 7, 4, SOCF_LE|SOCF_SIG },
    { RX_ANY_STARTf, 1, 1, SOCF_SIG },
    { RX_PASS_CTRLf, 1, 0, SOCF_SIG },
    { STRICT_PREAMBLEf, 1, 3, SOCF_SIG },
    { STRIP_CRCf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_RX_LLFC_MSG_FIELDSr_fields[] = {
    { RX_LLFC_FC_OBJ_LOGICALf, 4, 8, SOCF_LE|SOCF_SIG },
    { RX_LLFC_FC_OBJ_PHYSICALf, 4, 20, SOCF_LE|SOCF_SIG },
    { RX_LLFC_MSG_TYPE_LOGICALf, 8, 0, SOCF_LE|SOCF_SIG },
    { RX_LLFC_MSG_TYPE_PHYSICALf, 8, 12, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_RX_LSS_CTRLr_fields[] = {
    { DROP_TX_DATA_ON_LOCAL_FAULTf, 1, 3, SOCF_SIG },
    { DROP_TX_DATA_ON_REMOTE_FAULTf, 1, 4, SOCF_SIG },
    { LOCAL_FAULT_DISABLEf, 1, 0, SOCF_SIG },
    { REMOTE_FAULT_DISABLEf, 1, 1, SOCF_SIG },
    { RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf, 1, 5, SOCF_SIG },
    { USE_EXTERNAL_FAULTS_FOR_TXf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_RX_LSS_STATUSr_fields[] = {
    { LOCAL_FAULT_STATUSf, 1, 0, SOCF_RO },
    { REMOTE_FAULT_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_RX_MAC_SAr_fields[] = {
    { RX_SAf, 48, 0, SOCF_LE|SOCF_SIG },
    { SA_HIf, 16, 32, SOCF_LE|SOCF_SIG },
    { SA_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_RX_MAX_SIZEr_fields[] = {
    { RX_MAX_SIZEf, 14, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_RX_VLAN_TAGr_fields[] = {
    { INNER_VLAN_TAGf, 16, 0, SOCF_LE|SOCF_SIG },
    { INNER_VLAN_TAG_ENABLEf, 1, 32, SOCF_SIG },
    { OUTER_VLAN_TAGf, 16, 16, SOCF_LE|SOCF_SIG },
    { OUTER_VLAN_TAG_ENABLEf, 1, 33, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_TIMESTAMP_ADJUSTr_fields[] = {
    { TS_OSTS_ADJUSTf, 9, 0, SOCF_LE|SOCF_SIG },
    { TS_OSTS_ADJUST_CONVERSION_DELAYf, 6, 9, SOCF_LE|SOCF_SIG },
    { TS_TSTS_ADJUSTf, 6, 15, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_TX_CTRLr_fields[] = {
    { AVERAGE_IPGf, 7, 12, SOCF_LE|SOCF_SIG },
    { CMAC_TX_CTRL_HIf, 8, 32, SOCF_LE|SOCF_SIG },
    { CMAC_TX_CTRL_LOf, 32, 0, SOCF_LE|SOCF_SIG },
    { CRC_MODEf, 2, 0, SOCF_LE|SOCF_SIG },
    { DISCARDf, 1, 2, SOCF_SIG },
    { PAD_ENf, 1, 4, SOCF_SIG },
    { PAD_THRESHOLDf, 7, 5, SOCF_LE|SOCF_SIG },
    { THROT_DENOMf, 9, 26, SOCF_LE|SOCF_SIG },
    { THROT_NUMf, 7, 19, SOCF_LE|SOCF_SIG },
    { TX_256_BYTE_BUFFER_ENf, 1, 39, SOCF_SIG },
    { TX_ANY_STARTf, 1, 3, SOCF_SIG },
    { TX_PREAMBLE_LENGTHf, 4, 35, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_TX_FIFO_CREDITSr_fields[] = {
    { SINGLE_PORT_TX_CREDITSf, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_TX_LLFC_MSG_FIELDSr_fields[] = {
    { LLFC_XOFF_TIMEf, 16, 12, SOCF_LE|SOCF_SIG },
    { TX_LLFC_FC_OBJ_LOGICALf, 4, 8, SOCF_LE|SOCF_SIG },
    { TX_LLFC_MSG_TYPE_LOGICALf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_TX_MAC_SAr_fields[] = {
    { CTRL_SAf, 48, 0, SOCF_LE|SOCF_SIG },
    { SA_HIf, 16, 32, SOCF_LE|SOCF_SIG },
    { SA_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields[] = {
    { SEQUENCE_IDf, 16, 32, SOCF_LE|SOCF_RO },
    { TIME_STAMPf, 32, 0, SOCF_LE|SOCF_RO },
    { TS_ENTRY_VALIDf, 1, 48, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields[] = {
    { ENTRY_COUNTf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_CLP_CMAC_VERSION_IDr_fields[] = {
    { CMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CLP_CMAC_VERSION_ID_BCM88660_A0r_fields[] = {
    { CMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_PORT_CMAC_MODEr_fields[] = {
    { CGMII_MODEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_REG_040200r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_REG_040300r_fields[] = {
    { FIELD_0_1f, 2, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_REG_041500r_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_SIG },
    { FIELD_13_20f, 8, 13, SOCF_LE|SOCF_SIG },
    { FIELD_1_1f, 1, 1, SOCF_SIG },
    { FIELD_2_2f, 1, 2, SOCF_SIG },
    { FIELD_3_3f, 1, 3, SOCF_SIG },
    { FIELD_4_4f, 1, 4, SOCF_SIG },
    { FIELD_5_12f, 8, 5, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_REG_062200r_fields[] = {
    { FIELD_0_7f, 8, 0, SOCF_LE|SOCF_SIG },
    { FIELD_10_10f, 1, 10, SOCF_SIG },
    { FIELD_11_11f, 1, 11, SOCF_SIG },
    { FIELD_12_19f, 8, 12, SOCF_LE|SOCF_SIG },
    { FIELD_8_8f, 1, 8, SOCF_SIG },
    { FIELD_9_9f, 1, 9, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_REG_041F00r_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_SIG },
    { FIELD_0_31f, 32, 0, SOCF_LE|SOCF_SIG },
    { FIELD_1_1f, 1, 1, SOCF_SIG },
    { FIELD_2_2f, 1, 2, SOCF_SIG },
    { FIELD_32_34f, 3, 32, SOCF_LE|SOCF_SIG },
    { FIELD_3_34f, 32, 3, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_REG_061E00r_fields[] = {
    { FIELD_0_31f, 32, 0, SOCF_LE|SOCF_SIG },
    { FIELD_0_63f, 64, 0, SOCF_LE|SOCF_SIG },
    { FIELD_32_63f, 32, 32, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_CLEAR_FIFO_STATUSr_fields[] = {
    { CLEAR_RX_MSG_OVERFLOWf, 1, 1, SOCF_RO|SOCF_SIG },
    { CLEAR_RX_PKT_OVERFLOWf, 1, 0, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_HCFC_MSG_OVERFLOWf, 1, 4, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_PKT_OVERFLOWf, 1, 3, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO|SOCF_SIG },
    { CLEAR_TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_CLEAR_RX_LSS_STATUSr_fields[] = {
    { CLEAR_LINK_INTERRUPTION_STATUSf, 1, 2, SOCF_SIG },
    { CLEAR_LOCAL_FAULT_STATUSf, 1, 0, SOCF_SIG },
    { CLEAR_REMOTE_FAULT_STATUSf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_EEE_TIMERSr_fields[] = {
    { EEE_DELAY_ENTRY_TIMERf, 32, 0, SOCF_LE|SOCF_SIG },
    { EEE_REF_COUNTf, 16, 48, SOCF_LE|SOCF_SIG },
    { EEE_WAKE_TIMERf, 16, 32, SOCF_LE|SOCF_SIG },
    { XMAC_EEE_TIMERS_HIf, 32, 32, SOCF_LE|SOCF_SIG },
    { XMAC_EEE_TIMERS_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_FIFO_STATUSr_fields[] = {
    { LINK_STATUSf, 1, 7, SOCF_RO },
    { RX_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { RX_PKT_OVERFLOWf, 1, 0, SOCF_RO },
    { TX_HCFC_MSG_OVERFLOWf, 1, 4, SOCF_RO },
    { TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { TX_PKT_OVERFLOWf, 1, 3, SOCF_RO },
    { TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO },
    { TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_GMII_EEE_CTRLr_fields[] = {
    { GMII_LPI_PREDICT_MODE_ENf, 1, 16, SOCF_SIG },
    { GMII_LPI_PREDICT_THRESHOLDf, 16, 0, SOCF_LE|SOCF_SIG },
    { GMII_TXCLK_DISf, 1, 17, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_LH_HDR_3r_fields[] = {
    { LH_HDR_3f, 64, 0, SOCF_LE|SOCF_SIG },
    { LH_HDR_3_HIf, 32, 32, SOCF_LE|SOCF_SIG },
    { LH_HDR_3_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_CLP_XMAC_OSTS_TIMESTAMP_ADJUSTr_fields[] = {
    { TS_ADJUSTf, 9, 0, SOCF_LE|SOCF_SIG },
    { TS_ADJUST_DEMUX_DELAY_0f, 6, 9, SOCF_LE|SOCF_SIG },
    { TS_ADJUST_DEMUX_DELAY_1f, 6, 15, SOCF_LE|SOCF_SIG },
    { TS_ADJUST_DEMUX_DELAY_2f, 6, 21, SOCF_LE|SOCF_SIG },
    { TS_ADJUST_DEMUX_DELAY_3f, 6, 27, SOCF_LE|SOCF_SIG },
    { XMAC_OSTS_TIMESTAMP_ADJUST_HIf, 1, 32, SOCF_SIG },
    { XMAC_OSTS_TIMESTAMP_ADJUST_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_OSTS_TIMESTAMP_ADJUST_BCM88660_A0r_fields[] = {
    { TS_ADJUSTf, 9, 0, SOCF_LE|SOCF_SIG },
    { TS_ADJUST_DEMUX_DELAY_0f, 6, 9, SOCF_LE|SOCF_SIG },
    { TS_ADJUST_DEMUX_DELAY_1f, 6, 15, SOCF_LE|SOCF_SIG },
    { TS_ADJUST_DEMUX_DELAY_2f, 6, 21, SOCF_LE|SOCF_SIG },
    { TS_ADJUST_DEMUX_DELAY_3f, 6, 27, SOCF_LE|SOCF_SIG },
    { TS_USE_CS_OFFSETf, 1, 33, SOCF_SIG },
    { XMAC_OSTS_TIMESTAMP_ADJUST_HIf, 2, 32, SOCF_LE|SOCF_SIG },
    { XMAC_OSTS_TIMESTAMP_ADJUST_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_PAUSE_CTRLr_fields[] = {
    { PAUSE_GMII_ON_TX_LINE_SIDEf, 1, 20, SOCF_SIG },
    { PAUSE_REFRESH_ENf, 1, 16, SOCF_SIG },
    { PAUSE_REFRESH_TIMERf, 16, 0, SOCF_LE|SOCF_SIG },
    { PAUSE_XOFF_TIMERf, 16, 21, SOCF_LE|SOCF_SIG },
    { RX_PASS_PAUSEf, 1, 19, SOCF_SIG },
    { RX_PAUSE_ENf, 1, 18, SOCF_SIG },
    { TX_PAUSE_ENf, 1, 17, SOCF_SIG },
    { XMAC_PAUSE_CTRL_HIf, 5, 32, SOCF_LE|SOCF_SIG },
    { XMAC_PAUSE_CTRL_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_RX_CTRLr_fields[] = {
    { PROCESS_VARIABLE_PREAMBLEf, 1, 12, SOCF_SIG },
    { RECEIVE_18_BYTE_PKTSf, 1, 11, SOCF_SIG },
    { RUNT_THRESHOLDf, 7, 4, SOCF_LE|SOCF_SIG },
    { RX_ANY_STARTf, 1, 1, SOCF_SIG },
    { RX_PASS_CTRLf, 1, 0, SOCF_SIG },
    { STRICT_PREAMBLEf, 1, 3, SOCF_SIG },
    { STRIP_CRCf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_RX_LSS_CTRLr_fields[] = {
    { DROP_TX_DATA_ON_LINK_INTERRUPTf, 1, 6, SOCF_SIG },
    { DROP_TX_DATA_ON_LOCAL_FAULTf, 1, 4, SOCF_SIG },
    { DROP_TX_DATA_ON_REMOTE_FAULTf, 1, 5, SOCF_SIG },
    { LINK_INTERRUPTION_DISABLEf, 1, 3, SOCF_SIG },
    { LOCAL_FAULT_DISABLEf, 1, 0, SOCF_SIG },
    { REMOTE_FAULT_DISABLEf, 1, 1, SOCF_SIG },
    { RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf, 1, 7, SOCF_SIG },
    { USE_EXTERNAL_FAULTS_FOR_TXf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_RX_LSS_STATUSr_fields[] = {
    { LINK_INTERRUPTION_STATUSf, 1, 2, SOCF_RO },
    { LOCAL_FAULT_STATUSf, 1, 0, SOCF_RO },
    { REMOTE_FAULT_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_TX_CTRLr_fields[] = {
    { AVERAGE_IPGf, 7, 12, SOCF_LE|SOCF_SIG },
    { CRC_MODEf, 2, 0, SOCF_LE|SOCF_SIG },
    { DISCARDf, 1, 2, SOCF_SIG },
    { PAD_ENf, 1, 4, SOCF_SIG },
    { PAD_THRESHOLDf, 7, 5, SOCF_LE|SOCF_SIG },
    { THROT_DENOMf, 8, 25, SOCF_LE|SOCF_SIG },
    { THROT_NUMf, 6, 19, SOCF_LE|SOCF_SIG },
    { TX_64_BYTE_BUFFER_ENf, 1, 37, SOCF_SIG },
    { TX_ANY_STARTf, 1, 3, SOCF_SIG },
    { TX_PREAMBLE_LENGTHf, 4, 33, SOCF_LE|SOCF_SIG },
    { XMAC_TX_CTRL_HIf, 6, 32, SOCF_LE|SOCF_SIG },
    { XMAC_TX_CTRL_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_TX_FIFO_CREDITSr_fields[] = {
    { DUAL_PORT_TX_CREDITSf, 6, 6, SOCF_LE|SOCF_SIG },
    { QUAD_PORT_TX_CREDITSf, 6, 0, SOCF_LE|SOCF_SIG },
    { SINGLE_PORT_TX_CREDITSf, 6, 12, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_CLP_XMAC_VERSION_IDr_fields[] = {
    { XMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CLP_XMAC_VERSION_ID_BCM88660_A0r_fields[] = {
    { XMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_CLEAR_ECC_STATUSr_fields[] = {
    { CLEAR_DOUBLE_BIT_ERR_STATUSf, 1, 0, 0 },
    { CLEAR_SINGLE_BIT_ERR_STATUSf, 1, 1, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_CLEAR_FIFO_STATUSr_fields[] = {
    { CLEAR_RX_HCFC_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { CLEAR_RX_LLFC_MSG_OVERFLOWf, 1, 2, SOCF_RO },
    { CLEAR_RX_PKT_OVERFLOWf, 1, 0, SOCF_RO },
    { CLEAR_TX_HCFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { CLEAR_TX_LLFC_MSG_OVERFLOWf, 1, 6, SOCF_RO },
    { CLEAR_TX_PKT_OVERFLOWf, 1, 4, SOCF_RO },
    { CLEAR_TX_PKT_UNDERFLOWf, 1, 3, SOCF_RO },
    { CLEAR_TX_TS_FIFO_OVERFLOWf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_CLEAR_RX_LSS_STATUSr_fields[] = {
    { CLEAR_LOCAL_FAULT_STATUSf, 1, 0, 0 },
    { CLEAR_REMOTE_FAULT_STATUSf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_CTRLr_fields[] = {
    { CORE_LOCAL_LPBKf, 1, 3, SOCF_SC },
    { CORE_REMOTE_LPBKf, 1, 5, SOCF_SC },
    { LINE_LOCAL_LPBKf, 1, 2, 0 },
    { LINE_REMOTE_LPBKf, 1, 4, 0 },
    { LINK_STATUS_SELECTf, 1, 13, 0 },
    { LOCAL_LPBK_LEAK_ENBf, 1, 8, 0 },
    { REMOTE_LPBK_LEAK_ENBf, 1, 9, 0 },
    { RS_SOFT_RESETf, 1, 10, 0 },
    { RX_ENf, 1, 1, 0 },
    { SOFT_RESETf, 1, 6, 0 },
    { SW_LINK_STATUSf, 1, 12, 0 },
    { TX_ENf, 1, 0, 0 },
    { XGMII_IPG_CHECK_DISABLEf, 1, 11, 0 },
    { XLGMII_ALIGN_ENBf, 1, 7, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CMAC_CTRL_BCM56850_A0r_fields[] = {
    { CORE_LOCAL_LPBKf, 1, 3, SOCF_SC },
    { CORE_REMOTE_LPBKf, 1, 5, SOCF_SC },
    { LAG_FAILOVER_ENf, 1, 15, 0 },
    { LINE_LOCAL_LPBKf, 1, 2, 0 },
    { LINK_STATUS_SELECTf, 1, 13, 0 },
    { LOCAL_LPBK_LEAK_ENBf, 1, 8, 0 },
    { REMOTE_LPBK_LEAK_ENBf, 1, 9, 0 },
    { REMOVE_FAILOVER_LPBKf, 1, 14, 0 },
    { RSVDf, 1, 7, SOCF_RES },
    { RSVD_1f, 1, 4, SOCF_RES },
    { RS_SOFT_RESETf, 1, 10, 0 },
    { RX_ENf, 1, 1, 0 },
    { SOFT_RESETf, 1, 6, 0 },
    { SW_LINK_STATUSf, 1, 12, 0 },
    { TX_ENf, 1, 0, 0 },
    { XGMII_IPG_CHECK_DISABLEf, 1, 11, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_ECC_CTRLr_fields[] = {
    { ECC_DOUBLE_BIT_ERR_GENf, 1, 2, 0 },
    { ECC_ENf, 1, 0, 0 },
    { ECC_SINGLE_BIT_ERR_GENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_ECC_STATUSr_fields[] = {
    { TX_FIFO_DOUBLE_BIT_ERR_STATUSf, 1, 0, SOCF_RO },
    { TX_FIFO_SINGLE_BIT_ERR_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_EEE_1_SEC_LINK_STATUS_TIMERr_fields[] = {
    { ONE_SECOND_TIMERf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_EEE_CTRLr_fields[] = {
    { EEE_DISABLE_RX_PAUSE_ACTIVEf, 1, 3, SOCF_SC },
    { EEE_DISABLE_TX_PAUSE_XOFFf, 1, 1, SOCF_SC },
    { EEE_DISABLE_TX_PFC_XOFFf, 1, 2, SOCF_SC },
    { EEE_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_EEE_TIMERSr_fields[] = {
    { CMAC_EEE_TIMERS_HIf, 32, 32, SOCF_LE },
    { CMAC_EEE_TIMERS_LOf, 32, 0, SOCF_LE },
    { EEE_DELAY_ENTRY_TIMERf, 32, 0, SOCF_LE },
    { EEE_REF_COUNTf, 16, 48, SOCF_LE },
    { EEE_WAKE_TIMERf, 16, 32, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_FIFO_STATUSr_fields[] = {
    { LINK_STATUSf, 1, 8, SOCF_RO },
    { RX_HCFC_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { RX_LLFC_MSG_OVERFLOWf, 1, 2, SOCF_RO },
    { RX_PKT_OVERFLOWf, 1, 0, SOCF_RO },
    { TX_HCFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { TX_LLFC_MSG_OVERFLOWf, 1, 6, SOCF_RO },
    { TX_PKT_OVERFLOWf, 1, 4, SOCF_RO },
    { TX_PKT_UNDERFLOWf, 1, 3, SOCF_RO },
    { TX_TS_FIFO_OVERFLOWf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_HCFC_CTRLr_fields[] = {
    { HCFC_CRC_IGNOREf, 1, 2, 0 },
    { HCFC_IMGf, 8, 13, SOCF_LE },
    { HCFC_IN_IPG_ONLYf, 1, 4, 0 },
    { HCFC_SOMf, 8, 5, SOCF_LE },
    { NO_SOM_FOR_CRC_HCFCf, 1, 3, 0 },
    { RX_HCFC_ENf, 1, 1, 0 },
    { TX_HCFC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CMAC_LAG_FAILOVER_STATUSr_fields[] = {
    { LAG_FAILOVER_LOOPBACKf, 1, 0, SOCF_RO },
    { RSVDf, 1, 1, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_LLFC_CTRLr_fields[] = {
    { LLFC_CRC_IGNOREf, 1, 4, 0 },
    { LLFC_CUT_THROUGH_MODEf, 1, 3, 0 },
    { LLFC_IMGf, 8, 6, SOCF_LE },
    { LLFC_IN_IPG_ONLYf, 1, 2, 0 },
    { NO_SOM_FOR_CRC_LLFCf, 1, 5, 0 },
    { RX_LLFC_ENf, 1, 1, 0 },
    { TX_LLFC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_MACSEC_CTRLr_fields[] = {
    { CMAC_MACSEC_CTRL_HIf, 3, 32, SOCF_LE },
    { CMAC_MACSEC_CTRL_LOf, 32, 0, SOCF_LE },
    { MACSEC_PROG_TX_CRCf, 32, 3, SOCF_LE },
    { MACSEC_TX_CRC_CORRUPTION_MODEf, 1, 2, 0 },
    { MACSEC_TX_CRC_CORRUPT_ENf, 1, 1, 0 },
    { MACSEC_TX_LAUNCH_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_MODEr_fields[] = {
    { HDR_MODEf, 3, 0, SOCF_LE },
    { NO_SOP_FOR_CRC_HGf, 1, 3, 0 },
    { SPEED_MODEf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_PAUSE_CTRLr_fields[] = {
    { CMAC_PAUSE_CTRL_HIf, 4, 32, SOCF_LE },
    { CMAC_PAUSE_CTRL_LOf, 32, 0, SOCF_LE },
    { PAUSE_REFRESH_ENf, 1, 16, 0 },
    { PAUSE_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { PAUSE_XOFF_TIMERf, 16, 20, SOCF_LE },
    { RX_PASS_PAUSEf, 1, 19, 0 },
    { RX_PAUSE_ENf, 1, 18, 0 },
    { TX_PAUSE_ENf, 1, 17, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_PFC_CTRLr_fields[] = {
    { FORCE_PFC_XONf, 1, 33, 0 },
    { PFC_REFRESH_ENf, 1, 32, 0 },
    { PFC_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { PFC_STATS_ENf, 1, 35, 0 },
    { PFC_XOFF_TIMERf, 16, 16, SOCF_LE },
    { RX_PASS_PFCf, 1, 34, 0 },
    { RX_PFC_ENf, 1, 36, 0 },
    { TX_PFC_ENf, 1, 37, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_PFC_DAr_fields[] = {
    { PFC_MACDAf, 48, 0, SOCF_LE },
    { PFC_MACDA_HIf, 16, 32, SOCF_LE },
    { PFC_MACDA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_PFC_OPCODEr_fields[] = {
    { PFC_OPCODEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_PFC_TYPEr_fields[] = {
    { PFC_ETH_TYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_RX_CTRLr_fields[] = {
    { RSVDf, 1, 11, SOCF_RES },
    { RSVD_2f, 1, 12, SOCF_RES },
    { RUNT_THRESHOLDf, 7, 4, SOCF_LE },
    { RX_ANY_STARTf, 1, 1, 0 },
    { RX_PASS_CTRLf, 1, 0, 0 },
    { STRICT_PREAMBLEf, 1, 3, 0 },
    { STRIP_CRCf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_RX_LLFC_MSG_FIELDSr_fields[] = {
    { RX_LLFC_FC_OBJ_LOGICALf, 4, 8, SOCF_LE },
    { RX_LLFC_FC_OBJ_PHYSICALf, 4, 20, SOCF_LE },
    { RX_LLFC_MSG_TYPE_LOGICALf, 8, 0, SOCF_LE },
    { RX_LLFC_MSG_TYPE_PHYSICALf, 8, 12, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_RX_LSS_CTRLr_fields[] = {
    { DROP_TX_DATA_ON_LOCAL_FAULTf, 1, 3, 0 },
    { DROP_TX_DATA_ON_REMOTE_FAULTf, 1, 4, 0 },
    { LOCAL_FAULT_DISABLEf, 1, 0, 0 },
    { REMOTE_FAULT_DISABLEf, 1, 1, 0 },
    { RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf, 1, 5, 0 },
    { USE_EXTERNAL_FAULTS_FOR_TXf, 1, 2, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_RX_LSS_STATUSr_fields[] = {
    { LOCAL_FAULT_STATUSf, 1, 0, SOCF_RO },
    { REMOTE_FAULT_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_RX_MAC_SAr_fields[] = {
    { RX_SAf, 48, 0, SOCF_LE },
    { SA_HIf, 16, 32, SOCF_LE },
    { SA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_RX_MAX_SIZEr_fields[] = {
    { RX_MAX_SIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_RX_VLAN_TAGr_fields[] = {
    { INNER_VLAN_TAGf, 16, 0, SOCF_LE },
    { INNER_VLAN_TAG_ENABLEf, 1, 32, 0 },
    { OUTER_VLAN_TAGf, 16, 16, SOCF_LE },
    { OUTER_VLAN_TAG_ENABLEf, 1, 33, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_SPARE0r_fields[] = {
    { RSVDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_SPARE1r_fields[] = {
    { RSVDf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_TIMESTAMP_ADJUSTr_fields[] = {
    { TS_OSTS_ADJUSTf, 9, 0, SOCF_LE },
    { TS_OSTS_ADJUST_CONVERSION_DELAYf, 6, 9, SOCF_LE },
    { TS_TSTS_ADJUSTf, 6, 15, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_TX_CTRLr_fields[] = {
    { AVERAGE_IPGf, 7, 12, SOCF_LE },
    { CMAC_TX_CTRL_HIf, 8, 32, SOCF_LE },
    { CMAC_TX_CTRL_LOf, 32, 0, SOCF_LE },
    { CRC_MODEf, 2, 0, SOCF_LE },
    { DISCARDf, 1, 2, 0 },
    { PAD_ENf, 1, 4, 0 },
    { PAD_THRESHOLDf, 7, 5, SOCF_LE },
    { THROT_DENOMf, 9, 26, SOCF_LE },
    { THROT_NUMf, 7, 19, SOCF_LE },
    { TX_256BYTE_BUFFER_ENf, 1, 39, 0 },
    { TX_ANY_STARTf, 1, 3, 0 },
    { TX_PREAMBLE_LENGTHf, 4, 35, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CMAC_TX_CTRL_BCM56850_A0r_fields[] = {
    { AVERAGE_IPGf, 7, 12, SOCF_LE },
    { CMAC_TX_CTRL_HIf, 9, 32, SOCF_LE },
    { CMAC_TX_CTRL_LOf, 32, 0, SOCF_LE },
    { CRC_MODEf, 2, 0, SOCF_LE },
    { DISCARDf, 1, 2, 0 },
    { EP_DISCARDf, 1, 40, 0 },
    { PAD_ENf, 1, 4, 0 },
    { PAD_THRESHOLDf, 7, 5, SOCF_LE },
    { THROT_DENOMf, 9, 26, SOCF_LE },
    { THROT_NUMf, 7, 19, SOCF_LE },
    { TX_256BYTE_BUFFER_ENf, 1, 39, 0 },
    { TX_ANY_STARTf, 1, 3, 0 },
    { TX_PREAMBLE_LENGTHf, 4, 35, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_TX_FIFO_CREDITSr_fields[] = {
    { SINGLE_PORT_TX_CREDITSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_TX_LLFC_MSG_FIELDSr_fields[] = {
    { LLFC_XOFF_TIMEf, 16, 12, SOCF_LE },
    { TX_LLFC_FC_OBJ_LOGICALf, 4, 8, SOCF_LE },
    { TX_LLFC_MSG_TYPE_LOGICALf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_TX_MAC_SAr_fields[] = {
    { CTRL_SAf, 48, 0, SOCF_LE },
    { SA_HIf, 16, 32, SOCF_LE },
    { SA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CMAC_TX_MEMORY_TM_CTRLr_fields[] = {
    { TX_DATA_MEMORY_TM_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_TX_TIMESTAMP_FIFO_DATAr_fields[] = {
    { SEQUENCE_IDf, 16, 32, SOCF_LE|SOCF_RO },
    { TIME_STAMPf, 32, 0, SOCF_LE|SOCF_RO },
    { TS_ENTRY_VALIDf, 1, 48, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_TX_TIMESTAMP_FIFO_STATUSr_fields[] = {
    { ENTRY_COUNTf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMAC_VERSION_IDr_fields[] = {
    { CMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_CMAC_VERSION_ID_BCM56640_A0r_fields[] = {
    { CMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CMAC_VERSION_ID_BCM56850_A0r_fields[] = {
    { CMAC_VERSIONf, 20, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMICD_M0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { ARCACHEf, 4, 16, SOCF_LE },
    { ARPROTf, 3, 3, SOCF_LE },
    { ARUSERf, 5, 25, SOCF_LE },
    { AWCACHEf, 4, 7, SOCF_LE },
    { AWPROTf, 3, 11, SOCF_LE },
    { AWUSERf, 5, 20, SOCF_LE },
    { RESET_ENABLE_FROM_NICf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMICD_S0_IDM_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { RESET_ENABLE_FROM_NICf, 1, 2, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_CMICMINTIMERr_fields[] = {
    { CMICMINTIMERf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMICM_BSPI_B0_CNTRLr_fields[] = {
    { B0_FLUSHf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMICM_BSPI_B0_CNTRL_BCM56440_A0r_fields[] = {
    { B0_FLUSHf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMICM_BSPI_B0_CNTRL_BCM88030_A0r_fields[] = {
    { B0_FLUSHf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMICM_BSPI_B0_STATUSr_fields[] = {
    { B0_EMPTYf, 1, 26, SOCF_RO },
    { B0_FULLf, 1, 27, SOCF_RO },
    { B0_HITf, 1, 24, SOCF_RO },
    { B0_MISSf, 1, 25, SOCF_RO },
    { B0_PREF_ACTf, 1, 28, SOCF_RO },
    { B0_PREF_ADDRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMICM_BSPI_B0_STATUS_BCM56440_A0r_fields[] = {
    { B0_EMPTYf, 1, 26, SOCF_RO },
    { B0_FULLf, 1, 27, SOCF_RO },
    { B0_HITf, 1, 24, SOCF_RO },
    { B0_MISSf, 1, 25, SOCF_RO },
    { B0_PREF_ACTf, 1, 28, SOCF_RO },
    { B0_PREF_ADDRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMICM_BSPI_B0_STATUS_BCM88030_A0r_fields[] = {
    { B0_EMPTYf, 1, 26, SOCF_RO },
    { B0_FULLf, 1, 27, SOCF_RO },
    { B0_HITf, 1, 24, SOCF_RO },
    { B0_MISSf, 1, 25, SOCF_RO },
    { B0_PREF_ACTf, 1, 28, SOCF_RO },
    { B0_PREF_ADDRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMICM_BSPI_B1_CNTRLr_fields[] = {
    { B1_FLUSHf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMICM_BSPI_B1_CNTRL_BCM56440_A0r_fields[] = {
    { B1_FLUSHf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMICM_BSPI_B1_CNTRL_BCM88030_A0r_fields[] = {
    { B1_FLUSHf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMICM_BSPI_B1_STATUSr_fields[] = {
    { B1_EMPTYf, 1, 26, SOCF_RO },
    { B1_FULLf, 1, 27, SOCF_RO },
    { B1_HITf, 1, 24, SOCF_RO },
    { B1_MISSf, 1, 25, SOCF_RO },
    { B1_PREF_ACTf, 1, 28, SOCF_RO },
    { B1_PREF_ADDRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMICM_BSPI_B1_STATUS_BCM56440_A0r_fields[] = {
    { B1_EMPTYf, 1, 26, SOCF_RO },
    { B1_FULLf, 1, 27, SOCF_RO },
    { B1_HITf, 1, 24, SOCF_RO },
    { B1_MISSf, 1, 25, SOCF_RO },
    { B1_PREF_ACTf, 1, 28, SOCF_RO },
    { B1_PREF_ADDRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMICM_BSPI_B1_STATUS_BCM88030_A0r_fields[] = {
    { B1_EMPTYf, 1, 26, SOCF_RO },
    { B1_FULLf, 1, 27, SOCF_RO },
    { B1_HITf, 1, 24, SOCF_RO },
    { B1_MISSf, 1, 25, SOCF_RO },
    { B1_PREF_ACTf, 1, 28, SOCF_RO },
    { B1_PREF_ADDRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMICM_BSPI_BUSY_STATUSr_fields[] = {
    { BUSYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMICM_BSPI_BUSY_STATUS_BCM56440_A0r_fields[] = {
    { BUSYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMICM_BSPI_BUSY_STATUS_BCM88030_A0r_fields[] = {
    { BUSYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMICM_BSPI_INTR_STATUSr_fields[] = {
    { INTR_0f, 1, 0, SOCF_RO },
    { INTR_1f, 1, 1, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMICM_BSPI_INTR_STATUS_BCM56440_A0r_fields[] = {
    { INTR_0f, 1, 0, SOCF_RO },
    { INTR_1f, 1, 1, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMICM_BSPI_INTR_STATUS_BCM88030_A0r_fields[] = {
    { INTR_0f, 1, 0, SOCF_RO },
    { INTR_1f, 1, 1, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMICM_BSPI_MAST_N_BOOTr_fields[] = {
    { MAST_N_BOOTf, 1, 0, SOCF_SIG },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMICM_BSPI_MAST_N_BOOT_BCM56440_A0r_fields[] = {
    { MAST_N_BOOTf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMICM_BSPI_MAST_N_BOOT_BCM88030_A0r_fields[] = {
    { MAST_N_BOOTf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMICM_COMMON_CONFIGr_fields[] = {
    { CMC0_CLK_ENf, 1, 1, SOCF_SIG },
    { CMC1_CLK_ENf, 1, 2, SOCF_SIG },
    { CMC2_CLK_ENf, 1, 3, SOCF_SIG },
    { DISABLE_SBUS_PARALLEL_MODEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMICM_COMMON_CONFIG_BCM56440_A0r_fields[] = {
    { CMC0_CLK_ENf, 1, 1, 0 },
    { CMC1_CLK_ENf, 1, 2, 0 },
    { CMC2_CLK_ENf, 1, 3, 0 },
    { DISABLE_SBUS_PARALLEL_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMICM_COMMON_CONFIG_BCM88030_A0r_fields[] = {
    { CMC0_CLK_ENf, 1, 1, 0 },
    { CMC1_CLK_ENf, 1, 2, 0 },
    { CMC2_CLK_ENf, 1, 3, 0 },
    { DISABLE_SBUS_PARALLEL_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMICM_REVIDr_fields[] = {
    { REV_IDf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMICM_REVID_BCM56440_A0r_fields[] = {
    { REV_IDf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMICM_REVID_BCM88030_A0r_fields[] = {
    { REV_IDf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMICTXCOSMASKr_fields[] = {
    { CMICTXCOSMASKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMICTXCOSMASK_BCM53314_A0r_fields[] = {
    { CMICTXCOSMASKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CMICTXCOSMASK_BCM56150_A0r_fields[] = {
    { CMICTXCOSMASKf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_1000_BASE_X_MODEr_fields[] = {
    { LMD_1000BASEX_ENABLEf, 4, 4, SOCF_LE },
    { LMD_ENABLEf, 4, 0, SOCF_LE },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_64BIT_STATS_CFGr_fields[] = {
    { F_STAT_REGf, 10, 0, SOCF_LE },
    { L_STAT_REGf, 10, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_BS0_CLK_CTRLr_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { HIGH_DURATIONf, 8, 8, SOCF_LE },
    { LOW_DURATIONf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_BS0_CONFIGr_fields[] = {
    { BS_CLK_OUTPUT_ENABLEf, 1, 5, 0 },
    { BS_CLK_OUTPUT_LOWf, 1, 2, 0 },
    { BS_HB_OUTPUT_ENABLEf, 1, 4, 0 },
    { BS_HB_OUTPUT_LOWf, 1, 1, 0 },
    { BS_TC_OUTPUT_ENABLEf, 1, 3, 0 },
    { BS_TC_OUTPUT_LOWf, 1, 0, 0 },
    { MODEf, 1, 6, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_CTRLr_fields[] = {
    { INT_ENf, 1, 0, SOCF_RES },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CAPTURE_MODEf, 2, 1, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_CTRL_BCM56634_B0r_fields[] = {
    { INT_ENf, 1, 0, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CAPTURE_MODEf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_CTRL_BCM88750_A0r_fields[] = {
    { INT_ENf, 1, 0, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CAPTURE_MODEf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_0r_fields[] = {
    { SECONDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_1r_fields[] = {
    { NSf, 30, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_0_BCM88750_A0r_fields[] = {
    { SECONDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_FREE_RUN_TIME_1_BCM88750_A0r_fields[] = {
    { NSf, 30, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_STATUSr_fields[] = {
    { INTERRUPTf, 1, 0, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CAPTURE_COMPLETEf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_CAPTURE_STATUS_BCM88750_A0r_fields[] = {
    { INTERRUPTf, 1, 0, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CAPTURE_COMPLETEf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_CLK_CTRLr_fields[] = {
    { ENABLEf, 1, 16, SOCF_SIG },
    { HIGH_DURATIONf, 8, 8, SOCF_LE|SOCF_SIG },
    { LOW_DURATIONf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_0r_fields[] = {
    { ENABLEf, 1, 30, SOCF_RES },
    { NSf, 30, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_1r_fields[] = {
    { FRAC_NSf, 30, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_0_BCM56634_B0r_fields[] = {
    { ENABLEf, 1, 30, 0 },
    { NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_0_BCM88750_A0r_fields[] = {
    { ENABLEf, 1, 30, 0 },
    { NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_1_BCM88750_A0r_fields[] = {
    { FRAC_NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_BCM56440_A0r_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { HIGH_DURATIONf, 8, 8, SOCF_LE },
    { LOW_DURATIONf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_CLK_CTRL_BCM88030_A0r_fields[] = {
    { ENABLEf, 1, 16, 0 },
    { HIGH_DURATIONf, 8, 8, SOCF_LE },
    { LOW_DURATIONf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_CLK_TOGGLE_TIME_0r_fields[] = {
    { SECf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_CLK_TOGGLE_TIME_1r_fields[] = {
    { NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_CLK_TOGGLE_TIME_2r_fields[] = {
    { FRAC_NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_CLK_TOGGLE_TIME_0_BCM88750_A0r_fields[] = {
    { SECf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_CLK_TOGGLE_TIME_1_BCM88750_A0r_fields[] = {
    { NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_CONFIGr_fields[] = {
    { ACCURACYf, 8, 4, SOCF_LE|SOCF_RES },
    { ENABLEf, 1, 0, SOCF_RES },
    { EPOCHf, 16, 12, SOCF_LE|SOCF_RES },
    { LOCKf, 1, 3, SOCF_RES },
    { MODEf, 1, 1, SOCF_RES },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CODE_ENABLEf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_CONFIG_BCM56440_A0r_fields[] = {
    { BS_CLK_OUTPUT_ENABLEf, 1, 5, 0 },
    { BS_CLK_OUTPUT_LOWf, 1, 2, 0 },
    { BS_HB_OUTPUT_ENABLEf, 1, 4, 0 },
    { BS_HB_OUTPUT_LOWf, 1, 1, 0 },
    { BS_TC_OUTPUT_ENABLEf, 1, 3, 0 },
    { BS_TC_OUTPUT_LOWf, 1, 0, 0 },
    { MODEf, 1, 6, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_CONFIG_BCM56634_B0r_fields[] = {
    { ACCURACYf, 8, 4, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { EPOCHf, 16, 12, SOCF_LE },
    { LOCKf, 1, 3, 0 },
    { MODEf, 1, 1, 0 },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CODE_ENABLEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_CONFIG_BCM88030_A0r_fields[] = {
    { BS_CLK_OUTPUT_ENABLEf, 1, 5, 0 },
    { BS_CLK_OUTPUT_LOWf, 1, 2, 0 },
    { BS_HB_OUTPUT_ENABLEf, 1, 4, 0 },
    { BS_HB_OUTPUT_LOWf, 1, 1, 0 },
    { BS_TC_OUTPUT_ENABLEf, 1, 3, 0 },
    { BS_TC_OUTPUT_LOWf, 1, 0, 0 },
    { MODEf, 1, 6, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_CONFIG_BCM88650_A0r_fields[] = {
    { BS_CLK_OUTPUT_ENABLEf, 1, 5, SOCF_SIG },
    { BS_CLK_OUTPUT_LOWf, 1, 2, SOCF_SIG },
    { BS_HB_OUTPUT_ENABLEf, 1, 4, SOCF_SIG },
    { BS_HB_OUTPUT_LOWf, 1, 1, SOCF_SIG },
    { BS_TC_OUTPUT_ENABLEf, 1, 3, SOCF_SIG },
    { BS_TC_OUTPUT_LOWf, 1, 0, SOCF_SIG },
    { MODEf, 1, 6, SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_CONFIG_BCM88750_A0r_fields[] = {
    { ACCURACYf, 8, 4, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { EPOCHf, 16, 12, SOCF_LE },
    { LOCKf, 1, 3, 0 },
    { MODEf, 1, 1, 0 },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_CODE_ENABLEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_DRIFT_RATEr_fields[] = {
    { FRAC_NSf, 30, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGNf, 1, 30, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_DRIFT_RATE_BCM56634_B0r_fields[] = {
    { FRAC_NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGNf, 1, 30, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_DRIFT_RATE_BCM88750_A0r_fields[] = {
    { FRAC_NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGNf, 1, 30, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_CTRLr_fields[] = {
    { ENABLEf, 1, 25, SOCF_RES },
    { RESERVED_0f, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { THRESHOLDf, 25, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_CTRL_BCM56634_B0r_fields[] = {
    { ENABLEf, 1, 25, 0 },
    { RESERVED_0f, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { THRESHOLDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_CTRL_BCM88030_A0r_fields[] = {
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_CTRL_BCM88650_A0r_fields[] = {
    { ENABLEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_CTRL_BCM88750_A0r_fields[] = {
    { ENABLEf, 1, 25, 0 },
    { RESERVED_0f, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { THRESHOLDf, 25, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_DOWN_DURATIONr_fields[] = {
    { DOWN_DURATIONf, 26, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_DOWN_DURATION_BCM56440_A0r_fields[] = {
    { DOWN_DURATIONf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_DOWN_DURATION_BCM88030_A0r_fields[] = {
    { DOWN_DURATIONf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_UP_DURATIONr_fields[] = {
    { UP_DURATIONf, 26, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_UP_DURATION_BCM56440_A0r_fields[] = {
    { UP_DURATIONf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_HEARTBEAT_UP_DURATION_BCM88030_A0r_fields[] = {
    { UP_DURATIONf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_INITIAL_CRCr_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_INITIAL_CRC_BCM56440_A0r_fields[] = {
    { INITIAL_CRCf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_BS_INITIAL_CRC_BCM56634_B0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_INITIAL_CRC_BCM56840_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_INITIAL_CRC_BCM88030_A0r_fields[] = {
    { INITIAL_CRCf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_INITIAL_CRC_BCM88650_A0r_fields[] = {
    { INITIAL_CRCf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_INITIAL_CRC_BCM88750_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_INPUT_TIME_0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_INPUT_TIME_2r_fields[] = {
    { CHECKSUM_ERRORf, 1, 25, SOCF_RO },
    { DATAf, 25, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_INPUT_TIME_0_BCM88030_A0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_INPUT_TIME_2_BCM56440_A0r_fields[] = {
    { CHECKSUM_ERRORf, 1, 25, SOCF_RO },
    { DATAf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_INPUT_TIME_2_BCM88030_A0r_fields[] = {
    { CHECKSUM_ERRORf, 1, 25, SOCF_RO },
    { DATAf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_INPUT_TIME_2_BCM88650_A0r_fields[] = {
    { CHECKSUM_ERRORf, 1, 25, SOCF_RO },
    { DATAf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_INPUT_TIME_2_BCM88750_A0r_fields[] = {
    { CHECKSUM_ERRORf, 1, 25, SOCF_RO },
    { DATAf, 25, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_0r_fields[] = {
    { SECONDf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_1r_fields[] = {
    { NSf, 30, 0, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGN_BITf, 1, 30, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_0_BCM56634_B0r_fields[] = {
    { SECONDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_0_BCM88750_A0r_fields[] = {
    { SECONDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_1_BCM56634_B0r_fields[] = {
    { NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGN_BITf, 1, 30, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_BS_OFFSET_ADJUST_1_BCM88750_A0r_fields[] = {
    { NSf, 30, 0, SOCF_LE },
    { RESERVED_0f, 1, 31, SOCF_RO|SOCF_RES },
    { SIGN_BITf, 1, 30, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_OUTPUT_TIME_0r_fields[] = {
    { ACCURACYf, 8, 0, SOCF_LE|SOCF_SIG },
    { EPOCHf, 16, 8, SOCF_LE|SOCF_SIG },
    { LOCKf, 1, 24, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_OUTPUT_TIME_1r_fields[] = {
    { SECOND_TIMEf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_OUTPUT_TIME_2r_fields[] = {
    { NS_TIMEf, 30, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_OUTPUT_TIME_0_BCM56440_A0r_fields[] = {
    { ACCURACYf, 8, 0, SOCF_LE },
    { EPOCHf, 16, 8, SOCF_LE },
    { LOCKf, 1, 24, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_OUTPUT_TIME_0_BCM88030_A0r_fields[] = {
    { ACCURACYf, 8, 0, SOCF_LE },
    { EPOCHf, 16, 8, SOCF_LE },
    { LOCKf, 1, 24, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_OUTPUT_TIME_1_BCM56440_A0r_fields[] = {
    { SECOND_TIMEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_OUTPUT_TIME_1_BCM88030_A0r_fields[] = {
    { SECOND_TIMEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_OUTPUT_TIME_2_BCM56440_A0r_fields[] = {
    { NS_TIMEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_OUTPUT_TIME_2_BCM88030_A0r_fields[] = {
    { NS_TIMEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_BS_REF_CLK_GEN_CTRLr_fields[] = {
    { DIVISORf, 8, 0, SOCF_LE|SOCF_SIG },
    { ENABLEf, 1, 8, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_BS_REF_CLK_GEN_CTRL_BCM56440_A0r_fields[] = {
    { DIVISORf, 8, 0, SOCF_LE },
    { ENABLEf, 1, 8, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_BS_REF_CLK_GEN_CTRL_BCM88030_A0r_fields[] = {
    { DIVISORf, 8, 0, SOCF_LE },
    { ENABLEf, 1, 8, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_CHIP_MODE_CONTROLr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { UNMANAGED_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_ENABLEr_fields[] = {
    { PARITY_ERROR_ENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_ENABLE_BCM56634_A0r_fields[] = {
    { PARITY_ERROR_ENABLEf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_ENABLE_BCM88750_A0r_fields[] = {
    { PARITY_ERROR_ENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_STATUSr_fields[] = {
    { PARITY_ERROR_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_STATUS_BCM56334_A0r_fields[] = {
    { EP_TO_CMIC_PERR_INTRf, 1, 1, SOCF_RO },
    { IP0_TO_CMIC_PERR_INTRf, 1, 2, SOCF_RO },
    { IP1_TO_CMIC_PERR_INTRf, 1, 3, SOCF_RO },
    { IP2_TO_CMIC_PERR_INTRf, 1, 4, SOCF_RO },
    { MMU_TO_CMIC_MEMFAIL_INTRf, 1, 0, SOCF_RO },
    { PCIE_REPLAY_PERRf, 1, 5, SOCF_RO },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { XQP0_TO_CMIC_PERR_INTRf, 1, 6, SOCF_RO },
    { XQP1_TO_CMIC_PERR_INTRf, 1, 7, SOCF_RO },
    { XQP2_TO_CMIC_PERR_INTRf, 1, 8, SOCF_RO },
    { XQP3_TO_CMIC_PERR_INTRf, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_STATUS_BCM56634_A0r_fields[] = {
    { PARITY_ERROR_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CHIP_PARITY_INTR_STATUS_BCM88750_A0r_fields[] = {
    { PARITY_ERROR_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_CLK_ENABLEr_fields[] = {
    { PORT_MASKf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_fields[] = {
    { CCMDMA_2BIT_ECCERRf, 1, 7, SOCF_RO },
    { FIFODMA_CH0_2BIT_ECCERRf, 1, 3, SOCF_RO },
    { FIFODMA_CH1_2BIT_ECCERRf, 1, 4, SOCF_RO },
    { FIFODMA_CH2_2BIT_ECCERRf, 1, 5, SOCF_RO },
    { FIFODMA_CH3_2BIT_ECCERRf, 1, 6, SOCF_RO },
    { SBUSDMA_CH0_2BIT_ECCERRf, 1, 0, SOCF_RO },
    { SBUSDMA_CH1_2BIT_ECCERRf, 1, 1, SOCF_RO },
    { SBUSDMA_CH2_2BIT_ECCERRf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_BCM88030_A0r_fields[] = {
    { CCMDMA_2BIT_ECCERRf, 1, 7, SOCF_RO },
    { FIFODMA_CH0_2BIT_ECCERRf, 1, 3, SOCF_RO },
    { FIFODMA_CH1_2BIT_ECCERRf, 1, 4, SOCF_RO },
    { FIFODMA_CH2_2BIT_ECCERRf, 1, 5, SOCF_RO },
    { FIFODMA_CH3_2BIT_ECCERRf, 1, 6, SOCF_RO },
    { SBUSDMA_CH0_2BIT_ECCERRf, 1, 0, SOCF_RO },
    { SBUSDMA_CH1_2BIT_ECCERRf, 1, 1, SOCF_RO },
    { SBUSDMA_CH2_2BIT_ECCERRf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_fields[] = {
    { CCMDMA_2BIT_ECCERRf, 1, 7, SOCF_SIG },
    { FIFODMA_CH0_2BIT_ECCERRf, 1, 3, SOCF_SIG },
    { FIFODMA_CH1_2BIT_ECCERRf, 1, 4, SOCF_SIG },
    { FIFODMA_CH2_2BIT_ECCERRf, 1, 5, SOCF_SIG },
    { FIFODMA_CH3_2BIT_ECCERRf, 1, 6, SOCF_SIG },
    { SBUSDMA_CH0_2BIT_ECCERRf, 1, 0, SOCF_SIG },
    { SBUSDMA_CH1_2BIT_ECCERRf, 1, 1, SOCF_SIG },
    { SBUSDMA_CH2_2BIT_ECCERRf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASK_BCM88030_A0r_fields[] = {
    { CCMDMA_2BIT_ECCERRf, 1, 7, 0 },
    { FIFODMA_CH0_2BIT_ECCERRf, 1, 3, 0 },
    { FIFODMA_CH1_2BIT_ECCERRf, 1, 4, 0 },
    { FIFODMA_CH2_2BIT_ECCERRf, 1, 5, 0 },
    { FIFODMA_CH3_2BIT_ECCERRf, 1, 6, 0 },
    { SBUSDMA_CH0_2BIT_ECCERRf, 1, 0, 0 },
    { SBUSDMA_CH1_2BIT_ECCERRf, 1, 1, 0 },
    { SBUSDMA_CH2_2BIT_ECCERRf, 1, 2, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_CFGr_fields[] = {
    { ABORTf, 1, 1, SOCF_SIG },
    { ENf, 1, 0, SOCF_SIG },
    { PROCESSOR0_ENDIANESSf, 1, 2, SOCF_SIG },
    { PROCESSOR1_ENDIANESSf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_CFG_BCM56440_A0r_fields[] = {
    { ABORTf, 1, 1, 0 },
    { ENf, 1, 0, 0 },
    { PROCESSOR0_ENDIANESSf, 1, 2, 0 },
    { PROCESSOR1_ENDIANESSf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_CFG_BCM88030_A0r_fields[] = {
    { ABORTf, 1, 1, 0 },
    { ENf, 1, 0, 0 },
    { PROCESSOR0_ENDIANESSf, 1, 2, 0 },
    { PROCESSOR1_ENDIANESSf, 1, 3, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_fields[] = {
    { ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDR_BCM88030_A0r_fields[] = {
    { ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_fields[] = {
    { INJECT_1BIT_ECC_ERROR_IN_DMARDf, 1, 0, SOCF_SIG },
    { INJECT_2BIT_ECC_ERROR_IN_DMARDf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_ECCERR_CONTROL_BCM88030_A0r_fields[] = {
    { INJECT_1BIT_ECC_ERROR_IN_DMARDf, 1, 0, 0 },
    { INJECT_2BIT_ECC_ERROR_IN_DMARDf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_fields[] = {
    { COUNTf, 30, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM56440_A0r_fields[] = {
    { COUNTf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_ENTRY_COUNT_BCM88030_A0r_fields[] = {
    { COUNTf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_fields[] = {
    { ADDRf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDR_BCM88030_A0r_fields[] = {
    { ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_STATr_fields[] = {
    { DONEf, 1, 0, SOCF_RO },
    { ECC_2BIT_CHECK_FAILf, 1, 2, SOCF_RO },
    { ERRORf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_STATUS_CLRr_fields[] = {
    { ECC_2BIT_CHECK_FAILf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_STATUS_CLR_BCM88030_A0r_fields[] = {
    { ECC_2BIT_CHECK_FAILf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_STAT_BCM56440_A0r_fields[] = {
    { DONEf, 1, 0, SOCF_RO },
    { ERRORf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CCM_DMA_STAT_BCM88030_A0r_fields[] = {
    { DONEf, 1, 0, SOCF_RO },
    { ECC_2BIT_CHECK_FAILf, 1, 2, SOCF_RO },
    { ERRORf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CH0_COS_CTRL_RX_0r_fields[] = {
    { COS_BMPf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM56440_A0r_fields[] = {
    { COS_BMPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CH0_COS_CTRL_RX_0_BCM88030_A0r_fields[] = {
    { COS_BMPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CH0_DMA_CTRLr_fields[] = {
    { ABORT_DMAf, 1, 2, SOCF_SIG },
    { DESC_ENDIANESSf, 1, 5, SOCF_SIG },
    { DIRECTIONf, 1, 0, SOCF_SIG },
    { DMA_ENf, 1, 1, SOCF_SIG },
    { DROP_RX_PKT_ON_CHAIN_ENDf, 1, 6, SOCF_SIG },
    { PKTDMA_ENDIANESSf, 1, 4, SOCF_SIG },
    { RLD_STS_UPD_DISf, 1, 7, SOCF_SIG },
    { SEL_INTR_ON_DESC_OR_PKTf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_CH0_DMA_CTRL_BCM56440_A0r_fields[] = {
    { ABORT_DMAf, 1, 2, 0 },
    { DESC_ENDIANESSf, 1, 5, 0 },
    { DIRECTIONf, 1, 0, 0 },
    { DMA_ENf, 1, 1, 0 },
    { DROP_RX_PKT_ON_CHAIN_ENDf, 1, 6, 0 },
    { PKTDMA_ENDIANESSf, 1, 4, 0 },
    { RLD_STS_UPD_DISf, 1, 7, 0 },
    { SEL_INTR_ON_DESC_OR_PKTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CH0_DMA_CTRL_BCM88030_A0r_fields[] = {
    { ABORT_DMAf, 1, 2, 0 },
    { DESC_ENDIANESSf, 1, 5, 0 },
    { DIRECTIONf, 1, 0, 0 },
    { DMA_ENf, 1, 1, 0 },
    { DROP_RX_PKT_ON_CHAIN_ENDf, 1, 6, 0 },
    { PKTDMA_ENDIANESSf, 1, 4, 0 },
    { RLD_STS_UPD_DISf, 1, 7, 0 },
    { SEL_INTR_ON_DESC_OR_PKTf, 1, 3, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_CONFIGr_fields[] = {
    { ENABLE_SBUSDMA_CH0_FLOW_CONTROLf, 1, 0, SOCF_SIG },
    { ENABLE_SBUSDMA_CH1_FLOW_CONTROLf, 1, 1, SOCF_SIG },
    { ENABLE_SBUSDMA_CH2_FLOW_CONTROLf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_CONFIG_BCM88030_A0r_fields[] = {
    { ENABLE_SBUSDMA_CH0_FLOW_CONTROLf, 1, 0, 0 },
    { ENABLE_SBUSDMA_CH1_FLOW_CONTROLf, 1, 1, 0 },
    { ENABLE_SBUSDMA_CH2_FLOW_CONTROLf, 1, 2, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_DMA_CH0_INTR_COALr_fields[] = {
    { COUNTf, 15, 16, SOCF_LE|SOCF_SIG },
    { ENABLEf, 1, 31, SOCF_SIG },
    { TIMERf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM56440_A0r_fields[] = {
    { COUNTf, 15, 16, SOCF_LE },
    { ENABLEf, 1, 31, 0 },
    { TIMERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_DMA_CH0_INTR_COAL_BCM88030_A0r_fields[] = {
    { COUNTf, 15, 16, SOCF_LE },
    { ENABLEf, 1, 31, 0 },
    { TIMERf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_DMA_STATr_fields[] = {
    { CH0_CHAIN_DONEf, 1, 0, SOCF_RO },
    { CH0_DESCRD_ADDR_DECODE_ERRf, 1, 20, SOCF_RO },
    { CH0_DESC_DONEf, 1, 4, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 8, SOCF_RO },
    { CH0_PKTWRRD_ADDR_DECODE_ERRf, 1, 16, SOCF_RO },
    { CH0_PKTWR_ECC_ERRf, 1, 28, SOCF_RO },
    { CH0_STWR_ECC_ERRf, 1, 24, SOCF_RO },
    { CH0_STWT_ADDR_DECODE_ERRf, 1, 12, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 1, SOCF_RO },
    { CH1_DESCRD_ADDR_DECODE_ERRf, 1, 21, SOCF_RO },
    { CH1_DESC_DONEf, 1, 5, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 9, SOCF_RO },
    { CH1_PKTWRRD_ADDR_DECODE_ERRf, 1, 17, SOCF_RO },
    { CH1_PKTWR_ECC_ERRf, 1, 29, SOCF_RO },
    { CH1_STWR_ECC_ERRf, 1, 25, SOCF_RO },
    { CH1_STWT_ADDR_DECODE_ERRf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 2, SOCF_RO },
    { CH2_DESCRD_ADDR_DECODE_ERRf, 1, 22, SOCF_RO },
    { CH2_DESC_DONEf, 1, 6, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 10, SOCF_RO },
    { CH2_PKTWRRD_ADDR_DECODE_ERRf, 1, 18, SOCF_RO },
    { CH2_PKTWR_ECC_ERRf, 1, 30, SOCF_RO },
    { CH2_STWR_ECC_ERRf, 1, 26, SOCF_RO },
    { CH2_STWT_ADDR_DECODE_ERRf, 1, 14, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 3, SOCF_RO },
    { CH3_DESCRD_ADDR_DECODE_ERRf, 1, 23, SOCF_RO },
    { CH3_DESC_DONEf, 1, 7, SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 11, SOCF_RO },
    { CH3_PKTWRRD_ADDR_DECODE_ERRf, 1, 19, SOCF_RO },
    { CH3_PKTWR_ECC_ERRf, 1, 31, SOCF_RO },
    { CH3_STWR_ECC_ERRf, 1, 27, SOCF_RO },
    { CH3_STWT_ADDR_DECODE_ERRf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_DMA_STAT_BCM56440_A0r_fields[] = {
    { CH0_CHAIN_DONEf, 1, 0, SOCF_RO },
    { CH0_DESCRD_ADDR_DECODE_ERRf, 1, 20, SOCF_RO },
    { CH0_DESC_DONEf, 1, 4, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 8, SOCF_RO },
    { CH0_PKTWRRD_ADDR_DECODE_ERRf, 1, 16, SOCF_RO },
    { CH0_PKTWR_ECC_ERRf, 1, 28, SOCF_RO },
    { CH0_STWR_ECC_ERRf, 1, 24, SOCF_RO },
    { CH0_STWT_ADDR_DECODE_ERRf, 1, 12, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 1, SOCF_RO },
    { CH1_DESCRD_ADDR_DECODE_ERRf, 1, 21, SOCF_RO },
    { CH1_DESC_DONEf, 1, 5, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 9, SOCF_RO },
    { CH1_PKTWRRD_ADDR_DECODE_ERRf, 1, 17, SOCF_RO },
    { CH1_PKTWR_ECC_ERRf, 1, 29, SOCF_RO },
    { CH1_STWR_ECC_ERRf, 1, 25, SOCF_RO },
    { CH1_STWT_ADDR_DECODE_ERRf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 2, SOCF_RO },
    { CH2_DESCRD_ADDR_DECODE_ERRf, 1, 22, SOCF_RO },
    { CH2_DESC_DONEf, 1, 6, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 10, SOCF_RO },
    { CH2_PKTWRRD_ADDR_DECODE_ERRf, 1, 18, SOCF_RO },
    { CH2_PKTWR_ECC_ERRf, 1, 30, SOCF_RO },
    { CH2_STWR_ECC_ERRf, 1, 26, SOCF_RO },
    { CH2_STWT_ADDR_DECODE_ERRf, 1, 14, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 3, SOCF_RO },
    { CH3_DESCRD_ADDR_DECODE_ERRf, 1, 23, SOCF_RO },
    { CH3_DESC_DONEf, 1, 7, SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 11, SOCF_RO },
    { CH3_PKTWRRD_ADDR_DECODE_ERRf, 1, 19, SOCF_RO },
    { CH3_PKTWR_ECC_ERRf, 1, 31, SOCF_RO },
    { CH3_STWR_ECC_ERRf, 1, 27, SOCF_RO },
    { CH3_STWT_ADDR_DECODE_ERRf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_DMA_STAT_BCM88030_A0r_fields[] = {
    { CH0_CHAIN_DONEf, 1, 0, SOCF_RO },
    { CH0_DESCRD_ADDR_DECODE_ERRf, 1, 20, SOCF_RO },
    { CH0_DESC_DONEf, 1, 4, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 8, SOCF_RO },
    { CH0_PKTWRRD_ADDR_DECODE_ERRf, 1, 16, SOCF_RO },
    { CH0_PKTWR_ECC_ERRf, 1, 28, SOCF_RO },
    { CH0_STWR_ECC_ERRf, 1, 24, SOCF_RO },
    { CH0_STWT_ADDR_DECODE_ERRf, 1, 12, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 1, SOCF_RO },
    { CH1_DESCRD_ADDR_DECODE_ERRf, 1, 21, SOCF_RO },
    { CH1_DESC_DONEf, 1, 5, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 9, SOCF_RO },
    { CH1_PKTWRRD_ADDR_DECODE_ERRf, 1, 17, SOCF_RO },
    { CH1_PKTWR_ECC_ERRf, 1, 29, SOCF_RO },
    { CH1_STWR_ECC_ERRf, 1, 25, SOCF_RO },
    { CH1_STWT_ADDR_DECODE_ERRf, 1, 13, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 2, SOCF_RO },
    { CH2_DESCRD_ADDR_DECODE_ERRf, 1, 22, SOCF_RO },
    { CH2_DESC_DONEf, 1, 6, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 10, SOCF_RO },
    { CH2_PKTWRRD_ADDR_DECODE_ERRf, 1, 18, SOCF_RO },
    { CH2_PKTWR_ECC_ERRf, 1, 30, SOCF_RO },
    { CH2_STWR_ECC_ERRf, 1, 26, SOCF_RO },
    { CH2_STWT_ADDR_DECODE_ERRf, 1, 14, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 3, SOCF_RO },
    { CH3_DESCRD_ADDR_DECODE_ERRf, 1, 23, SOCF_RO },
    { CH3_DESC_DONEf, 1, 7, SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 11, SOCF_RO },
    { CH3_PKTWRRD_ADDR_DECODE_ERRf, 1, 19, SOCF_RO },
    { CH3_PKTWR_ECC_ERRf, 1, 31, SOCF_RO },
    { CH3_STWR_ECC_ERRf, 1, 27, SOCF_RO },
    { CH3_STWT_ADDR_DECODE_ERRf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_DMA_STAT_CLRr_fields[] = {
    { CH0_DESCRD_CMPLT_CLRf, 1, 0, SOCF_SIG },
    { CH0_INTR_COALESCING_CLRf, 1, 4, SOCF_SIG },
    { CH1_DESCRD_CMPLT_CLRf, 1, 1, SOCF_SIG },
    { CH1_INTR_COALESCING_CLRf, 1, 5, SOCF_SIG },
    { CH2_DESCRD_CMPLT_CLRf, 1, 2, SOCF_SIG },
    { CH2_INTR_COALESCING_CLRf, 1, 6, SOCF_SIG },
    { CH3_DESCRD_CMPLT_CLRf, 1, 3, SOCF_SIG },
    { CH3_INTR_COALESCING_CLRf, 1, 7, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_DMA_STAT_CLR_BCM56440_A0r_fields[] = {
    { CH0_DESCRD_CMPLT_CLRf, 1, 0, 0 },
    { CH0_INTR_COALESCING_CLRf, 1, 4, 0 },
    { CH1_DESCRD_CMPLT_CLRf, 1, 1, 0 },
    { CH1_INTR_COALESCING_CLRf, 1, 5, 0 },
    { CH2_DESCRD_CMPLT_CLRf, 1, 2, 0 },
    { CH2_INTR_COALESCING_CLRf, 1, 6, 0 },
    { CH3_DESCRD_CMPLT_CLRf, 1, 3, 0 },
    { CH3_INTR_COALESCING_CLRf, 1, 7, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_DMA_STAT_CLR_BCM88030_A0r_fields[] = {
    { CH0_DESCRD_CMPLT_CLRf, 1, 0, 0 },
    { CH0_INTR_COALESCING_CLRf, 1, 4, 0 },
    { CH1_DESCRD_CMPLT_CLRf, 1, 1, 0 },
    { CH1_INTR_COALESCING_CLRf, 1, 5, 0 },
    { CH2_DESCRD_CMPLT_CLRf, 1, 2, 0 },
    { CH2_INTR_COALESCING_CLRf, 1, 6, 0 },
    { CH3_DESCRD_CMPLT_CLRf, 1, 3, 0 },
    { CH3_INTR_COALESCING_CLRf, 1, 7, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_fields[] = {
    { ABORTf, 1, 31, SOCF_SIG },
    { BEAT_COUNTf, 5, 2, SOCF_LE|SOCF_SIG },
    { ENABLEf, 1, 0, SOCF_SIG },
    { ENDIANESSf, 1, 11, SOCF_SIG },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE|SOCF_SIG },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE|SOCF_SIG },
    { NACK_FATALf, 1, 1, SOCF_SIG },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM56440_A0r_fields[] = {
    { BEAT_COUNTf, 5, 2, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 31, 0 },
    { ENDIANESSf, 1, 11, 0 },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE },
    { NACK_FATALf, 1, 1, 0 },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CFG_BCM88030_A0r_fields[] = {
    { ABORTf, 1, 31, 0 },
    { BEAT_COUNTf, 5, 2, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { ENDIANESSf, 1, 11, 0 },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE },
    { NACK_FATALf, 1, 1, 0 },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_BCM88030_A0r_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_BCM88030_A0r_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_fields[] = {
    { THRESHOLDf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLD_BCM88030_A0r_fields[] = {
    { THRESHOLDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_fields[] = {
    { ENTRYCOUNTf, 17, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEM_BCM88030_A0r_fields[] = {
    { ENTRYCOUNTf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_fields[] = {
    { ENTRYCOUNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEM_BCM88030_A0r_fields[] = {
    { ENTRYCOUNTf, 17, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_fields[] = {
    { OPCODEf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODE_BCM88030_A0r_fields[] = {
    { OPCODEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_CMD_CONFIGr_fields[] = {
    { EN_TR3_SBUS_STYLEf, 1, 9, 0 },
    { SBUS_ACCTYPEf, 3, 0, SOCF_LE },
    { SBUS_BLOCKIDf, 6, 3, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_fields[] = {
    { ACTIVEf, 1, 1, SOCF_RO },
    { DONEf, 1, 4, SOCF_RO },
    { ECC_2BIT_CHECK_FAILf, 1, 11, SOCF_RO },
    { ERRORf, 1, 0, SOCF_RO },
    { HOSTMEMWR_ERRORf, 1, 5, SOCF_RO },
    { HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO },
    { SBUSACK_ERRORf, 1, 9, SOCF_RO },
    { SBUSACK_NACKf, 1, 8, SOCF_RO },
    { SBUSACK_TIMEOUTf, 1, 10, SOCF_RO },
    { SBUSACK_WRONG_BEATCOUNTf, 1, 6, SOCF_RO },
    { SBUSACK_WRONG_OPCODEf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM56440_A0r_fields[] = {
    { ACTIVEf, 1, 1, SOCF_RO },
    { ERRORf, 1, 0, SOCF_RO },
    { FIFO_CH0_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { FIFO_CH0_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_BCM88030_A0r_fields[] = {
    { ACTIVEf, 1, 1, SOCF_RO },
    { DONEf, 1, 4, SOCF_RO },
    { ECC_2BIT_CHECK_FAILf, 1, 11, SOCF_RO },
    { ERRORf, 1, 0, SOCF_RO },
    { HOSTMEMWR_ERRORf, 1, 5, SOCF_RO },
    { HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO },
    { SBUSACK_ERRORf, 1, 9, SOCF_RO },
    { SBUSACK_NACKf, 1, 8, SOCF_RO },
    { SBUSACK_TIMEOUTf, 1, 10, SOCF_RO },
    { SBUSACK_WRONG_BEATCOUNTf, 1, 6, SOCF_RO },
    { SBUSACK_WRONG_OPCODEf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_fields[] = {
    { ECC_2BIT_CHECK_FAILf, 1, 2, SOCF_SIG },
    { HOSTMEM_OVERFLOWf, 1, 0, SOCF_SIG },
    { HOSTMEM_TIMEOUTf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM56440_A0r_fields[] = {
    { ERRORf, 1, 0, 0 },
    { FIFO_CH0_DMA_HOSTMEM_OVERFLOWf, 1, 1, 0 },
    { FIFO_CH0_DMA_HOSTMEM_TIMEOUTf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLR_BCM88030_A0r_fields[] = {
    { ECC_2BIT_CHECK_FAILf, 1, 2, 0 },
    { HOSTMEM_OVERFLOWf, 1, 0, 0 },
    { HOSTMEM_TIMEOUTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_fields[] = {
    { ACTIVEf, 1, 1, SOCF_RO },
    { ERRORf, 1, 0, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_fields[] = {
    { ERRORf, 1, 0, 0 },
    { FIFO_CH1_DMA_HOSTMEM_OVERFLOWf, 1, 1, 0 },
    { FIFO_CH1_DMA_HOSTMEM_TIMEOUTf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_fields[] = {
    { ACTIVEf, 1, 1, SOCF_RO },
    { ERRORf, 1, 0, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_fields[] = {
    { ERRORf, 1, 0, 0 },
    { FIFO_CH2_DMA_HOSTMEM_OVERFLOWf, 1, 1, 0 },
    { FIFO_CH2_DMA_HOSTMEM_TIMEOUTf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_fields[] = {
    { ACTIVEf, 1, 1, SOCF_RO },
    { ERRORf, 1, 0, SOCF_RO },
    { FIFO_CH3_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { FIFO_CH3_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_fields[] = {
    { ERRORf, 1, 0, 0 },
    { FIFO_CH3_DMA_HOSTMEM_OVERFLOWf, 1, 1, 0 },
    { FIFO_CH3_DMA_HOSTMEM_TIMEOUTf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FIFO_RD_DMA_DEBUGr_fields[] = {
    { DEBUG_0f, 1, 0, 0 },
    { DEBUG_1f, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_ADDRESSr_fields[] = {
    { ADDRRESSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM56440_A0r_fields[] = {
    { ADDRRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_ADDRESS_BCM88030_A0r_fields[] = {
    { ADDRRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_DATA32r_fields[] = {
    { DATA32f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_DATA32_BCM56440_A0r_fields[] = {
    { DATA32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_DATA32_BCM88030_A0r_fields[] = {
    { DATA32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_DATA64_HIr_fields[] = {
    { DATA64_HIf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM56440_A0r_fields[] = {
    { DATA64_HIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_DATA64_HI_BCM88030_A0r_fields[] = {
    { DATA64_HIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_DATA64_LOr_fields[] = {
    { DATA64_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM56440_A0r_fields[] = {
    { DATA64_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_DATA64_LO_BCM88030_A0r_fields[] = {
    { DATA64_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_fields[] = {
    { ADDRRESSf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM56440_A0r_fields[] = {
    { ADDRRESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r_fields[] = {
    { ADDRRESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_STATUSr_fields[] = {
    { FSCHAN_BUSYf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_STATUS_BCM56440_A0r_fields[] = {
    { FSCHAN_BUSYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_FSCHAN_STATUS_BCM88030_A0r_fields[] = {
    { FSCHAN_BUSYf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE|SOCF_SIG },
    { ADDR_1f, 5, 5, SOCF_LE|SOCF_SIG },
    { ADDR_2f, 5, 10, SOCF_LE|SOCF_SIG },
    { ADDR_3f, 5, 15, SOCF_LE|SOCF_SIG },
    { ADDR_4f, 5, 20, SOCF_LE|SOCF_SIG },
    { ADDR_5f, 5, 25, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE|SOCF_SIG },
    { ADDR_1f, 5, 5, SOCF_LE|SOCF_SIG },
    { ADDR_2f, 5, 10, SOCF_LE|SOCF_SIG },
    { ADDR_3f, 5, 15, SOCF_LE|SOCF_SIG },
    { ADDR_4f, 5, 20, SOCF_LE|SOCF_SIG },
    { ADDR_5f, 5, 25, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE|SOCF_SIG },
    { ADDR_1f, 5, 5, SOCF_LE|SOCF_SIG },
    { ADDR_2f, 5, 10, SOCF_LE|SOCF_SIG },
    { ADDR_3f, 5, 15, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_fields[] = {
    { ADDR_0f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56440_A0r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE },
    { ADDR_1f, 5, 5, SOCF_LE },
    { ADDR_2f, 5, 10, SOCF_LE },
    { ADDR_3f, 5, 15, SOCF_LE },
    { ADDR_4f, 5, 20, SOCF_LE },
    { ADDR_5f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM56450_A0r_fields[] = {
    { ADDR_0f, 6, 0, SOCF_LE },
    { ADDR_1f, 6, 6, SOCF_LE },
    { ADDR_2f, 6, 12, SOCF_LE },
    { ADDR_3f, 6, 18, SOCF_LE },
    { ADDR_4f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0_BCM88030_A0r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE },
    { ADDR_1f, 5, 5, SOCF_LE },
    { ADDR_2f, 5, 10, SOCF_LE },
    { ADDR_3f, 5, 15, SOCF_LE },
    { ADDR_4f, 5, 20, SOCF_LE },
    { ADDR_5f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56440_A0r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE },
    { ADDR_1f, 5, 5, SOCF_LE },
    { ADDR_2f, 5, 10, SOCF_LE },
    { ADDR_3f, 5, 15, SOCF_LE },
    { ADDR_4f, 5, 20, SOCF_LE },
    { ADDR_5f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM56450_A0r_fields[] = {
    { ADDR_0f, 6, 0, SOCF_LE },
    { ADDR_1f, 6, 6, SOCF_LE },
    { ADDR_2f, 6, 12, SOCF_LE },
    { ADDR_3f, 6, 18, SOCF_LE },
    { ADDR_4f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1_BCM88030_A0r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE },
    { ADDR_1f, 5, 5, SOCF_LE },
    { ADDR_2f, 5, 10, SOCF_LE },
    { ADDR_3f, 5, 15, SOCF_LE },
    { ADDR_4f, 5, 20, SOCF_LE },
    { ADDR_5f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56440_A0r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE },
    { ADDR_1f, 5, 5, SOCF_LE },
    { ADDR_2f, 5, 10, SOCF_LE },
    { ADDR_3f, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM56450_A0r_fields[] = {
    { ADDR_0f, 6, 0, SOCF_LE },
    { ADDR_1f, 6, 6, SOCF_LE },
    { ADDR_2f, 6, 12, SOCF_LE },
    { ADDR_3f, 6, 18, SOCF_LE },
    { ADDR_4f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2_BCM88030_A0r_fields[] = {
    { ADDR_0f, 5, 0, SOCF_LE },
    { ADDR_1f, 5, 5, SOCF_LE },
    { ADDR_2f, 5, 10, SOCF_LE },
    { ADDR_3f, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT0r_fields[] = {
    { CH0_CHAIN_DONEf, 1, 15, SOCF_RO },
    { CH0_DESC_DONEf, 1, 14, SOCF_RO },
    { CH0_INTR_COALESCING_INTRf, 1, 19, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 13, SOCF_RO },
    { CH1_DESC_DONEf, 1, 12, SOCF_RO },
    { CH1_INTR_COALESCING_INTRf, 1, 18, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 11, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH2_INTR_COALESCING_INTRf, 1, 17, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 9, SOCF_RO },
    { CH3_DESC_DONEf, 1, 8, SOCF_RO },
    { CH3_INTR_COALESCING_INTRf, 1, 16, SOCF_RO },
    { CROSS_COUPLED_MEMORYDMA_DONEf, 1, 21, SOCF_RO },
    { FIFO_CH0_DMA_INTRf, 1, 5, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 4, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 3, SOCF_RO },
    { FIFO_CH3_DMA_INTRf, 1, 2, SOCF_RO },
    { MIIM_OP_DONEf, 1, 7, SOCF_RO },
    { SBUSDMA_CH0_DONEf, 1, 1, SOCF_RO },
    { SBUSDMA_CH1_DONEf, 1, 0, SOCF_RO },
    { SBUSDMA_CH2_DONEf, 1, 6, SOCF_RO },
    { SBUSDMA_ECCERRf, 1, 26, SOCF_RO },
    { SCHAN_OP_DONEf, 1, 20, SOCF_RO },
    { SW_INTRf, 4, 22, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT1r_fields[] = {
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE|SOCF_RO },
    { COMMON_SCHAN_DONEf, 1, 8, SOCF_RO },
    { GPIO_INTRf, 1, 10, SOCF_RO },
    { I2C_INTRf, 1, 0, SOCF_RO },
    { MIIM_OP_DONEf, 1, 9, SOCF_RO },
    { PCIEINTF_NEEDS_CLEANUPf, 1, 27, SOCF_RO },
    { PCIE_ECRC_ERR_INTRf, 1, 1, SOCF_RO },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, SOCF_RO },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, SOCF_RO },
    { SPI_INTERRUPTf, 1, 5, SOCF_RO },
    { SRAM_ECC_INTRf, 1, 28, SOCF_RO },
    { TIM0_INTR1f, 1, 23, SOCF_RO },
    { TIM0_INTR2f, 1, 24, SOCF_RO },
    { TIM1_INTR1f, 1, 25, SOCF_RO },
    { TIM1_INTR2f, 1, 26, SOCF_RO },
    { TIMESYNC_INTRf, 1, 2, SOCF_RO },
    { UART0_INTERRUPTf, 1, 6, SOCF_RO },
    { UART1_INTERRUPTf, 1, 7, SOCF_RO },
    { UC_0_PMUIRQf, 1, 19, SOCF_RO },
    { UC_1_PMUIRQf, 1, 20, SOCF_RO },
    { WDT_0_INTRf, 1, 21, SOCF_RO },
    { WDT_1_INTRf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT2r_fields[] = {
    { FIELD_10_10f, 1, 10, SOCF_RO },
    { FIELD_11_11f, 1, 11, SOCF_RO },
    { FIELD_12_12f, 1, 12, SOCF_RO },
    { FIELD_13_13f, 1, 13, SOCF_RO },
    { FIELD_14_14f, 1, 14, SOCF_RO },
    { FIELD_15_15f, 1, 15, SOCF_RO },
    { FIELD_16_16f, 1, 16, SOCF_RO },
    { FIELD_17_17f, 1, 17, SOCF_RO },
    { FIELD_18_18f, 1, 18, SOCF_RO },
    { FIELD_19_19f, 1, 19, SOCF_RO },
    { FIELD_20_20f, 1, 20, SOCF_RO },
    { FIELD_21_21f, 1, 21, SOCF_RO },
    { FIELD_22_22f, 1, 22, SOCF_RO },
    { FIELD_23_23f, 1, 23, SOCF_RO },
    { FIELD_24_24f, 1, 24, SOCF_RO },
    { FIELD_25_25f, 1, 25, SOCF_RO },
    { FIELD_26_26f, 1, 26, SOCF_RO },
    { FIELD_27_27f, 1, 27, SOCF_RO },
    { FIELD_28_28f, 1, 28, SOCF_RO },
    { FIELD_29_29f, 1, 29, SOCF_RO },
    { FIELD_30_30f, 1, 30, SOCF_RO },
    { FIELD_31_31f, 1, 31, SOCF_RO },
    { FIELD_5_5f, 1, 5, SOCF_RO },
    { FIELD_6_6f, 1, 6, SOCF_RO },
    { FIELD_7_7f, 1, 7, SOCF_RO },
    { FIELD_8_8f, 1, 8, SOCF_RO },
    { FIELD_9_9f, 1, 9, SOCF_RO },
    { PARITY_INTERRUPT_0f, 1, 0, SOCF_RO },
    { PARITY_INTERRUPT_1f, 1, 1, SOCF_RO },
    { PARITY_INTERRUPT_2f, 1, 2, SOCF_RO },
    { PARITY_INTERRUPT_3f, 1, 3, SOCF_RO },
    { PARITY_INTERRUPT_4f, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT3r_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_RO },
    { FIELD_8_8f, 1, 8, SOCF_RO },
    { INTERRUPTBLOCKID1f, 1, 1, SOCF_RO },
    { INTERRUPTBLOCKID10f, 1, 10, SOCF_RO },
    { INTERRUPTBLOCKID11f, 1, 11, SOCF_RO },
    { INTERRUPTBLOCKID12f, 1, 12, SOCF_RO },
    { INTERRUPTBLOCKID13f, 1, 13, SOCF_RO },
    { INTERRUPTBLOCKID14f, 1, 14, SOCF_RO },
    { INTERRUPTBLOCKID15f, 1, 15, SOCF_RO },
    { INTERRUPTBLOCKID16f, 1, 16, SOCF_RO },
    { INTERRUPTBLOCKID17f, 1, 17, SOCF_RO },
    { INTERRUPTBLOCKID18f, 1, 18, SOCF_RO },
    { INTERRUPTBLOCKID19f, 1, 19, SOCF_RO },
    { INTERRUPTBLOCKID2f, 1, 2, SOCF_RO },
    { INTERRUPTBLOCKID20f, 1, 20, SOCF_RO },
    { INTERRUPTBLOCKID21f, 1, 21, SOCF_RO },
    { INTERRUPTBLOCKID22f, 1, 22, SOCF_RO },
    { INTERRUPTBLOCKID26f, 1, 26, SOCF_RO },
    { INTERRUPTBLOCKID3f, 1, 3, SOCF_RO },
    { INTERRUPTBLOCKID4f, 1, 4, SOCF_RO },
    { INTERRUPTBLOCKID5f, 1, 5, SOCF_RO },
    { INTERRUPTBLOCKID6f, 1, 6, SOCF_RO },
    { INTERRUPTBLOCKID9f, 1, 9, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT4r_fields[] = {
    { FIELD_0_0f, 1, 0, SOCF_RO },
    { FIELD_25_25f, 1, 25, SOCF_RO },
    { INTERRUPTBLOCKID35f, 1, 3, SOCF_RO },
    { INTERRUPTBLOCKID36f, 1, 4, SOCF_RO },
    { INTERRUPTBLOCKID37f, 1, 5, SOCF_RO },
    { INTERRUPTBLOCKID38f, 1, 6, SOCF_RO },
    { INTERRUPTBLOCKID39f, 1, 7, SOCF_RO },
    { INTERRUPTBLOCKID40f, 1, 8, SOCF_RO },
    { INTERRUPTBLOCKID41f, 1, 9, SOCF_RO },
    { INTERRUPTBLOCKID42f, 1, 10, SOCF_RO },
    { INTERRUPTBLOCKID43f, 1, 11, SOCF_RO },
    { INTERRUPTBLOCKID44f, 1, 12, SOCF_RO },
    { INTERRUPTBLOCKID45f, 1, 13, SOCF_RO },
    { INTERRUPTBLOCKID46f, 1, 14, SOCF_RO },
    { INTERRUPTBLOCKID47f, 1, 15, SOCF_RO },
    { INTERRUPTBLOCKID48f, 1, 16, SOCF_RO },
    { INTERRUPTBLOCKID49f, 1, 17, SOCF_RO },
    { INTERRUPTBLOCKID50f, 1, 18, SOCF_RO },
    { INTERRUPTBLOCKID51f, 1, 19, SOCF_RO },
    { INTERRUPTBLOCKID52f, 1, 20, SOCF_RO },
    { INTERRUPTBLOCKID53f, 1, 21, SOCF_RO },
    { INTERRUPTBLOCKID55f, 1, 23, SOCF_RO },
    { INTERRUPTBLOCKID56f, 1, 24, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT0_BCM56440_A0r_fields[] = {
    { CH0_CHAIN_DONEf, 1, 15, SOCF_RO },
    { CH0_DESC_DONEf, 1, 14, SOCF_RO },
    { CH0_INTR_COALESCING_INTRf, 1, 19, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 13, SOCF_RO },
    { CH1_DESC_DONEf, 1, 12, SOCF_RO },
    { CH1_INTR_COALESCING_INTRf, 1, 18, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 11, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH2_INTR_COALESCING_INTRf, 1, 17, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 9, SOCF_RO },
    { CH3_DESC_DONEf, 1, 8, SOCF_RO },
    { CH3_INTR_COALESCING_INTRf, 1, 16, SOCF_RO },
    { CROSS_COUPLED_MEMORYDMA_DONEf, 1, 21, SOCF_RO },
    { FIFO_CH0_DMA_INTRf, 1, 5, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 4, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 3, SOCF_RO },
    { FIFO_CH3_DMA_INTRf, 1, 2, SOCF_RO },
    { MIIM_OP_DONEf, 1, 7, SOCF_RO },
    { SCHAN_OP_DONEf, 1, 20, SOCF_RO },
    { SLAM_DMA_DONEf, 1, 0, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 6, SOCF_RO },
    { SW_INTRf, 4, 22, SOCF_LE|SOCF_RO },
    { TABLE_DMA_DONEf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT0_BCM88030_A0r_fields[] = {
    { CH0_CHAIN_DONEf, 1, 15, SOCF_RO },
    { CH0_DESC_DONEf, 1, 14, SOCF_RO },
    { CH0_INTR_COALESCING_INTRf, 1, 19, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 13, SOCF_RO },
    { CH1_DESC_DONEf, 1, 12, SOCF_RO },
    { CH1_INTR_COALESCING_INTRf, 1, 18, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 11, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH2_INTR_COALESCING_INTRf, 1, 17, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 9, SOCF_RO },
    { CH3_DESC_DONEf, 1, 8, SOCF_RO },
    { CH3_INTR_COALESCING_INTRf, 1, 16, SOCF_RO },
    { CROSS_COUPLED_MEMORYDMA_DONEf, 1, 21, SOCF_RO },
    { FIFO_CH0_DMA_INTRf, 1, 5, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 4, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 3, SOCF_RO },
    { FIFO_CH3_DMA_INTRf, 1, 2, SOCF_RO },
    { MIIM_OP_DONEf, 1, 7, SOCF_RO },
    { SBUSDMA_CH0_DONEf, 1, 1, SOCF_RO },
    { SBUSDMA_CH1_DONEf, 1, 0, SOCF_RO },
    { SBUSDMA_CH2_DONEf, 1, 6, SOCF_RO },
    { SBUSDMA_ECCERRf, 1, 26, SOCF_RO },
    { SCHAN_OP_DONEf, 1, 20, SOCF_RO },
    { SW_INTRf, 4, 22, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT1_BCM56440_A0r_fields[] = {
    { BROADSYNC_INTRf, 1, 1, SOCF_RO },
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE|SOCF_RO },
    { COMMON_SCHAN_DONEf, 1, 8, SOCF_RO },
    { GPIO_INTRf, 1, 10, SOCF_RO },
    { I2C_INTRf, 1, 0, SOCF_RO },
    { MIIM_OP_DONEf, 1, 9, SOCF_RO },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, SOCF_RO },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, SOCF_RO },
    { SPI_INTERRUPTf, 1, 5, SOCF_RO },
    { TIM0_INTR1f, 1, 23, SOCF_RO },
    { TIM0_INTR2f, 1, 24, SOCF_RO },
    { TIM1_INTR1f, 1, 25, SOCF_RO },
    { TIM1_INTR2f, 1, 26, SOCF_RO },
    { TIMESYNC_INTRf, 1, 2, SOCF_RO },
    { UART0_INTERRUPTf, 1, 6, SOCF_RO },
    { UART1_INTERRUPTf, 1, 7, SOCF_RO },
    { UC_0_PMUIRQf, 1, 19, SOCF_RO },
    { UC_1_PMUIRQf, 1, 20, SOCF_RO },
    { WDT_0_INTRf, 1, 21, SOCF_RO },
    { WDT_1_INTRf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT1_BCM56440_B0r_fields[] = {
    { BROADSYNC_INTRf, 1, 1, SOCF_RO },
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE|SOCF_RO },
    { COMMON_SCHAN_DONEf, 1, 8, SOCF_RO },
    { GPIO_INTRf, 1, 10, SOCF_RO },
    { I2C_INTRf, 1, 0, SOCF_RO },
    { MIIM_OP_DONEf, 1, 9, SOCF_RO },
    { PCIEINTF_NEEDS_CLEANUPf, 1, 27, SOCF_RO },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, SOCF_RO },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, SOCF_RO },
    { SPI_INTERRUPTf, 1, 5, SOCF_RO },
    { SRAM_ECC_INTRf, 1, 28, SOCF_RO },
    { TIM0_INTR1f, 1, 23, SOCF_RO },
    { TIM0_INTR2f, 1, 24, SOCF_RO },
    { TIM1_INTR1f, 1, 25, SOCF_RO },
    { TIM1_INTR2f, 1, 26, SOCF_RO },
    { TIMESYNC_INTRf, 1, 2, SOCF_RO },
    { UART0_INTERRUPTf, 1, 6, SOCF_RO },
    { UART1_INTERRUPTf, 1, 7, SOCF_RO },
    { UC_0_PMUIRQf, 1, 19, SOCF_RO },
    { UC_1_PMUIRQf, 1, 20, SOCF_RO },
    { WDT_0_INTRf, 1, 21, SOCF_RO },
    { WDT_1_INTRf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT1_BCM56850_A0r_fields[] = {
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE|SOCF_RO },
    { COMMON_SCHAN_DONEf, 1, 8, SOCF_RO },
    { GPIO_INTRf, 1, 10, SOCF_RO },
    { I2C_INTRf, 1, 0, SOCF_RO },
    { MIIM_OP_DONEf, 1, 9, SOCF_RO },
    { PCIEINTF_NEEDS_CLEANUPf, 1, 27, SOCF_RO },
    { PCIE_ECRC_ERR_INTRf, 1, 1, SOCF_RO },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, SOCF_RO },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, SOCF_RO },
    { SER_INTRf, 1, 29, SOCF_RO },
    { SPI_INTERRUPTf, 1, 5, SOCF_RO },
    { SRAM_ECC_INTRf, 1, 28, SOCF_RO },
    { TIM0_INTR1f, 1, 23, SOCF_RO },
    { TIM0_INTR2f, 1, 24, SOCF_RO },
    { TIM1_INTR1f, 1, 25, SOCF_RO },
    { TIM1_INTR2f, 1, 26, SOCF_RO },
    { TIMESYNC_INTRf, 1, 2, SOCF_RO },
    { UART0_INTERRUPTf, 1, 6, SOCF_RO },
    { UART1_INTERRUPTf, 1, 7, SOCF_RO },
    { UC_0_PMUIRQf, 1, 19, SOCF_RO },
    { UC_1_PMUIRQf, 1, 20, SOCF_RO },
    { WDT_0_INTRf, 1, 21, SOCF_RO },
    { WDT_1_INTRf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT1_BCM88030_A0r_fields[] = {
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE|SOCF_RO },
    { COMMON_SCHAN_DONEf, 1, 8, SOCF_RO },
    { GPIO_INTRf, 1, 10, SOCF_RO },
    { I2C_INTRf, 1, 0, SOCF_RO },
    { MIIM_OP_DONEf, 1, 9, SOCF_RO },
    { PCIEINTF_NEEDS_CLEANUPf, 1, 27, SOCF_RO },
    { PCIE_ECRC_ERR_INTRf, 1, 1, SOCF_RO },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, SOCF_RO },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, SOCF_RO },
    { SPI_INTERRUPTf, 1, 5, SOCF_RO },
    { SRAM_ECC_INTRf, 1, 28, SOCF_RO },
    { TIM0_INTR1f, 1, 23, SOCF_RO },
    { TIM0_INTR2f, 1, 24, SOCF_RO },
    { TIM1_INTR1f, 1, 25, SOCF_RO },
    { TIM1_INTR2f, 1, 26, SOCF_RO },
    { TIMESYNC_INTRf, 1, 2, SOCF_RO },
    { UART0_INTERRUPTf, 1, 6, SOCF_RO },
    { UART1_INTERRUPTf, 1, 7, SOCF_RO },
    { UC_0_PMUIRQf, 1, 19, SOCF_RO },
    { UC_1_PMUIRQf, 1, 20, SOCF_RO },
    { WDT_0_INTRf, 1, 21, SOCF_RO },
    { WDT_1_INTRf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT2_BCM56440_A0r_fields[] = {
    { CHIP_PARITY_INTERUPT_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT2_BCM88030_A0r_fields[] = {
    { CHIP_PARITY_INTERUPT_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT3_BCM56440_A0r_fields[] = {
    { SBUS_SLAVE_INTERRUPTSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_IRQ_STAT3_BCM88030_A0r_fields[] = {
    { SBUS_SLAVE_INTERRUPTSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_MIIM_ADDRESSr_fields[] = {
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE|SOCF_SIG },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE|SOCF_SIG },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_MIIM_ADDRESS_BCM56440_A0r_fields[] = {
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_MIIM_ADDRESS_BCM88030_A0r_fields[] = {
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_MIIM_CTRLr_fields[] = {
    { MIIM_RD_STARTf, 1, 1, SOCF_SIG },
    { MIIM_WR_STARTf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_MIIM_CTRL_BCM56440_A0r_fields[] = {
    { MIIM_RD_STARTf, 1, 1, 0 },
    { MIIM_WR_STARTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_MIIM_CTRL_BCM88030_A0r_fields[] = {
    { MIIM_RD_STARTf, 1, 1, 0 },
    { MIIM_WR_STARTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_MIIM_PARAMr_fields[] = {
    { BUS_IDf, 3, 22, SOCF_LE|SOCF_SIG },
    { C45_SELf, 1, 21, SOCF_SIG },
    { INTERNAL_SELf, 1, 25, SOCF_SIG },
    { MIIM_CYCLEf, 3, 29, SOCF_LE|SOCF_SIG },
    { PHY_DATAf, 16, 0, SOCF_LE|SOCF_SIG },
    { PHY_IDf, 5, 16, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_MIIM_PARAM_BCM56440_A0r_fields[] = {
    { BUS_IDf, 3, 22, SOCF_LE },
    { C45_SELf, 1, 21, 0 },
    { INTERNAL_SELf, 1, 25, 0 },
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE },
    { PHY_IDf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_MIIM_PARAM_BCM88030_A0r_fields[] = {
    { BUS_IDf, 3, 22, SOCF_LE },
    { C45_SELf, 1, 21, 0 },
    { INTERNAL_SELf, 1, 25, 0 },
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE },
    { PHY_IDf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_MIIM_READ_DATAr_fields[] = {
    { DATAf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_MIIM_READ_DATA_BCM88030_A0r_fields[] = {
    { DATAf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_MIIM_STATr_fields[] = {
    { MIIM_OPN_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_MIIM_STAT_BCM56440_A0r_fields[] = {
    { MIIM_OPN_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_MIIM_STAT_BCM88030_A0r_fields[] = {
    { MIIM_OPN_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK0r_fields[] = {
    { CH0_CHAIN_DONEf, 1, 15, SOCF_SIG },
    { CH0_DESC_DONEf, 1, 14, SOCF_SIG },
    { CH0_INTR_COALESCING_INTRf, 1, 19, SOCF_SIG },
    { CH1_CHAIN_DONEf, 1, 13, SOCF_SIG },
    { CH1_DESC_DONEf, 1, 12, SOCF_SIG },
    { CH1_INTR_COALESCING_INTRf, 1, 18, SOCF_SIG },
    { CH2_CHAIN_DONEf, 1, 11, SOCF_SIG },
    { CH2_DESC_DONEf, 1, 10, SOCF_SIG },
    { CH2_INTR_COALESCING_INTRf, 1, 17, SOCF_SIG },
    { CH3_CHAIN_DONEf, 1, 9, SOCF_SIG },
    { CH3_DESC_DONEf, 1, 8, SOCF_SIG },
    { CH3_INTR_COALESCING_INTRf, 1, 16, SOCF_SIG },
    { CROSS_COUPLED_MEMORYDMA_DONEf, 1, 21, SOCF_SIG },
    { FIFO_CH0_DMA_INTRf, 1, 5, SOCF_SIG },
    { FIFO_CH1_DMA_INTRf, 1, 4, SOCF_SIG },
    { FIFO_CH2_DMA_INTRf, 1, 3, SOCF_SIG },
    { FIFO_CH3_DMA_INTRf, 1, 2, SOCF_SIG },
    { MIIM_OP_DONEf, 1, 7, SOCF_SIG },
    { SBUSDMA_CH0_DONEf, 1, 1, SOCF_SIG },
    { SBUSDMA_CH1_DONEf, 1, 0, SOCF_SIG },
    { SBUSDMA_CH2_DONEf, 1, 6, SOCF_SIG },
    { SBUSDMA_ECCERRf, 1, 26, SOCF_SIG },
    { SCHAN_OP_DONEf, 1, 20, SOCF_SIG },
    { SW_INTRf, 4, 22, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK1r_fields[] = {
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE|SOCF_SIG },
    { COMMON_SCHAN_DONEf, 1, 8, SOCF_SIG },
    { GPIO_INTRf, 1, 10, SOCF_SIG },
    { I2C_INTRf, 1, 0, SOCF_SIG },
    { MIIM_OP_DONEf, 1, 9, SOCF_SIG },
    { PCIEINTF_NEEDS_CLEANUPf, 1, 27, SOCF_SIG },
    { PCIE_ECRC_ERR_INTRf, 1, 1, SOCF_SIG },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, SOCF_SIG },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, SOCF_SIG },
    { SPI_INTERRUPTf, 1, 5, SOCF_SIG },
    { SRAM_ECC_INTRf, 1, 28, SOCF_SIG },
    { TIM0_INTR1f, 1, 23, SOCF_SIG },
    { TIM0_INTR2f, 1, 24, SOCF_SIG },
    { TIM1_INTR1f, 1, 25, SOCF_SIG },
    { TIM1_INTR2f, 1, 26, SOCF_SIG },
    { TIMESYNC_INTRf, 1, 2, SOCF_SIG },
    { UART0_INTERRUPTf, 1, 6, SOCF_SIG },
    { UART1_INTERRUPTf, 1, 7, SOCF_SIG },
    { UC_0_PMUIRQf, 1, 19, SOCF_SIG },
    { UC_1_PMUIRQf, 1, 20, SOCF_SIG },
    { WDT_0_INTRf, 1, 21, SOCF_SIG },
    { WDT_1_INTRf, 1, 22, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK2r_fields[] = {
    { MASKf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM56440_A0r_fields[] = {
    { CH0_CHAIN_DONEf, 1, 15, 0 },
    { CH0_DESC_DONEf, 1, 14, 0 },
    { CH0_INTR_COALESCING_INTRf, 1, 19, 0 },
    { CH1_CHAIN_DONEf, 1, 13, 0 },
    { CH1_DESC_DONEf, 1, 12, 0 },
    { CH1_INTR_COALESCING_INTRf, 1, 18, 0 },
    { CH2_CHAIN_DONEf, 1, 11, 0 },
    { CH2_DESC_DONEf, 1, 10, 0 },
    { CH2_INTR_COALESCING_INTRf, 1, 17, 0 },
    { CH3_CHAIN_DONEf, 1, 9, 0 },
    { CH3_DESC_DONEf, 1, 8, 0 },
    { CH3_INTR_COALESCING_INTRf, 1, 16, 0 },
    { CROSS_COUPLED_MEMORYDMA_DONEf, 1, 21, 0 },
    { FIFO_CH0_DMA_INTRf, 1, 5, 0 },
    { FIFO_CH1_DMA_INTRf, 1, 4, 0 },
    { FIFO_CH2_DMA_INTRf, 1, 3, 0 },
    { FIFO_CH3_DMA_INTRf, 1, 2, 0 },
    { MIIM_OP_DONEf, 1, 7, 0 },
    { SCHAN_OP_DONEf, 1, 20, 0 },
    { SLAM_DMA_DONEf, 1, 0, 0 },
    { STATS_DMA_ITER_DONEf, 1, 6, 0 },
    { SW_INTRf, 4, 22, SOCF_LE },
    { TABLE_DMA_DONEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK0_BCM88030_A0r_fields[] = {
    { CH0_CHAIN_DONEf, 1, 15, 0 },
    { CH0_DESC_DONEf, 1, 14, 0 },
    { CH0_INTR_COALESCING_INTRf, 1, 19, 0 },
    { CH1_CHAIN_DONEf, 1, 13, 0 },
    { CH1_DESC_DONEf, 1, 12, 0 },
    { CH1_INTR_COALESCING_INTRf, 1, 18, 0 },
    { CH2_CHAIN_DONEf, 1, 11, 0 },
    { CH2_DESC_DONEf, 1, 10, 0 },
    { CH2_INTR_COALESCING_INTRf, 1, 17, 0 },
    { CH3_CHAIN_DONEf, 1, 9, 0 },
    { CH3_DESC_DONEf, 1, 8, 0 },
    { CH3_INTR_COALESCING_INTRf, 1, 16, 0 },
    { CROSS_COUPLED_MEMORYDMA_DONEf, 1, 21, 0 },
    { FIFO_CH0_DMA_INTRf, 1, 5, 0 },
    { FIFO_CH1_DMA_INTRf, 1, 4, 0 },
    { FIFO_CH2_DMA_INTRf, 1, 3, 0 },
    { FIFO_CH3_DMA_INTRf, 1, 2, 0 },
    { MIIM_OP_DONEf, 1, 7, 0 },
    { SBUSDMA_CH0_DONEf, 1, 1, 0 },
    { SBUSDMA_CH1_DONEf, 1, 0, 0 },
    { SBUSDMA_CH2_DONEf, 1, 6, 0 },
    { SBUSDMA_ECCERRf, 1, 26, 0 },
    { SCHAN_OP_DONEf, 1, 20, 0 },
    { SW_INTRf, 4, 22, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_A0r_fields[] = {
    { BROADSYNC_INTRf, 1, 1, 0 },
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE },
    { COMMON_SCHAN_DONEf, 1, 8, 0 },
    { GPIO_INTRf, 1, 10, 0 },
    { I2C_INTRf, 1, 0, 0 },
    { MIIM_OP_DONEf, 1, 9, 0 },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, 0 },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, 0 },
    { SPI_INTERRUPTf, 1, 5, 0 },
    { TIM0_INTR1f, 1, 23, 0 },
    { TIM0_INTR2f, 1, 24, 0 },
    { TIM1_INTR1f, 1, 25, 0 },
    { TIM1_INTR2f, 1, 26, 0 },
    { TIMESYNC_INTRf, 1, 2, 0 },
    { UART0_INTERRUPTf, 1, 6, 0 },
    { UART1_INTERRUPTf, 1, 7, 0 },
    { UC_0_PMUIRQf, 1, 19, 0 },
    { UC_1_PMUIRQf, 1, 20, 0 },
    { WDT_0_INTRf, 1, 21, 0 },
    { WDT_1_INTRf, 1, 22, 0 }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56440_B0r_fields[] = {
    { BROADSYNC_INTRf, 1, 1, 0 },
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE },
    { COMMON_SCHAN_DONEf, 1, 8, 0 },
    { GPIO_INTRf, 1, 10, 0 },
    { I2C_INTRf, 1, 0, 0 },
    { MIIM_OP_DONEf, 1, 9, 0 },
    { PCIEINTF_NEEDS_CLEANUPf, 1, 27, 0 },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, 0 },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, 0 },
    { SPI_INTERRUPTf, 1, 5, 0 },
    { SRAM_ECC_INTRf, 1, 28, 0 },
    { TIM0_INTR1f, 1, 23, 0 },
    { TIM0_INTR2f, 1, 24, 0 },
    { TIM1_INTR1f, 1, 25, 0 },
    { TIM1_INTR2f, 1, 26, 0 },
    { TIMESYNC_INTRf, 1, 2, 0 },
    { UART0_INTERRUPTf, 1, 6, 0 },
    { UART1_INTERRUPTf, 1, 7, 0 },
    { UC_0_PMUIRQf, 1, 19, 0 },
    { UC_1_PMUIRQf, 1, 20, 0 },
    { WDT_0_INTRf, 1, 21, 0 },
    { WDT_1_INTRf, 1, 22, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM56850_A0r_fields[] = {
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE },
    { COMMON_SCHAN_DONEf, 1, 8, 0 },
    { GPIO_INTRf, 1, 10, 0 },
    { I2C_INTRf, 1, 0, 0 },
    { MIIM_OP_DONEf, 1, 9, 0 },
    { PCIEINTF_NEEDS_CLEANUPf, 1, 27, 0 },
    { PCIE_ECRC_ERR_INTRf, 1, 1, 0 },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, 0 },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, 0 },
    { SER_INTRf, 1, 29, 0 },
    { SPI_INTERRUPTf, 1, 5, 0 },
    { SRAM_ECC_INTRf, 1, 28, 0 },
    { TIM0_INTR1f, 1, 23, 0 },
    { TIM0_INTR2f, 1, 24, 0 },
    { TIM1_INTR1f, 1, 25, 0 },
    { TIM1_INTR2f, 1, 26, 0 },
    { TIMESYNC_INTRf, 1, 2, 0 },
    { UART0_INTERRUPTf, 1, 6, 0 },
    { UART1_INTERRUPTf, 1, 7, 0 },
    { UC_0_PMUIRQf, 1, 19, 0 },
    { UC_1_PMUIRQf, 1, 20, 0 },
    { WDT_0_INTRf, 1, 21, 0 },
    { WDT_1_INTRf, 1, 22, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK1_BCM88030_A0r_fields[] = {
    { CHIP_FUNC_INTRf, 8, 11, SOCF_LE },
    { COMMON_SCHAN_DONEf, 1, 8, 0 },
    { GPIO_INTRf, 1, 10, 0 },
    { I2C_INTRf, 1, 0, 0 },
    { MIIM_OP_DONEf, 1, 9, 0 },
    { PCIEINTF_NEEDS_CLEANUPf, 1, 27, 0 },
    { PCIE_ECRC_ERR_INTRf, 1, 1, 0 },
    { PHY_LINKSCAN_LINKSTATUS_CHDf, 1, 3, 0 },
    { PHY_PAUSESCAN_PAUSESTATUS_CHDf, 1, 4, 0 },
    { SPI_INTERRUPTf, 1, 5, 0 },
    { SRAM_ECC_INTRf, 1, 28, 0 },
    { TIM0_INTR1f, 1, 23, 0 },
    { TIM0_INTR2f, 1, 24, 0 },
    { TIM1_INTR1f, 1, 25, 0 },
    { TIM1_INTR2f, 1, 26, 0 },
    { TIMESYNC_INTRf, 1, 2, 0 },
    { UART0_INTERRUPTf, 1, 6, 0 },
    { UART1_INTERRUPTf, 1, 7, 0 },
    { UC_0_PMUIRQf, 1, 19, 0 },
    { UC_1_PMUIRQf, 1, 20, 0 },
    { WDT_0_INTRf, 1, 21, 0 },
    { WDT_1_INTRf, 1, 22, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM56440_A0r_fields[] = {
    { MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_PCIE_IRQ_MASK2_BCM88030_A0r_fields[] = {
    { MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_PCIE_MISCELr_fields[] = {
    { ENABLE_MSIf, 1, 4, SOCF_SIG },
    { MSI_PACING_DELAYf, 4, 0, SOCF_LE|SOCF_SIG },
    { MSI_PACING_DELAY_GRANULARITYf, 3, 5, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_PCIE_MISCEL_BCM56440_A0r_fields[] = {
    { ENABLE_MSIf, 1, 4, 0 },
    { MSI_PACING_DELAYf, 4, 0, SOCF_LE },
    { MSI_PACING_DELAY_GRANULARITYf, 3, 5, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_CMC0_PCIE_MISCEL_BCM56450_A0r_fields[] = {
    { ENABLE_MSIf, 1, 4, 0 },
    { MSI_ADDR_SELf, 1, 8, 0 },
    { MSI_PACING_DELAYf, 4, 0, SOCF_LE },
    { MSI_PACING_DELAY_GRANULARITYf, 3, 5, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_PCIE_MISCEL_BCM88030_A0r_fields[] = {
    { ENABLE_MSIf, 1, 4, 0 },
    { MSI_PACING_DELAYf, 4, 0, SOCF_LE },
    { MSI_PACING_DELAY_GRANULARITYf, 3, 5, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_PKT_COUNT_CH0_RXPKT_BCM88030_A0r_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_fields[] = {
    { COS_MASKf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM56440_A0r_fields[] = {
    { COS_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_PROGRAMMABLE_COS_MASK0_BCM88030_A0r_fields[] = {
    { COS_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_fields[] = {
    { ENABLEf, 1, 8, SOCF_SIG },
    { RXBUF_THRESHOLDf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM56440_A0r_fields[] = {
    { ENABLEf, 1, 6, 0 },
    { RXBUF_THRESHOLDf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_RXBUF_THRESHOLD_CONFIG_BCM88030_A0r_fields[] = {
    { ENABLEf, 1, 8, 0 },
    { RXBUF_THRESHOLDf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_fields[] = {
    { ABORTf, 1, 1, SOCF_SIG },
    { DESCRIPTOR_ENDIANESSf, 1, 3, SOCF_SIG },
    { MODEf, 1, 2, SOCF_SIG },
    { STARTf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_CONTROL_BCM88030_A0r_fields[] = {
    { ABORTf, 1, 1, 0 },
    { DESCRIPTOR_ENDIANESSf, 1, 3, 0 },
    { MODEf, 1, 2, 0 },
    { STARTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_COUNTr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_COUNT_BCM88030_A0r_fields[] = {
    { COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_fields[] = {
    { OPCODEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODE_BCM88030_A0r_fields[] = {
    { OPCODEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_fields[] = {
    { REQUESTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUEST_BCM88030_A0r_fields[] = {
    { REQUESTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_fields[] = {
    { TIMERf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_fields[] = {
    { DECRf, 1, 31, SOCF_SIG },
    { HOSTMEMRD_ENDIANESSf, 1, 10, SOCF_SIG },
    { HOSTMEMWR_ENDIANESSf, 1, 11, SOCF_SIG },
    { INCR_NOADDf, 1, 29, SOCF_SIG },
    { INCR_SHIFTf, 5, 24, SOCF_LE|SOCF_SIG },
    { PEND_CLOCKSf, 8, 16, SOCF_LE|SOCF_SIG },
    { REP_WORDSf, 5, 0, SOCF_LE|SOCF_SIG },
    { REQ_SINGLEf, 1, 30, SOCF_SIG },
    { REQ_WORDSf, 5, 5, SOCF_LE|SOCF_SIG },
    { WORDSWAP_IN_64BIT_SBUSDATAf, 1, 12, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM56450_A0r_fields[] = {
    { DECRf, 1, 31, 0 },
    { DMA_WR_TO_NULLSPACEf, 1, 13, 0 },
    { HOSTMEMRD_ENDIANESSf, 1, 10, 0 },
    { HOSTMEMWR_ENDIANESSf, 1, 11, 0 },
    { INCR_NOADDf, 1, 29, 0 },
    { INCR_SHIFTf, 5, 24, SOCF_LE },
    { PEND_CLOCKSf, 8, 16, SOCF_LE },
    { REP_WORDSf, 5, 0, SOCF_LE },
    { REQ_SINGLEf, 1, 30, 0 },
    { REQ_WORDSf, 5, 5, SOCF_LE },
    { WORDSWAP_IN_64BIT_SBUSDATAf, 1, 12, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_REQUEST_BCM88030_A0r_fields[] = {
    { DECRf, 1, 31, 0 },
    { HOSTMEMRD_ENDIANESSf, 1, 10, 0 },
    { HOSTMEMWR_ENDIANESSf, 1, 11, 0 },
    { INCR_NOADDf, 1, 29, 0 },
    { INCR_SHIFTf, 5, 24, SOCF_LE },
    { PEND_CLOCKSf, 8, 16, SOCF_LE },
    { REP_WORDSf, 5, 0, SOCF_LE },
    { REQ_SINGLEf, 1, 30, 0 },
    { REQ_WORDSf, 5, 5, SOCF_LE },
    { WORDSWAP_IN_64BIT_SBUSDATAf, 1, 12, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_fields[] = {
    { DESC_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_BCM88030_A0r_fields[] = {
    { DESC_DONEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_fields[] = {
    { DESC_DONEf, 1, 0, SOCF_SIG },
    { ECC_2BIT_CHECK_FAILf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLR_BCM88030_A0r_fields[] = {
    { DESC_DONEf, 1, 0, 0 },
    { ECC_2BIT_CHECK_FAILf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_fields[] = {
    { INJECT_1BIT_ECC_ERROR_IN_DMARDf, 1, 0, SOCF_SIG },
    { INJECT_1BIT_ECC_ERROR_IN_SBUSRDf, 1, 2, SOCF_SIG },
    { INJECT_2BIT_ECC_ERROR_IN_DMARDf, 1, 1, SOCF_SIG },
    { INJECT_2BIT_ECC_ERROR_IN_SBUSRDf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROL_BCM88030_A0r_fields[] = {
    { INJECT_1BIT_ECC_ERROR_IN_DMARDf, 1, 0, 0 },
    { INJECT_1BIT_ECC_ERROR_IN_SBUSRDf, 1, 2, 0 },
    { INJECT_2BIT_ECC_ERROR_IN_DMARDf, 1, 1, 0 },
    { INJECT_2BIT_ECC_ERROR_IN_SBUSRDf, 1, 3, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_STATUSr_fields[] = {
    { ACTIVEf, 1, 11, SOCF_RO },
    { DESCRD_ERRORf, 1, 10, SOCF_RO },
    { DONEf, 1, 0, SOCF_RO },
    { ECC_2BIT_CHECK_FAILf, 1, 13, SOCF_RO },
    { ERRORf, 1, 1, SOCF_RO },
    { HOSTMEMRD_ERRORf, 1, 3, SOCF_RO },
    { HOSTMEMWR_ERRORf, 1, 2, SOCF_RO },
    { SBUSACK_ERRORf, 1, 8, SOCF_RO },
    { SBUSACK_NACKf, 1, 7, SOCF_RO },
    { SBUSACK_TIMEOUTf, 1, 9, SOCF_RO },
    { SBUSACK_WRONG_BEATCOUNTf, 1, 5, SOCF_RO },
    { SBUSACK_WRONG_OPCODEf, 1, 6, SOCF_RO },
    { SBUSDMA_ACTIVEf, 1, 12, SOCF_RO },
    { SER_CHECK_FAILf, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_STATUS_BCM88030_A0r_fields[] = {
    { ACTIVEf, 1, 11, SOCF_RO },
    { DESCRD_ERRORf, 1, 10, SOCF_RO },
    { DONEf, 1, 0, SOCF_RO },
    { ECC_2BIT_CHECK_FAILf, 1, 13, SOCF_RO },
    { ERRORf, 1, 1, SOCF_RO },
    { HOSTMEMRD_ERRORf, 1, 3, SOCF_RO },
    { HOSTMEMWR_ERRORf, 1, 2, SOCF_RO },
    { SBUSACK_ERRORf, 1, 8, SOCF_RO },
    { SBUSACK_NACKf, 1, 7, SOCF_RO },
    { SBUSACK_TIMEOUTf, 1, 9, SOCF_RO },
    { SBUSACK_WRONG_BEATCOUNTf, 1, 5, SOCF_RO },
    { SBUSACK_WRONG_OPCODEf, 1, 6, SOCF_RO },
    { SBUSDMA_ACTIVEf, 1, 12, SOCF_RO },
    { SER_CHECK_FAILf, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_CMC0_SBUSDMA_CH0_TIMERr_fields[] = {
    { TIMERf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_fields[] = {
    { BEAT_COUNTf, 5, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNT_BCM88030_A0r_fields[] = {
    { BEAT_COUNTf, 5, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SCHAN_CTRLr_fields[] = {
    { ABORTf, 1, 2, SOCF_SIG },
    { MSG_DONEf, 1, 1, SOCF_SIG },
    { MSG_STARTf, 1, 0, SOCF_SIG },
    { NACKf, 1, 21, SOCF_RO },
    { SER_CHECK_FAILf, 1, 20, SOCF_RO },
    { TIMEOUTf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_SCHAN_CTRL_BCM56440_A0r_fields[] = {
    { ABORTf, 1, 2, 0 },
    { MSG_DONEf, 1, 1, 0 },
    { MSG_STARTf, 1, 0, 0 },
    { NACKf, 1, 21, SOCF_RO },
    { SER_CHECK_FAILf, 1, 20, SOCF_RO },
    { TIMEOUTf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SCHAN_CTRL_BCM88030_A0r_fields[] = {
    { ABORTf, 1, 2, 0 },
    { MSG_DONEf, 1, 1, 0 },
    { MSG_STARTf, 1, 0, 0 },
    { NACKf, 1, 21, SOCF_RO },
    { SER_CHECK_FAILf, 1, 20, SOCF_RO },
    { TIMEOUTf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SCHAN_ERRr_fields[] = {
    { DATA_LENf, 7, 7, SOCF_LE|SOCF_RO },
    { DST_PORTf, 6, 20, SOCF_LE|SOCF_RO },
    { ERRBITf, 1, 6, SOCF_RO },
    { ERR_CODEf, 2, 4, SOCF_LE|SOCF_RO },
    { NACKf, 1, 0, SOCF_RO },
    { OP_CODEf, 6, 26, SOCF_LE|SOCF_RO },
    { SRC_PORTf, 6, 14, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_SCHAN_ERR_BCM56440_A0r_fields[] = {
    { DATA_LENf, 7, 7, SOCF_LE|SOCF_RO },
    { DST_PORTf, 6, 20, SOCF_LE|SOCF_RO },
    { ERRBITf, 1, 6, SOCF_RO },
    { ERR_CODEf, 2, 4, SOCF_LE|SOCF_RO },
    { NACKf, 1, 0, SOCF_RO },
    { OP_CODEf, 6, 26, SOCF_LE|SOCF_RO },
    { SRC_PORTf, 6, 14, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SCHAN_ERR_BCM88030_A0r_fields[] = {
    { DATA_LENf, 7, 7, SOCF_LE|SOCF_RO },
    { DST_PORTf, 6, 20, SOCF_LE|SOCF_RO },
    { ERRBITf, 1, 6, SOCF_RO },
    { ERR_CODEf, 2, 4, SOCF_LE|SOCF_RO },
    { NACKf, 1, 0, SOCF_RO },
    { OP_CODEf, 6, 26, SOCF_LE|SOCF_RO },
    { SRC_PORTf, 6, 14, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SCHAN_MESSAGEr_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SCHAN_MESSAGE0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_SLAM_DMA_CFGr_fields[] = {
    { ABORTf, 1, 1, 0 },
    { BEATSf, 5, 11, SOCF_LE },
    { ENf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 2, 0 },
    { ENDIANESSf, 1, 30, 0 },
    { MAX_PENDING_SLDMA_CMDSf, 7, 23, SOCF_LE },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 3, SOCF_LE },
    { OPCODE_SELf, 1, 31, 0 },
    { ORDERf, 1, 16, 0 },
    { REV_MODULO_COUNTf, 6, 17, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_SLAM_DMA_ENTRY_COUNTr_fields[] = {
    { COUNTf, 24, 0, SOCF_LE },
    { SBUS_ADDR_INCREMENT_STEPf, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_STAT_DMA_CFGr_fields[] = {
    { ABORTf, 1, 0, 0 },
    { ENf, 1, 1, 0 },
    { ENDIANESSf, 1, 18, 0 },
    { EN_BIG_ENDIAN_WORDS_4_STAT_DMAf, 1, 19, 0 },
    { EN_TR3_SBUS_STYLEf, 1, 20, 0 },
    { E_Tf, 1, 2, 0 },
    { ST_DMA_ITER_DONE_CLRf, 1, 17, 0 },
    { TIME_VALf, 14, 3, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_STAT_DMA_SBUS_START_ADDRESSr_fields[] = {
    { SBUS_START_ADDRESS_GPORTf, 12, 0, SOCF_LE },
    { SBUS_START_ADDRESS_XPORTf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_STAT_DMA_STATr_fields[] = {
    { STATS_DMA_ACTIVEf, 1, 3, SOCF_RO },
    { STATS_DMA_ERRORf, 1, 2, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 1, SOCF_RO },
    { STATS_DMA_OPN_COMPLETEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_SW_INTR_CONFIGr_fields[] = {
    { SW_INTR_STAT_BIT_POSITIONf, 2, 0, SOCF_LE|SOCF_SIG },
    { SW_INTR_STAT_BIT_VALUEf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_SW_INTR_CONFIG_BCM56440_A0r_fields[] = {
    { SW_INTR_STAT_BIT_POSITIONf, 2, 0, SOCF_LE },
    { SW_INTR_STAT_BIT_VALUEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_SW_INTR_CONFIG_BCM88030_A0r_fields[] = {
    { SW_INTR_STAT_BIT_POSITIONf, 2, 0, SOCF_LE },
    { SW_INTR_STAT_BIT_VALUEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_TABLE_DMA_CFGr_fields[] = {
    { ABORTf, 1, 1, 0 },
    { ABORT_DMA_IF_SER_CHECK_FAILSf, 1, 25, 0 },
    { BEATSf, 5, 11, SOCF_LE },
    { ENf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 2, 0 },
    { ENDIANESSf, 1, 23, 0 },
    { MAX_PENDING_TBDMA_CMDSf, 7, 16, SOCF_LE },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 3, SOCF_LE },
    { OPCODE_SELf, 1, 24, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CMC0_TABLE_DMA_STATr_fields[] = {
    { DONEf, 1, 0, SOCF_RO },
    { ERRORf, 1, 1, SOCF_RO },
    { SER_CHECK_FAILf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CMC0_TM_CONTROL_0r_fields[] = {
    { CCMDMA_BUFFf, 2, 20, SOCF_LE|SOCF_SIG },
    { FIFODMA_CH0_BUFFf, 2, 18, SOCF_LE|SOCF_SIG },
    { FIFODMA_CH1_BUFFf, 2, 16, SOCF_LE|SOCF_SIG },
    { FIFODMA_CH2_BUFFf, 2, 14, SOCF_LE|SOCF_SIG },
    { FIFODMA_CH3_BUFFf, 2, 12, SOCF_LE|SOCF_SIG },
    { SBUDMA_CH0_RDBUFFf, 2, 0, SOCF_LE|SOCF_SIG },
    { SBUDMA_CH0_RDBUFF_TMf, 2, 0, SOCF_LE|SOCF_SIG },
    { SBUDMA_CH0_WRBUFFf, 2, 6, SOCF_LE|SOCF_SIG },
    { SBUDMA_CH1_RDBUFFf, 2, 2, SOCF_LE|SOCF_SIG },
    { SBUDMA_CH1_WRBUFFf, 2, 8, SOCF_LE|SOCF_SIG },
    { SBUDMA_CH2_RDBUFFf, 2, 4, SOCF_LE|SOCF_SIG },
    { SBUDMA_CH2_WRBUFFf, 2, 10, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CMIC_CMC0_TM_CONTROL_0_BCM56850_A0r_fields[] = {
    { CCMDMA_BUFFf, 2, 20, SOCF_LE },
    { FIFODMA_CH0_BUFFf, 2, 18, SOCF_LE },
    { FIFODMA_CH1_BUFFf, 2, 16, SOCF_LE },
    { FIFODMA_CH2_BUFFf, 2, 14, SOCF_LE },
    { FIFODMA_CH3_BUFFf, 2, 12, SOCF_LE },
    { SBUDMA_CH0_RDBUFFf, 2, 0, SOCF_LE },
    { SBUDMA_CH0_WRBUFFf, 2, 6, SOCF_LE },
    { SBUDMA_CH1_RDBUFFf, 2, 2, SOCF_LE },
    { SBUDMA_CH1_WRBUFFf, 2, 8, SOCF_LE },
    { SBUDMA_CH2_RDBUFFf, 2, 4, SOCF_LE },
    { SBUDMA_CH2_WRBUFFf, 2, 10, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CMC0_TM_CONTROL_0_BCM88030_A0r_fields[] = {
    { CCMDMA_BUFFf, 2, 20, SOCF_LE },
    { FIFODMA_CH0_BUFFf, 2, 18, SOCF_LE },
    { FIFODMA_CH1_BUFFf, 2, 16, SOCF_LE },
    { FIFODMA_CH2_BUFFf, 2, 14, SOCF_LE },
    { FIFODMA_CH3_BUFFf, 2, 12, SOCF_LE },
    { SBUDMA_CH0_RDBUFFf, 2, 0, SOCF_LE },
    { SBUDMA_CH0_RDBUFF_TMf, 2, 0, SOCF_LE },
    { SBUDMA_CH0_WRBUFFf, 2, 6, SOCF_LE },
    { SBUDMA_CH1_RDBUFFf, 2, 2, SOCF_LE },
    { SBUDMA_CH1_WRBUFFf, 2, 8, SOCF_LE },
    { SBUDMA_CH2_RDBUFFf, 2, 4, SOCF_LE },
    { SBUDMA_CH2_WRBUFFf, 2, 10, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_CMICE_BISR_REG_RD_DATAr_fields[] = {
    { DATAf, 12, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_COMMON_BSPI_BIGENDIANr_fields[] = {
    { ENDIANESSf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM56440_A0r_fields[] = {
    { ENDIANESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_COMMON_BSPI_BIGENDIAN_BCM88030_A0r_fields[] = {
    { ENDIANESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_COMMON_SCHAN_MESSAGEr_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_COMMON_STRAP_STATUS_0r_fields[] = {
    { STRAP_CMICM_CHIPID_TO_SPI_SLAVEf, 3, 14, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_EEPROM_LOAD_ENABLEf, 1, 13, SOCF_RO },
    { STRAP_CMICM_EXT_UC_IS_SPIf, 1, 5, SOCF_RO },
    { STRAP_CMICM_EXT_UC_PRESENTf, 1, 4, SOCF_RO },
    { STRAP_CMICM_I2C_DEBUG_MODEf, 1, 12, SOCF_RO },
    { STRAP_CMICM_I2C_SA0f, 1, 10, SOCF_RO },
    { STRAP_CMICM_I2C_SA1f, 1, 11, SOCF_RO },
    { STRAP_CMICM_MCS_PRESENTf, 1, 1, SOCF_RO },
    { STRAP_CMICM_PCIE_PRESENTf, 1, 0, SOCF_RO },
    { STRAP_CMICM_RESET_SEQf, 2, 2, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_SPI_CODE_SIZEf, 2, 6, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_SPI_MASTER_CLK_DIVf, 2, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_COMMON_STRAP_STATUS_1r_fields[] = {
    { OTP_TO_CMICM_PCIE_MAX_LINK_SPEEDf, 2, 18, SOCF_LE|SOCF_RO },
    { OTP_TO_CMICM_PCIE_MAX_LINK_WIDTHf, 2, 20, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_LED0_RETIMINGFLOPSf, 9, 0, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_LED1_RETIMINGFLOPSf, 9, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_COMMON_STRAP_STATUS_0_BCM56440_A0r_fields[] = {
    { STRAP_CMICM_CHIPID_TO_SPI_SLAVEf, 3, 14, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_EEPROM_LOAD_ENABLEf, 1, 13, SOCF_RO },
    { STRAP_CMICM_EXT_UC_IS_SPIf, 1, 5, SOCF_RO },
    { STRAP_CMICM_EXT_UC_PRESENTf, 1, 4, SOCF_RO },
    { STRAP_CMICM_I2C_DEBUG_MODEf, 1, 12, SOCF_RO },
    { STRAP_CMICM_I2C_SA0f, 1, 10, SOCF_RO },
    { STRAP_CMICM_I2C_SA1f, 1, 11, SOCF_RO },
    { STRAP_CMICM_MCS_PRESENTf, 1, 1, SOCF_RO },
    { STRAP_CMICM_PCIE_PRESENTf, 1, 0, SOCF_RO },
    { STRAP_CMICM_RESET_SEQf, 2, 2, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_SPI_CODE_SIZEf, 2, 6, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_SPI_MASTER_CLK_DIVf, 2, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_COMMON_STRAP_STATUS_0_BCM88030_A0r_fields[] = {
    { STRAP_CMICM_CHIPID_TO_SPI_SLAVEf, 3, 14, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_EEPROM_LOAD_ENABLEf, 1, 13, SOCF_RO },
    { STRAP_CMICM_EXT_UC_IS_SPIf, 1, 5, SOCF_RO },
    { STRAP_CMICM_EXT_UC_PRESENTf, 1, 4, SOCF_RO },
    { STRAP_CMICM_I2C_DEBUG_MODEf, 1, 12, SOCF_RO },
    { STRAP_CMICM_I2C_SA0f, 1, 10, SOCF_RO },
    { STRAP_CMICM_I2C_SA1f, 1, 11, SOCF_RO },
    { STRAP_CMICM_MCS_PRESENTf, 1, 1, SOCF_RO },
    { STRAP_CMICM_PCIE_PRESENTf, 1, 0, SOCF_RO },
    { STRAP_CMICM_RESET_SEQf, 2, 2, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_SPI_CODE_SIZEf, 2, 6, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_SPI_MASTER_CLK_DIVf, 2, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_COMMON_STRAP_STATUS_1_BCM56440_A0r_fields[] = {
    { STRAP_CMICM_LED0_RETIMINGFLOPSf, 9, 0, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_LED1_RETIMINGFLOPSf, 9, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_COMMON_STRAP_STATUS_1_BCM88030_A0r_fields[] = {
    { OTP_TO_CMICM_PCIE_MAX_LINK_SPEEDf, 2, 18, SOCF_LE|SOCF_RO },
    { OTP_TO_CMICM_PCIE_MAX_LINK_WIDTHf, 2, 20, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_LED0_RETIMINGFLOPSf, 9, 0, SOCF_LE|SOCF_RO },
    { STRAP_CMICM_LED1_RETIMINGFLOPSf, 9, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_CONFIGr_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { DIS_RLD_STAT_UPDATEf, 1, 20, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { EN_PCI_RST_ON_INITf, 1, 16, 0 },
    { EN_RLD_OPNf, 1, 19, 0 },
    { EN_SG_OPNf, 1, 18, 0 },
    { I2C_ENf, 1, 11, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { LINK_STAT_ENf, 1, 4, 0 },
    { MIS_ALIGN_DMA_MRD_ADDR_ENf, 1, 13, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RD_BRST_ENf, 1, 0, 0 },
    { RESET_CPSf, 1, 5, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { STOP_AUTO_SCAN_ON_LCHGf, 1, 21, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { WR_BRST_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM53314_A0r_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { I2C_ENf, 1, 11, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RD_BRST_ENf, 1, 0, 0 },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { RESERVED_6f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESET_CPSf, 1, 5, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { WR_BRST_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_CONFIG_BCM56218_A0r_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { I2C_ENf, 1, 11, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RD_BRST_ENf, 1, 0, 0 },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { RESERVED_6f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESET_CPSf, 1, 5, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { WR_BRST_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM56504_A0r_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { I2C_ENf, 1, 11, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RD_BRST_ENf, 1, 0, 0 },
    { RESERVED_1f, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 12, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { RESERVED_6f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESET_CPSf, 1, 5, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { WR_BRST_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM56624_A0r_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { I2C_ENf, 1, 11, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { MDIO_OUT_DELAYf, 3, 28, SOCF_LE },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RD_BRST_ENf, 1, 0, 0 },
    { RESERVED_3f, 1, 14, SOCF_RO|SOCF_RES },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { RESET_CPSf, 1, 5, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { STOP_LS_ON_FIRST_CHANGEf, 1, 31, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { WR_BRST_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM56634_A0r_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, SOCF_RES },
    { ACT_LOW_INTf, 1, 6, SOCF_RES },
    { BE_CHECK_ENf, 1, 2, SOCF_RES },
    { COS_RX_ENf, 1, 24, SOCF_RES },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, SOCF_RES },
    { I2C_ENf, 1, 11, SOCF_RES },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, SOCF_RES },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, SOCF_RES },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, SOCF_RES },
    { LE_DMA_ENf, 1, 10, SOCF_RES },
    { MDIO_OUT_DELAYf, 3, 28, SOCF_LE|SOCF_RES },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, SOCF_RES },
    { MSTR_Q_MAX_ENf, 1, 3, SOCF_RES },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, SOCF_RES },
    { RD_BRST_ENf, 1, 0, SOCF_RES },
    { RESERVEDf, 1, 14, SOCF_RES },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { RESET_CPSf, 1, 5, SOCF_RES },
    { RESET_PCI_ENf, 1, 16, SOCF_RES },
    { RLD_STS_UPD_DISf, 1, 20, SOCF_RES },
    { SCHAN_ABORTf, 1, 7, SOCF_RES },
    { SG_ENABLEf, 1, 18, SOCF_RES },
    { SG_RELOAD_ENABLEf, 1, 19, SOCF_RES },
    { STOP_LS_ON_CHANGEf, 1, 21, SOCF_RES },
    { STOP_LS_ON_FIRST_CHANGEf, 1, 31, SOCF_RES },
    { TIME_STAMP_UPD_DISf, 1, 17, SOCF_RES },
    { UNTAG_ALL_RCV_ENf, 1, 8, SOCF_RES },
    { UNTAG_ENf, 1, 9, SOCF_RES },
    { WR_BRST_ENf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CONFIG_BCM56634_B0r_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { I2C_ENf, 1, 11, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { MDIO_OUT_DELAYf, 3, 28, SOCF_LE },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RD_BRST_ENf, 1, 0, 0 },
    { RESERVEDf, 1, 14, SOCF_RES },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { RESERVED_5f, 1, 25, SOCF_RO|SOCF_RES },
    { RESET_CPSf, 1, 5, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { STOP_LS_ON_FIRST_CHANGEf, 1, 31, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { WR_BRST_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM56840_A0r_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { EN_SER_INTERLEAVE_PARITYf, 1, 25, 0 },
    { I2C_ENf, 1, 11, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { MDIO_OUT_DELAYf, 3, 28, SOCF_LE },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RD_BRST_ENf, 1, 0, 0 },
    { RESERVEDf, 1, 14, SOCF_RES },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { RESET_CPSf, 1, 5, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { STOP_LS_ON_FIRST_CHANGEf, 1, 31, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { WR_BRST_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CONFIG_BCM88750_A0r_fields[] = {
    { ABORT_STAT_DMAf, 1, 22, 0 },
    { ACT_LOW_INTf, 1, 6, 0 },
    { BE_CHECK_ENf, 1, 2, 0 },
    { COS_RX_ENf, 1, 24, 0 },
    { DMA_GARBAGE_COLLECT_ENf, 1, 15, 0 },
    { EN_SER_INTERLEAVE_PARITYf, 1, 25, 0 },
    { I2C_ENf, 1, 11, 0 },
    { IGNORE_ADR_ALIGN_ENf, 1, 13, 0 },
    { IGNORE_MMU_BKP_REMOTE_PKTf, 1, 12, 0 },
    { IGNORE_MMU_BKP_TXDMA_PKTf, 1, 4, 0 },
    { LE_DMA_ENf, 1, 10, 0 },
    { MDIO_OUT_DELAYf, 3, 28, SOCF_LE },
    { MIIM_ADDR_MAP_ENABLEf, 1, 27, 0 },
    { MSTR_Q_MAX_ENf, 1, 3, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 26, 0 },
    { RD_BRST_ENf, 1, 0, 0 },
    { RESERVEDf, 1, 14, SOCF_RES },
    { RESERVED_4f, 1, 23, SOCF_RO|SOCF_RES },
    { RESET_CPSf, 1, 5, 0 },
    { RESET_PCI_ENf, 1, 16, 0 },
    { RLD_STS_UPD_DISf, 1, 20, 0 },
    { SCHAN_ABORTf, 1, 7, 0 },
    { SG_ENABLEf, 1, 18, 0 },
    { SG_RELOAD_ENABLEf, 1, 19, 0 },
    { STOP_LS_ON_CHANGEf, 1, 21, 0 },
    { STOP_LS_ON_FIRST_CHANGEf, 1, 31, 0 },
    { TIME_STAMP_UPD_DISf, 1, 17, 0 },
    { UNTAG_ALL_RCV_ENf, 1, 8, 0 },
    { UNTAG_ENf, 1, 9, 0 },
    { WR_BRST_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0r_fields[] = {
    { CNf, 2, 19, SOCF_LE|SOCF_RES },
    { CPf, 2, 15, SOCF_LE|SOCF_RES },
    { CZf, 2, 13, SOCF_LE|SOCF_RES },
    { ICPXf, 5, 5, SOCF_LE|SOCF_RES },
    { ICP_OFFf, 5, 0, SOCF_LE|SOCF_RES },
    { IPF_BWf, 2, 22, SOCF_LE|SOCF_RES },
    { KVCO_XFf, 3, 24, SOCF_LE|SOCF_RES },
    { KVCO_XSf, 3, 27, SOCF_LE|SOCF_RES },
    { LF_ORDERf, 1, 21, SOCF_RES },
    { RNf, 2, 17, SOCF_LE|SOCF_RES },
    { RZf, 3, 10, SOCF_LE|SOCF_RES },
    { TESTA_SELf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1r_fields[] = {
    { BIASIN_ENf, 1, 0, SOCF_RES },
    { CTAP_ADJf, 2, 2, SOCF_LE|SOCF_RES },
    { DLY_CH1f, 2, 25, SOCF_LE|SOCF_RES },
    { DLY_CH2f, 2, 23, SOCF_LE|SOCF_RES },
    { DLY_CH3f, 2, 21, SOCF_LE|SOCF_RES },
    { ENB_CLKOUTf, 1, 20, SOCF_RES },
    { EN_CMLBUF1f, 1, 14, SOCF_RES },
    { EN_CMLBUF2f, 1, 13, SOCF_RES },
    { EN_CMLBUF3f, 1, 12, SOCF_RES },
    { LOWCUR_ENf, 1, 1, SOCF_RES },
    { PTAP_ADJf, 2, 4, SOCF_LE|SOCF_RES },
    { PWRDNf, 1, 27, SOCF_RES },
    { PWRDN_CH1f, 1, 19, SOCF_RES },
    { PWRDN_CH2f, 1, 18, SOCF_RES },
    { PWRDN_CH3f, 1, 17, SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { TEST_ENABLEf, 1, 11, SOCF_RES },
    { TEST_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { VCO_RNGf, 2, 15, SOCF_LE|SOCF_RES },
    { WATCHDOG_FREQ_DISf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2r_fields[] = {
    { BYPASS_SDMODf, 1, 29, SOCF_RES },
    { M1DIVf, 8, 16, SOCF_LE|SOCF_RES },
    { M2DIVf, 8, 8, SOCF_LE|SOCF_RES },
    { M3DIVf, 8, 0, SOCF_LE|SOCF_RES },
    { NDIV_DITHER_MFBf, 1, 24, SOCF_RES },
    { NDIV_MODEf, 3, 26, SOCF_LE|SOCF_RES },
    { NDIV_PWRDNf, 1, 25, SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3r_fields[] = {
    { LDO_CTRLf, 10, 18, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 9, 0, SOCF_LE|SOCF_RES },
    { P1DIVf, 4, 13, SOCF_LE|SOCF_RES },
    { P2DIVf, 4, 9, SOCF_LE|SOCF_RES },
    { REFCOMP_PWRDNf, 1, 17, SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4r_fields[] = {
    { I_HOLDf, 6, 6, SOCF_LE|SOCF_RES },
    { I_LOAD_ENf, 6, 0, SOCF_LE|SOCF_RES },
    { RSVEDf, 1, 31, SOCF_RES },
    { SLV_CH0_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { SLV_I_NDIV_INTf, 8, 12, SOCF_LE|SOCF_RES },
    { SLV_I_PDIVf, 3, 28, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56334_A0r_fields[] = {
    { CNf, 2, 19, SOCF_LE|SOCF_RES },
    { CPf, 2, 15, SOCF_LE|SOCF_RES },
    { CZf, 2, 13, SOCF_LE|SOCF_RES },
    { ICPXf, 5, 5, SOCF_LE|SOCF_RES },
    { ICP_OFFf, 5, 0, SOCF_LE|SOCF_RES },
    { IPF_BWf, 2, 22, SOCF_LE|SOCF_RES },
    { KVCO_XFf, 3, 24, SOCF_LE|SOCF_RES },
    { KVCO_XSf, 3, 27, SOCF_LE|SOCF_RES },
    { LF_ORDERf, 1, 21, SOCF_RES },
    { RNf, 2, 17, SOCF_LE|SOCF_RES },
    { RZf, 3, 10, SOCF_LE|SOCF_RES },
    { TESTA_SELf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56634_A0r_fields[] = {
    { CNf, 2, 19, SOCF_LE|SOCF_RES },
    { CPf, 2, 15, SOCF_LE|SOCF_RES },
    { CZf, 2, 13, SOCF_LE|SOCF_RES },
    { ICPXf, 5, 5, SOCF_LE|SOCF_RES },
    { ICP_OFFf, 5, 0, SOCF_LE|SOCF_RES },
    { IPF_BWf, 2, 22, SOCF_LE|SOCF_RES },
    { KVCO_XFf, 3, 24, SOCF_LE|SOCF_RES },
    { KVCO_XSf, 3, 27, SOCF_LE|SOCF_RES },
    { LF_ORDERf, 1, 21, SOCF_RES },
    { RNf, 2, 17, SOCF_LE|SOCF_RES },
    { RZf, 3, 10, SOCF_LE|SOCF_RES },
    { TESTA_SELf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_A0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { LDO_CTRLf, 2, 21, SOCF_LE|SOCF_RES },
    { REFCLKOUTf, 1, 18, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 3, 25, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 28, SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TEST_CTRLf, 2, 23, SOCF_LE|SOCF_RES },
    { VCODIV2f, 1, 20, SOCF_RES }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM56840_B0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { POR_BYPASSf, 1, 27, SOCF_RES },
    { PWN_RATEf, 2, 24, SOCF_LE|SOCF_RES },
    { REFCLKOUTf, 1, 18, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 28, SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES },
    { STAT_MODEf, 2, 20, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TEST_ENABLEf, 1, 23, SOCF_RES },
    { TEST_SELECTf, 1, 22, SOCF_RES },
    { VCODIV2f, 1, 26, SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM88732_A0r_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_0_BCM88750_A0r_fields[] = {
    { AUX_CTRLf, 1, 19, SOCF_RES },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE|SOCF_RES },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, SOCF_RES },
    { LDO_CTRLf, 2, 21, SOCF_LE|SOCF_RES },
    { REFCLKOUTf, 1, 18, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { SPAREf, 3, 25, SOCF_LE|SOCF_RES },
    { SSC_MODEf, 1, 28, SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES },
    { STAT_RESETf, 1, 13, SOCF_RES },
    { STAT_SELECTf, 3, 14, SOCF_LE|SOCF_RES },
    { STAT_UPDATEf, 1, 17, SOCF_RES },
    { TEST_CTRLf, 2, 23, SOCF_LE|SOCF_RES },
    { VCODIV2f, 1, 20, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56334_A0r_fields[] = {
    { BIASIN_ENf, 1, 0, SOCF_RES },
    { CTAP_ADJf, 2, 2, SOCF_LE|SOCF_RES },
    { DLY_CH1f, 2, 25, SOCF_LE|SOCF_RES },
    { DLY_CH2f, 2, 23, SOCF_LE|SOCF_RES },
    { DLY_CH3f, 2, 21, SOCF_LE|SOCF_RES },
    { ENB_CLKOUTf, 1, 20, SOCF_RES },
    { EN_CMLBUF1f, 1, 14, SOCF_RES },
    { EN_CMLBUF2f, 1, 13, SOCF_RES },
    { EN_CMLBUF3f, 1, 12, SOCF_RES },
    { LOWCUR_ENf, 1, 1, SOCF_RES },
    { PTAP_ADJf, 2, 4, SOCF_LE|SOCF_RES },
    { PWRDNf, 1, 27, SOCF_RES },
    { PWRDN_CH1f, 1, 19, SOCF_RES },
    { PWRDN_CH2f, 1, 18, SOCF_RES },
    { PWRDN_CH3f, 1, 17, SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES },
    { TEST_ENABLEf, 1, 11, SOCF_RES },
    { TEST_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { VCO_RNGf, 2, 15, SOCF_LE|SOCF_RES },
    { WATCHDOG_FREQ_DISf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM56840_A0r_fields[] = {
    { RSRVf, 1, 31, SOCF_RES },
    { SLV3_CH0_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { SLV_KAf, 3, 28, SOCF_LE|SOCF_RES },
    { SLV_KIf, 3, 25, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM88732_A0r_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_1_BCM88750_A0r_fields[] = {
    { RSRVf, 1, 31, SOCF_RES },
    { SLV3_CH0_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { SLV_KAf, 3, 28, SOCF_LE|SOCF_RES },
    { SLV_KIf, 3, 25, SOCF_LE|SOCF_RES },
    { SSC_LIMITf, 22, 0, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56334_A0r_fields[] = {
    { BYPASS_SDMODf, 1, 29, SOCF_RES },
    { M1DIVf, 8, 16, SOCF_LE|SOCF_RES },
    { M2DIVf, 8, 8, SOCF_LE|SOCF_RES },
    { M3DIVf, 8, 0, SOCF_LE|SOCF_RES },
    { NDIV_DITHER_MFBf, 1, 24, SOCF_RES },
    { NDIV_MODEf, 3, 26, SOCF_LE|SOCF_RES },
    { NDIV_PWRDNf, 1, 25, SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56634_A0r_fields[] = {
    { BYPASS_SDMODf, 1, 29, SOCF_RES },
    { M1DIVf, 8, 16, SOCF_LE|SOCF_RES },
    { M2DIVf, 8, 8, SOCF_LE|SOCF_RES },
    { M3DIVf, 8, 0, SOCF_LE|SOCF_RES },
    { NDIV_DITHER_MFBf, 1, 24, SOCF_RES },
    { NDIV_MODEf, 3, 26, SOCF_LE|SOCF_RES },
    { NDIV_PWRDNf, 1, 25, SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56840_A0r_fields[] = {
    { FB_PHASE_ENf, 1, 16, SOCF_RES },
    { MSTR_KAf, 3, 24, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 21, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 17, SOCF_LE|SOCF_RES },
    { RSRVf, 1, 31, SOCF_RES },
    { SLV_KPf, 4, 27, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM56840_B0r_fields[] = {
    { FB_PHASE_ENf, 1, 16, SOCF_RES },
    { MSTR_KAf, 3, 24, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 21, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 17, SOCF_LE|SOCF_RES },
    { RSRVf, 1, 31, SOCF_RES },
    { SLV_KPf, 4, 27, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM88732_A0r_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_2_BCM88750_A0r_fields[] = {
    { FB_PHASE_ENf, 1, 16, SOCF_RES },
    { MSTR_KAf, 3, 24, SOCF_LE|SOCF_RES },
    { MSTR_KIf, 3, 21, SOCF_LE|SOCF_RES },
    { MSTR_KPf, 4, 17, SOCF_LE|SOCF_RES },
    { RSRVf, 1, 31, SOCF_RES },
    { SLV_KPf, 4, 27, SOCF_LE|SOCF_RES },
    { SSC_STEPf, 16, 0, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56142_A0r_fields[] = {
    { LDO_CTRLf, 10, 18, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 9, 0, SOCF_LE|SOCF_RES },
    { P1DIVf, 4, 13, SOCF_LE|SOCF_RES },
    { P2DIVf, 4, 9, SOCF_LE|SOCF_RES },
    { REFCOMP_PWRDNf, 1, 17, SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56334_A0r_fields[] = {
    { LDO_CTRLf, 10, 18, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 9, 0, SOCF_LE|SOCF_RES },
    { P1DIVf, 4, 13, SOCF_LE|SOCF_RES },
    { P2DIVf, 4, 9, SOCF_LE|SOCF_RES },
    { REFCOMP_PWRDNf, 1, 17, SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56624_B0r_fields[] = {
    { LDO_CTRLf, 10, 18, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 9, 0, SOCF_LE|SOCF_RES },
    { P1DIVf, 4, 13, SOCF_LE|SOCF_RES },
    { P2DIVf, 4, 9, SOCF_LE|SOCF_RES },
    { REFCOMP_PWRDNf, 1, 17, SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields[] = {
    { CH0_MDELf, 3, 16, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { I_NDIV_INTf, 8, 0, SOCF_LE|SOCF_RES },
    { I_PDIVf, 3, 19, SOCF_LE|SOCF_RES },
    { RSVEDf, 1, 31, SOCF_RES },
    { SLV0_CH0_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { SLV1_CH0_MDELf, 3, 25, SOCF_LE|SOCF_RES },
    { SLV2_CH0_MDELf, 3, 28, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields[] = {
    { CH0_MDELf, 3, 16, SOCF_LE|SOCF_RES },
    { CH0_MDIVf, 8, 8, SOCF_LE|SOCF_RES },
    { I_NDIV_INTf, 8, 0, SOCF_LE|SOCF_RES },
    { I_PDIVf, 3, 19, SOCF_LE|SOCF_RES },
    { RSVEDf, 1, 31, SOCF_RES },
    { SLV0_CH0_MDELf, 3, 22, SOCF_LE|SOCF_RES },
    { SLV1_CH0_MDELf, 3, 25, SOCF_LE|SOCF_RES },
    { SLV2_CH0_MDELf, 3, 28, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM88732_A0r_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CORE_PLL0_CTRL_STATUS_REGISTER_4_BCM88750_A0r_fields[] = {
    { I_HOLDf, 6, 6, SOCF_LE|SOCF_RES },
    { I_LOAD_ENf, 6, 0, SOCF_LE|SOCF_RES },
    { RSVEDf, 1, 31, SOCF_RES },
    { SLV_CH0_MDIVf, 8, 20, SOCF_LE|SOCF_RES },
    { SLV_I_NDIV_INTf, 8, 12, SOCF_LE|SOCF_RES },
    { SLV_I_PDIVf, 3, 28, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0r_fields[] = {
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { SLV0_FB_OFFSETf, 12, 0, SOCF_LE|SOCF_RES },
    { SLV1_FB_OFFSETf, 12, 12, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1r_fields[] = {
    { BIASIN_ENf, 1, 0, SOCF_RES },
    { CTAP_ADJf, 2, 2, SOCF_LE|SOCF_RES },
    { DDR0_ECHO_IN_SELf, 1, 28, SOCF_RES },
    { DDR1_ECHO_IN_SELf, 1, 29, SOCF_RES },
    { DLY_CH1f, 2, 25, SOCF_LE|SOCF_RES },
    { DLY_CH2f, 2, 23, SOCF_LE|SOCF_RES },
    { DLY_CH3f, 2, 21, SOCF_LE|SOCF_RES },
    { ENB_CLKOUTf, 1, 20, SOCF_RES },
    { EN_CMLBUF1f, 1, 14, SOCF_RES },
    { EN_CMLBUF2f, 1, 13, SOCF_RES },
    { EN_CMLBUF3f, 1, 12, SOCF_RES },
    { LOWCUR_ENf, 1, 1, SOCF_RES },
    { PTAP_ADJf, 2, 4, SOCF_LE|SOCF_RES },
    { PWRDNf, 1, 27, SOCF_RES },
    { PWRDN_CH1f, 1, 19, SOCF_RES },
    { PWRDN_CH2f, 1, 18, SOCF_RES },
    { PWRDN_CH3f, 1, 17, SOCF_RES },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { TEST_ENABLEf, 1, 11, SOCF_RES },
    { TEST_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { VCO_RNGf, 2, 15, SOCF_LE|SOCF_RES },
    { WATCHDOG_FREQ_DISf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2r_fields[] = {
    { ARESETf, 1, 31, SOCF_RES },
    { BYPASS_SDMODf, 1, 29, SOCF_RES },
    { DRESETf, 1, 30, SOCF_RES },
    { M1DIVf, 8, 16, SOCF_LE|SOCF_RES },
    { M2DIVf, 8, 8, SOCF_LE|SOCF_RES },
    { M3DIVf, 8, 0, SOCF_LE|SOCF_RES },
    { NDIV_DITHER_MFBf, 1, 24, SOCF_RES },
    { NDIV_MODEf, 3, 26, SOCF_LE|SOCF_RES },
    { NDIV_PWRDNf, 1, 25, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3r_fields[] = {
    { LDO_CTRLf, 10, 18, SOCF_LE|SOCF_RES },
    { NDIV_INTf, 9, 0, SOCF_LE|SOCF_RES },
    { P1DIVf, 4, 13, SOCF_LE|SOCF_RES },
    { P2DIVf, 4, 9, SOCF_LE|SOCF_RES },
    { REFCOMP_PWRDNf, 1, 17, SOCF_RES },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM88732_A0r_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_0_BCM88750_A0r_fields[] = {
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { SLV0_FB_OFFSETf, 12, 0, SOCF_LE|SOCF_RES },
    { SLV1_FB_OFFSETf, 12, 12, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM56840_A0r_fields[] = {
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { SLV2_FB_OFFSETf, 12, 0, SOCF_LE|SOCF_RES },
    { SLV3_FB_OFFSETf, 12, 12, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM88732_A0r_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_1_BCM88750_A0r_fields[] = {
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { SLV2_FB_OFFSETf, 12, 0, SOCF_LE|SOCF_RES },
    { SLV3_FB_OFFSETf, 12, 12, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM56840_A0r_fields[] = {
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { SLV4_FB_OFFSETf, 12, 0, SOCF_LE|SOCF_RES },
    { SLV5_FB_OFFSETf, 12, 12, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_2_BCM88750_A0r_fields[] = {
    { RSVDf, 8, 24, SOCF_LE|SOCF_RES },
    { SLV4_FB_OFFSETf, 12, 0, SOCF_LE|SOCF_RES },
    { SLV5_FB_OFFSETf, 12, 12, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM56840_A0r_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_CORE_PLL1_CTRL_STATUS_REGISTER_3_BCM88750_A0r_fields[] = {
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_1r_fields[] = {
    { BIASIN_ENf, 1, 0, SOCF_RES },
    { CTAP_ADJf, 2, 2, SOCF_LE|SOCF_RES },
    { DLY_CH1f, 2, 25, SOCF_LE|SOCF_RES },
    { DLY_CH2f, 2, 23, SOCF_LE|SOCF_RES },
    { DLY_CH3f, 2, 21, SOCF_LE|SOCF_RES },
    { ECHO_IN_SELf, 1, 28, SOCF_RES },
    { ENB_CLKOUTf, 1, 20, SOCF_RES },
    { EN_CMLBUF1f, 1, 14, SOCF_RES },
    { EN_CMLBUF2f, 1, 13, SOCF_RES },
    { EN_CMLBUF3f, 1, 12, SOCF_RES },
    { LOWCUR_ENf, 1, 1, SOCF_RES },
    { PTAP_ADJf, 2, 4, SOCF_LE|SOCF_RES },
    { PWRDNf, 1, 27, SOCF_RES },
    { PWRDN_CH1f, 1, 19, SOCF_RES },
    { PWRDN_CH2f, 1, 18, SOCF_RES },
    { PWRDN_CH3f, 1, 17, SOCF_RES },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES },
    { TEST_ENABLEf, 1, 11, SOCF_RES },
    { TEST_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { VCO_RNGf, 2, 15, SOCF_LE|SOCF_RES },
    { WATCHDOG_FREQ_DISf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_CORE_PLL2_CTRL_STATUS_REGISTER_2r_fields[] = {
    { ARESETf, 1, 31, SOCF_RES },
    { BYPASS_SDMODf, 1, 29, SOCF_RES },
    { DRESETf, 1, 30, SOCF_RES },
    { M1DIVf, 8, 16, SOCF_LE|SOCF_RES },
    { M2DIVf, 8, 8, SOCF_LE|SOCF_RES },
    { M3DIVf, 8, 0, SOCF_LE|SOCF_RES },
    { NDIV_DITHER_MFBf, 1, 24, SOCF_RES },
    { NDIV_MODEf, 3, 26, SOCF_LE|SOCF_RES },
    { NDIV_PWRDNf, 1, 25, SOCF_RES }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_2r_fields[] = {
    { IROSC_ENf, 1, 6, SOCF_RES },
    { IROSC_SELf, 1, 7, SOCF_RES },
    { OSC_0_SELf, 2, 1, SOCF_LE|SOCF_RES },
    { OSC_1_SELf, 2, 3, SOCF_LE|SOCF_RES },
    { OSC_CNT_RSTBf, 1, 8, SOCF_RES },
    { OSC_CNT_STARTf, 1, 9, SOCF_RES },
    { OSC_ENABLEf, 1, 0, SOCF_RES },
    { OSC_PW_ENf, 1, 5, SOCF_RES },
    { OSC_SELf, 4, 10, SOCF_LE|SOCF_RES },
    { PLL_CTRL_RSVf, 18, 14, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_CORE_PLL3_CTRL_STATUS_REGISTER_3r_fields[] = {
    { BG_ADJf, 3, 0, SOCF_LE|SOCF_RES },
    { MEASUREMENT_CALLIBRATIONf, 3, 16, SOCF_LE|SOCF_RES },
    { OUTPUT_CODEf, 4, 3, SOCF_LE|SOCF_RES },
    { PROG_RESISTORf, 4, 19, SOCF_LE|SOCF_RES },
    { PVTMON_POWREDOWNf, 1, 30, SOCF_RES },
    { PVTMON_RESET_Nf, 1, 26, SOCF_RES },
    { PVTMON_SELECTf, 3, 27, SOCF_LE|SOCF_RES },
    { RESERVEDf, 3, 23, SOCF_LE|SOCF_RES },
    { RSVD2f, 9, 7, SOCF_LE|SOCF_RES },
    { STATUSf, 32, 0, SOCF_LE|SOCF_RES },
    { VTMON_7_OR_PVTMON_SELf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_COS_CTRL_RXr_fields[] = {
    { CH0_COS_BMPf, 8, 0, SOCF_LE },
    { CH1_COS_BMPf, 8, 8, SOCF_LE },
    { CH2_COS_BMPf, 8, 16, SOCF_LE },
    { CH3_COS_BMPf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_COS_CTRL_RX_0r_fields[] = {
    { CH0_COS_BMPf, 8, 0, SOCF_LE },
    { CH1_COS_BMPf, 8, 8, SOCF_LE },
    { CH2_COS_BMPf, 8, 16, SOCF_LE },
    { CH3_COS_BMPf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_COS_CTRL_RX_HIr_fields[] = {
    { CH0_COS_BMP_HIf, 2, 0, SOCF_LE },
    { CH1_COS_BMP_HIf, 2, 8, SOCF_LE },
    { CH2_COS_BMP_HIf, 2, 16, SOCF_LE },
    { CH3_COS_BMP_HIf, 2, 24, SOCF_LE },
    { RESERVED_0f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 6, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 6, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_CPS_RESETr_fields[] = {
    { CHIP_SOFT_RESETf, 1, 1, SOCF_SIG },
    { CPS_RESETf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_CPS_RESET_BCM56440_A0r_fields[] = {
    { CHIP_SOFT_RESETf, 1, 1, 0 },
    { CPS_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_CPS_RESET_BCM88030_A0r_fields[] = {
    { CHIP_SOFT_RESETf, 1, 1, 0 },
    { CPS_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_DEVICE_IDr_fields[] = {
    { DEVICE_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { REVISION_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_DEV_REV_IDr_fields[] = {
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM56440_A0r_fields[] = {
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM56634_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM56634_B0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM88030_A0r_fields[] = {
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM88650_A0r_fields[] = {
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_DEV_REV_ID_BCM88750_A0r_fields[] = {
    { CHIP_IDf, 3, 24, SOCF_LE|SOCF_RO },
    { DEV_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_IDf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_DMA_CTRLr_fields[] = {
    { ABORT_DMA_CH0f, 1, 2, 0 },
    { ABORT_DMA_CH1f, 1, 10, 0 },
    { ABORT_DMA_CH2f, 1, 18, 0 },
    { ABORT_DMA_CH3f, 1, 26, 0 },
    { CH0_DIRECTIONf, 1, 0, 0 },
    { CH0_NO_MOD_PBMPf, 1, 1, 0 },
    { CH1_DIRECTIONf, 1, 8, 0 },
    { CH1_NO_MOD_PBMPf, 1, 9, 0 },
    { CH2_DIRECTIONf, 1, 16, 0 },
    { CH2_NO_MOD_PBMPf, 1, 17, 0 },
    { CH3_DIRECTIONf, 1, 24, 0 },
    { CH3_NO_MOD_PBMPf, 1, 25, 0 },
    { DROP_TX_PRT_BITS0_CH0f, 1, 4, 0 },
    { DROP_TX_PRT_BITS0_CH1f, 1, 12, 0 },
    { DROP_TX_PRT_BITS0_CH2f, 1, 20, 0 },
    { DROP_TX_PRT_BITS0_CH3f, 1, 28, 0 },
    { INTR_SEL_DES_PKT_CH0f, 1, 3, 0 },
    { INTR_SEL_DES_PKT_CH1f, 1, 11, 0 },
    { INTR_SEL_DES_PKT_CH2f, 1, 19, 0 },
    { INTR_SEL_DES_PKT_CH3f, 1, 27, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_DMA_CTRL_BCM56504_A0r_fields[] = {
    { CH0_ABORT_DMAf, 1, 2, 0 },
    { CH0_DIRECTIONf, 1, 0, 0 },
    { CH0_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 7, SOCF_RO },
    { CH0_SEL_INTR_ON_DESC_OR_PKTf, 1, 3, 0 },
    { CH1_ABORT_DMAf, 1, 10, 0 },
    { CH1_DIRECTIONf, 1, 8, 0 },
    { CH1_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 15, SOCF_RO },
    { CH1_SEL_INTR_ON_DESC_OR_PKTf, 1, 11, 0 },
    { CH2_ABORT_DMAf, 1, 18, 0 },
    { CH2_DIRECTIONf, 1, 16, 0 },
    { CH2_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 23, SOCF_RO },
    { CH2_SEL_INTR_ON_DESC_OR_PKTf, 1, 19, 0 },
    { CH3_ABORT_DMAf, 1, 26, 0 },
    { CH3_DIRECTIONf, 1, 24, 0 },
    { CH3_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 31, SOCF_RO },
    { CH3_SEL_INTR_ON_DESC_OR_PKTf, 1, 27, 0 },
    { RESERVED_1_CH0f, 1, 1, SOCF_RO|SOCF_RES },
    { RESERVED_1_CH1f, 1, 9, SOCF_RO|SOCF_RES },
    { RESERVED_1_CH2f, 1, 17, SOCF_RO|SOCF_RES },
    { RESERVED_1_CH3f, 1, 25, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH0f, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH1f, 1, 12, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH2f, 1, 20, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH3f, 1, 28, SOCF_RO|SOCF_RES },
    { RESERVED_3_CH0f, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3_CH1f, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3_CH2f, 2, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3_CH3f, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_DMA_CTRL_BCM56634_A0r_fields[] = {
    { CH0_ABORT_DMAf, 1, 2, SOCF_RES },
    { CH0_DIRECTIONf, 1, 0, SOCF_RES },
    { CH0_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 7, SOCF_RO|SOCF_RES },
    { CH0_SEL_INTR_ON_DESC_OR_PKTf, 1, 3, SOCF_RES },
    { CH1_ABORT_DMAf, 1, 10, SOCF_RES },
    { CH1_DIRECTIONf, 1, 8, SOCF_RES },
    { CH1_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 15, SOCF_RO|SOCF_RES },
    { CH1_SEL_INTR_ON_DESC_OR_PKTf, 1, 11, SOCF_RES },
    { CH2_ABORT_DMAf, 1, 18, SOCF_RES },
    { CH2_DIRECTIONf, 1, 16, SOCF_RES },
    { CH2_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 23, SOCF_RO|SOCF_RES },
    { CH2_SEL_INTR_ON_DESC_OR_PKTf, 1, 19, SOCF_RES },
    { CH3_ABORT_DMAf, 1, 26, SOCF_RES },
    { CH3_DIRECTIONf, 1, 24, SOCF_RES },
    { CH3_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 31, SOCF_RO|SOCF_RES },
    { CH3_SEL_INTR_ON_DESC_OR_PKTf, 1, 27, SOCF_RES },
    { RESERVED_1_CH0f, 1, 1, SOCF_RO|SOCF_RES },
    { RESERVED_1_CH1f, 1, 9, SOCF_RO|SOCF_RES },
    { RESERVED_1_CH2f, 1, 17, SOCF_RO|SOCF_RES },
    { RESERVED_1_CH3f, 1, 25, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH0f, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH1f, 1, 12, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH2f, 1, 20, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH3f, 1, 28, SOCF_RO|SOCF_RES },
    { RESERVED_3_CH0f, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3_CH1f, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3_CH2f, 2, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3_CH3f, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_DMA_CTRL_BCM88750_A0r_fields[] = {
    { CH0_ABORT_DMAf, 1, 2, 0 },
    { CH0_DIRECTIONf, 1, 0, 0 },
    { CH0_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 7, SOCF_RO },
    { CH0_SEL_INTR_ON_DESC_OR_PKTf, 1, 3, 0 },
    { CH1_ABORT_DMAf, 1, 10, 0 },
    { CH1_DIRECTIONf, 1, 8, 0 },
    { CH1_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 15, SOCF_RO },
    { CH1_SEL_INTR_ON_DESC_OR_PKTf, 1, 11, 0 },
    { CH2_ABORT_DMAf, 1, 18, 0 },
    { CH2_DIRECTIONf, 1, 16, 0 },
    { CH2_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 23, SOCF_RO },
    { CH2_SEL_INTR_ON_DESC_OR_PKTf, 1, 19, 0 },
    { CH3_ABORT_DMAf, 1, 26, 0 },
    { CH3_DIRECTIONf, 1, 24, 0 },
    { CH3_DROP_RX_PKT_ON_CHAIN_ENDf, 1, 31, SOCF_RO },
    { CH3_SEL_INTR_ON_DESC_OR_PKTf, 1, 27, 0 },
    { RESERVED_1_CH0f, 1, 1, SOCF_RO|SOCF_RES },
    { RESERVED_1_CH1f, 1, 9, SOCF_RO|SOCF_RES },
    { RESERVED_1_CH2f, 1, 17, SOCF_RO|SOCF_RES },
    { RESERVED_1_CH3f, 1, 25, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH0f, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH1f, 1, 12, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH2f, 1, 20, SOCF_RO|SOCF_RES },
    { RESERVED_2_CH3f, 1, 28, SOCF_RO|SOCF_RES },
    { RESERVED_3_CH0f, 2, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3_CH1f, 2, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3_CH2f, 2, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3_CH3f, 2, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_DMA_DESC0r_fields[] = {
    { ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_DMA_DESC0_BCM56504_A0r_fields[] = {
    { ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_DMA_DESC0_BCM88750_A0r_fields[] = {
    { ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_AR_ARB_MI0r_fields[] = {
    { DMA_IC_AR_ARB_MI0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_AR_ARB_MI1r_fields[] = {
    { DMA_IC_AR_ARB_MI1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_AR_ARB_MI0_BCM56440_A0r_fields[] = {
    { DMA_IC_AR_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_AR_ARB_MI0_BCM88030_A0r_fields[] = {
    { DMA_IC_AR_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_AR_ARB_MI1_BCM56440_A0r_fields[] = {
    { DMA_IC_AR_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_AR_ARB_MI1_BCM88030_A0r_fields[] = {
    { DMA_IC_AR_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_AW_ARB_MI0r_fields[] = {
    { DMA_IC_AW_ARB_MI0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_AW_ARB_MI1r_fields[] = {
    { DMA_IC_AW_ARB_MI1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_AW_ARB_MI0_BCM56440_A0r_fields[] = {
    { DMA_IC_AW_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_AW_ARB_MI0_BCM88030_A0r_fields[] = {
    { DMA_IC_AW_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_AW_ARB_MI1_BCM56440_A0r_fields[] = {
    { DMA_IC_AW_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_AW_ARB_MI1_BCM88030_A0r_fields[] = {
    { DMA_IC_AW_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_CFG_REG_0r_fields[] = {
    { DMA_IC_CFG_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_CFG_REG_1r_fields[] = {
    { DMA_IC_CFG_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_CFG_REG_2r_fields[] = {
    { DMA_IC_CFG_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_CFG_REG_0_BCM56440_A0r_fields[] = {
    { DMA_IC_CFG_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_CFG_REG_0_BCM88030_A0r_fields[] = {
    { DMA_IC_CFG_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_CFG_REG_1_BCM56440_A0r_fields[] = {
    { DMA_IC_CFG_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_CFG_REG_1_BCM88030_A0r_fields[] = {
    { DMA_IC_CFG_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_CFG_REG_2_BCM56440_A0r_fields[] = {
    { DMA_IC_CFG_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_CFG_REG_2_BCM88030_A0r_fields[] = {
    { DMA_IC_CFG_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_0r_fields[] = {
    { DMA_IC_ID_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_1r_fields[] = {
    { DMA_IC_ID_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_2r_fields[] = {
    { DMA_IC_ID_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_3r_fields[] = {
    { DMA_IC_ID_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_0_BCM56440_A0r_fields[] = {
    { DMA_IC_ID_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_0_BCM88030_A0r_fields[] = {
    { DMA_IC_ID_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_1_BCM56440_A0r_fields[] = {
    { DMA_IC_ID_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_1_BCM88030_A0r_fields[] = {
    { DMA_IC_ID_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_2_BCM56440_A0r_fields[] = {
    { DMA_IC_ID_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_2_BCM88030_A0r_fields[] = {
    { DMA_IC_ID_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_3_BCM56440_A0r_fields[] = {
    { DMA_IC_ID_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_ID_REG_3_BCM88030_A0r_fields[] = {
    { DMA_IC_ID_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_0r_fields[] = {
    { DMA_IC_PER_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_1r_fields[] = {
    { DMA_IC_PER_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_2r_fields[] = {
    { DMA_IC_PER_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_3r_fields[] = {
    { DMA_IC_PER_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_0_BCM56440_A0r_fields[] = {
    { DMA_IC_PER_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_0_BCM88030_A0r_fields[] = {
    { DMA_IC_PER_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_1_BCM56440_A0r_fields[] = {
    { DMA_IC_PER_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_1_BCM88030_A0r_fields[] = {
    { DMA_IC_PER_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_2_BCM56440_A0r_fields[] = {
    { DMA_IC_PER_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_2_BCM88030_A0r_fields[] = {
    { DMA_IC_PER_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_3_BCM56440_A0r_fields[] = {
    { DMA_IC_PER_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_DMA_IC_PER_REG_3_BCM88030_A0r_fields[] = {
    { DMA_IC_PER_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_DMA_STATr_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO },
    { CH0_DMA_ENf, 1, 0, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO },
    { CH1_DMA_ENf, 1, 1, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO },
    { CH2_DMA_ENf, 1, 2, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO },
    { CH3_DMA_ENf, 1, 3, SOCF_RO },
    { DMA_RESETf, 1, 12, SOCF_RO },
    { PCI_FATAL_ERRf, 2, 29, SOCF_LE|SOCF_RO },
    { PCI_PARITY_ERRf, 2, 24, SOCF_LE|SOCF_RO },
    { STAT_DMA_ACTIVEf, 1, 17, SOCF_RO },
    { STAT_DMA_ITR_DONEf, 1, 14, SOCF_RO },
    { STAT_DMA_OPN_CMPLTf, 1, 13, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_DMA_STAT_BCM56504_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO },
    { CH0_DMA_ENf, 1, 0, 0 },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO },
    { CH1_DMA_ENf, 1, 1, 0 },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO },
    { CH2_DMA_ENf, 1, 2, 0 },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO },
    { CH3_DMA_ENf, 1, 3, 0 },
    { DMA_RESETf, 1, 12, SOCF_RO },
    { PCI_FATAL_ERRf, 5, 27, SOCF_LE|SOCF_RO },
    { PCI_PARITY_ERRf, 5, 22, SOCF_LE|SOCF_RO },
    { STATS_DMA_ACTIVEf, 1, 17, SOCF_RO },
    { STATS_DMA_ERRORf, 1, 16, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 14, SOCF_RO },
    { STATS_DMA_OPN_COMPLETEf, 1, 13, SOCF_RO },
    { TX_DMA_ABORT_NEEDS_CLEANUPf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_DMA_STAT_BCM56634_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO|SOCF_RES },
    { BIT_VALf, 1, 7, SOCF_WO|SOCF_RES },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO|SOCF_RES },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO|SOCF_RES },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO|SOCF_RES },
    { CH0_DMA_ENf, 1, 0, SOCF_RES },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO|SOCF_RES },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO|SOCF_RES },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO|SOCF_RES },
    { CH1_DMA_ENf, 1, 1, SOCF_RES },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO|SOCF_RES },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO|SOCF_RES },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO|SOCF_RES },
    { CH2_DMA_ENf, 1, 2, SOCF_RES },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO|SOCF_RES },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO|SOCF_RES },
    { CH3_DMA_ENf, 1, 3, SOCF_RES },
    { DMA_RESETf, 1, 12, SOCF_RO|SOCF_RES },
    { PCI_FATAL_ERRf, 5, 27, SOCF_LE|SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 5, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { STATS_DMA_ACTIVEf, 1, 17, SOCF_RO|SOCF_RES },
    { STATS_DMA_ERRORf, 1, 16, SOCF_RO|SOCF_RES },
    { STATS_DMA_ITER_DONEf, 1, 14, SOCF_RO|SOCF_RES },
    { STATS_DMA_OPN_COMPLETEf, 1, 13, SOCF_RO|SOCF_RES },
    { TX_DMA_ABORT_NEEDS_CLEANUPf, 1, 15, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_DMA_STAT_BCM88750_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { CH0_CHAIN_DONEf, 1, 4, SOCF_RO },
    { CH0_DESC_DONEf, 1, 8, SOCF_RO },
    { CH0_DMA_ACTIVEf, 1, 18, SOCF_RO },
    { CH0_DMA_ENf, 1, 0, 0 },
    { CH1_CHAIN_DONEf, 1, 5, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH1_DMA_ACTIVEf, 1, 19, SOCF_RO },
    { CH1_DMA_ENf, 1, 1, 0 },
    { CH2_CHAIN_DONEf, 1, 6, SOCF_RO },
    { CH2_DESC_DONEf, 1, 10, SOCF_RO },
    { CH2_DMA_ACTIVEf, 1, 20, SOCF_RO },
    { CH2_DMA_ENf, 1, 2, 0 },
    { CH3_CHAIN_DONEf, 1, 7, SOCF_RO },
    { CH3_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_DMA_ACTIVEf, 1, 21, SOCF_RO },
    { CH3_DMA_ENf, 1, 3, 0 },
    { DMA_RESETf, 1, 12, SOCF_RO },
    { PCI_FATAL_ERRf, 5, 27, SOCF_LE|SOCF_RO },
    { PCI_PARITY_ERRf, 5, 22, SOCF_LE|SOCF_RO },
    { STATS_DMA_ACTIVEf, 1, 17, SOCF_RO },
    { STATS_DMA_ERRORf, 1, 16, SOCF_RO },
    { STATS_DMA_ITER_DONEf, 1, 14, SOCF_RO },
    { STATS_DMA_OPN_COMPLETEf, 1, 13, SOCF_RO },
    { TX_DMA_ABORT_NEEDS_CLEANUPf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_EB3_VLI_CONFIG_REGISTERr_fields[] = {
    { EB3_ADDR_PARITY_ENABLEf, 1, 2, SOCF_RES },
    { EB3_DATA_PARITY_ENABLEf, 1, 3, SOCF_RES },
    { EB3_PARITY_DEBUG_CTRL_BITf, 1, 0, SOCF_RES },
    { EB3_PARITY_POLARITY_CFGf, 1, 1, SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLI_PARITY_DEBUG_CTRL_BITf, 1, 4, SOCF_RES },
    { VLI_PARITY_ENABLEf, 1, 6, SOCF_RES },
    { VLI_PARITY_POLARITY_CFGf, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_EB3_VLI_CONFIG_REGISTER_BCM88750_A0r_fields[] = {
    { EB3_ADDR_PARITY_ENABLEf, 1, 2, SOCF_RES },
    { EB3_DATA_PARITY_ENABLEf, 1, 3, SOCF_RES },
    { EB3_PARITY_DEBUG_CTRL_BITf, 1, 0, SOCF_RES },
    { EB3_PARITY_POLARITY_CFGf, 1, 1, SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLI_PARITY_DEBUG_CTRL_BITf, 1, 4, SOCF_RES },
    { VLI_PARITY_ENABLEf, 1, 6, SOCF_RES },
    { VLI_PARITY_POLARITY_CFGf, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_ENDIANESS_SELr_fields[] = {
    { BYTELANE0f, 4, 0, SOCF_LE },
    { BYTELANE1f, 4, 8, SOCF_LE },
    { BYTELANE2f, 4, 16, SOCF_LE },
    { BYTELANE3f, 4, 24, SOCF_LE },
    { EN_BIG_ENDIAN_BUS_4_NRM_DMAf, 1, 2, 0 },
    { EN_BIG_ENDIAN_BUS_4_PIOf, 1, 0, 0 },
    { EN_BIG_ENDIAN_BUS_4_PKT_DMAf, 1, 1, 0 },
    { EN_BIG_ENDIAN_WORDS_4_STAT_DMAf, 1, 3, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_ENDIANESS_SEL_BCM56224_A0r_fields[] = {
    { BYTELANE0f, 8, 0, SOCF_LE },
    { BYTELANE1f, 8, 8, SOCF_LE },
    { BYTELANE2f, 8, 16, SOCF_LE },
    { BYTELANE3f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_ENDIANESS_SEL_BCM56504_A0r_fields[] = {
    { BYTELANE0f, 8, 0, SOCF_LE },
    { BYTELANE1f, 8, 8, SOCF_LE },
    { BYTELANE2f, 8, 16, SOCF_LE },
    { BYTELANE3f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_ENDIANESS_SEL_BCM56634_A0r_fields[] = {
    { BYTELANE0f, 8, 0, SOCF_LE|SOCF_RES },
    { BYTELANE1f, 8, 8, SOCF_LE|SOCF_RES },
    { BYTELANE2f, 8, 16, SOCF_LE|SOCF_RES },
    { BYTELANE3f, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_ENDIANESS_SEL_BCM88750_A0r_fields[] = {
    { BYTELANE0f, 8, 0, SOCF_LE },
    { BYTELANE1f, 8, 8, SOCF_LE },
    { BYTELANE2f, 8, 16, SOCF_LE },
    { BYTELANE3f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_CFGr_fields[] = {
    { ACTIVEf, 1, 1, 0 },
    { BEAT_COUNTf, 5, 2, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 31, 0 },
    { ENABLE_VALf, 1, 1, 0 },
    { ERRORf, 1, 11, SOCF_RO },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56624_B0r_fields[] = {
    { ACTIVEf, 1, 1, SOCF_RO },
    { BEAT_COUNTf, 5, 2, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 31, 0 },
    { ENABLE_VALf, 1, 1, SOCF_WO },
    { ERRORf, 1, 11, SOCF_RO },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM56820_A0r_fields[] = {
    { ACTIVEf, 1, 1, SOCF_RO|SOCF_RES },
    { BEAT_COUNTf, 5, 2, SOCF_LE|SOCF_RES },
    { ENABLEf, 1, 0, SOCF_RES },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 31, SOCF_RES },
    { ENABLE_VALf, 1, 1, SOCF_WO|SOCF_RES },
    { ERRORf, 1, 11, SOCF_RO|SOCF_RES },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE|SOCF_RES },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE|SOCF_RES },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_CFG_BCM88750_A0r_fields[] = {
    { ACTIVEf, 1, 1, SOCF_RO },
    { BEAT_COUNTf, 5, 2, SOCF_LE },
    { ENABLEf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 31, 0 },
    { ENABLE_VALf, 1, 1, SOCF_WO },
    { ERRORf, 1, 11, SOCF_RO },
    { HOST_NUM_ENTRIES_SELf, 4, 7, SOCF_LE },
    { MULTIPLE_SBUS_CMD_SPACINGf, 5, 26, SOCF_LE },
    { TIMEOUT_COUNTf, 14, 12, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTRr_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_READ_PTR_BCM88750_A0r_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_FIFO_CH0_RD_DMA_HOSTMEM_WRITE_PTRr_fields[] = {
    { ADDRESSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_FIFO_DMA_SB_ARB_CTRLr_fields[] = {
    { SLOT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_FIFO_DMA_SB_ARB_CTRL_BCM88750_A0r_fields[] = {
    { SLOT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_FIFO_RD_DMA_DEBUGr_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { FIFO_CH0_DMA_HOSTMEM_OVERFLOWf, 1, 0, SOCF_RO },
    { FIFO_CH0_DMA_HOSTMEM_TIMEOUTf, 1, 1, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_OVERFLOWf, 1, 4, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_TIMEOUTf, 1, 5, SOCF_RO },
    { FIFO_CH3_DMA_HOSTMEM_OVERFLOWf, 1, 6, SOCF_RO },
    { FIFO_CH3_DMA_HOSTMEM_TIMEOUTf, 1, 7, SOCF_RO },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_FIFO_RD_DMA_DEBUG_BCM56634_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO|SOCF_RES },
    { BIT_VALf, 1, 7, SOCF_WO|SOCF_RES },
    { FIFO_CH0_DMA_HOSTMEM_OVERFLOWf, 1, 0, SOCF_RO|SOCF_RES },
    { FIFO_CH0_DMA_HOSTMEM_TIMEOUTf, 1, 1, SOCF_RO|SOCF_RES },
    { FIFO_CH1_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO|SOCF_RES },
    { FIFO_CH1_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO|SOCF_RES },
    { FIFO_CH2_DMA_HOSTMEM_OVERFLOWf, 1, 4, SOCF_RO|SOCF_RES },
    { FIFO_CH2_DMA_HOSTMEM_TIMEOUTf, 1, 5, SOCF_RO|SOCF_RES },
    { FIFO_CH3_DMA_HOSTMEM_OVERFLOWf, 1, 6, SOCF_RO|SOCF_RES },
    { FIFO_CH3_DMA_HOSTMEM_TIMEOUTf, 1, 7, SOCF_RO|SOCF_RES },
    { FIFO_RD_DMA_NACK_FATALf, 1, 8, SOCF_RES },
    { RESERVED_0f, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_FIFO_RD_DMA_DEBUG_BCM56634_B0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { FIFO_CH0_DMA_HOSTMEM_OVERFLOWf, 1, 0, SOCF_RO },
    { FIFO_CH0_DMA_HOSTMEM_TIMEOUTf, 1, 1, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_OVERFLOWf, 1, 4, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_TIMEOUTf, 1, 5, SOCF_RO },
    { FIFO_CH3_DMA_HOSTMEM_OVERFLOWf, 1, 6, SOCF_RO },
    { FIFO_CH3_DMA_HOSTMEM_TIMEOUTf, 1, 7, SOCF_RO },
    { FIFO_RD_DMA_NACK_FATALf, 1, 8, 0 },
    { RESERVED_0f, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_FIFO_RD_DMA_DEBUG_BCM88750_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { FIFO_CH0_DMA_HOSTMEM_OVERFLOWf, 1, 0, SOCF_RO },
    { FIFO_CH0_DMA_HOSTMEM_TIMEOUTf, 1, 1, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_OVERFLOWf, 1, 2, SOCF_RO },
    { FIFO_CH1_DMA_HOSTMEM_TIMEOUTf, 1, 3, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_OVERFLOWf, 1, 4, SOCF_RO },
    { FIFO_CH2_DMA_HOSTMEM_TIMEOUTf, 1, 5, SOCF_RO },
    { FIFO_CH3_DMA_HOSTMEM_OVERFLOWf, 1, 6, SOCF_RO },
    { FIFO_CH3_DMA_HOSTMEM_TIMEOUTf, 1, 7, SOCF_RO },
    { FIFO_RD_DMA_NACK_FATALf, 1, 8, 0 },
    { RESERVED_0f, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_fields[] = {
    { NS_VALUEf, 30, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_FINE_GRAIN_COUNTERS_NS_VALUE_BCM56440_A0r_fields[] = {
    { NS_VALUEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_FINE_GRAIN_COUNTERS_NS_VALUE_BCM88030_A0r_fields[] = {
    { NS_VALUEf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_fields[] = {
    { SECOND_VALUEf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE_BCM56440_A0r_fields[] = {
    { SECOND_VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUE_BCM88030_A0r_fields[] = {
    { SECOND_VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_fields[] = {
    { ADDRRESSf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODE_BCM88030_A0r_fields[] = {
    { ADDRRESSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_FSRF_STBY_CONTROLr_fields[] = {
    { CMIC_MCS_PING_PONG_RDBUF0_MEM0_STBYf, 1, 4, SOCF_SIG },
    { CMIC_MCS_PING_PONG_RDBUF0_MEM1_STBYf, 1, 5, SOCF_SIG },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM0_STBYf, 1, 6, SOCF_SIG },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM1_STBYf, 1, 7, SOCF_SIG },
    { CMIC_MCS_PING_PONG_WRBUF0_MEM0_STBYf, 1, 0, SOCF_SIG },
    { CMIC_MCS_PING_PONG_WRBUF0_MEM1_STBYf, 1, 1, SOCF_SIG },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM0_STBYf, 1, 2, SOCF_SIG },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM1_STBYf, 1, 3, SOCF_SIG },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_FSRF_STBY_CONTROL_BCM56440_A0r_fields[] = {
    { CMIC_MCS_PING_PONG_RDBUF0_MEM0_STBYf, 1, 4, 0 },
    { CMIC_MCS_PING_PONG_RDBUF0_MEM1_STBYf, 1, 5, 0 },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM0_STBYf, 1, 6, 0 },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM1_STBYf, 1, 7, 0 },
    { CMIC_MCS_PING_PONG_WRBUF0_MEM0_STBYf, 1, 0, 0 },
    { CMIC_MCS_PING_PONG_WRBUF0_MEM1_STBYf, 1, 1, 0 },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM0_STBYf, 1, 2, 0 },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM1_STBYf, 1, 3, 0 },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_FSRF_STBY_CONTROL_BCM88030_A0r_fields[] = {
    { CMIC_MCS_PING_PONG_RDBUF0_MEM0_STBYf, 1, 4, 0 },
    { CMIC_MCS_PING_PONG_RDBUF0_MEM1_STBYf, 1, 5, 0 },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM0_STBYf, 1, 6, 0 },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM1_STBYf, 1, 7, 0 },
    { CMIC_MCS_PING_PONG_WRBUF0_MEM0_STBYf, 1, 0, 0 },
    { CMIC_MCS_PING_PONG_WRBUF0_MEM1_STBYf, 1, 1, 0 },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM0_STBYf, 1, 2, 0 },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM1_STBYf, 1, 3, 0 },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_GFPORT_CLOCK_CONFIGr_fields[] = {
    { GFPORT_CLOCK_CONFIGf, 8, 0, SOCF_LE },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0)
soc_field_info_t soc_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_A0r_fields[] = {
    { DISABLE_S3MII_REF_CLKf, 1, 1, 0 },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RES },
    { SEL_COMBO_SERDES_0_REF_CLK_SRCf, 1, 6, 0 },
    { SEL_COMBO_SERDES_1_REF_CLK_SRCf, 1, 7, 0 },
    { SEL_DOZEN_SERDES_0_REF_CLK_SRCf, 2, 2, SOCF_LE },
    { SEL_DOZEN_SERDES_1_REF_CLK_SRCf, 2, 4, SOCF_LE },
    { SEL_S3MII_REF_CLK_SRCf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_GFPORT_CLOCK_CONFIG_BCM56224_B0r_fields[] = {
    { DISABLE_S3MII_REF_CLKf, 1, 1, 0 },
    { PROG_DOZEN_SERDES_PLLDIV_CTRL_DEFf, 2, 8, SOCF_LE },
    { RESERVED_1f, 22, 10, SOCF_LE|SOCF_RES },
    { SEL_COMBO_SERDES_0_REF_CLK_SRCf, 1, 6, 0 },
    { SEL_COMBO_SERDES_1_REF_CLK_SRCf, 1, 7, 0 },
    { SEL_DOZEN_SERDES_0_REF_CLK_SRCf, 2, 2, SOCF_LE },
    { SEL_DOZEN_SERDES_1_REF_CLK_SRCf, 2, 4, SOCF_LE },
    { SEL_S3MII_REF_CLK_SRCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_AUX_SELr_fields[] = {
    { AUX_SELf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_AUX_SEL_BCM56440_A0r_fields[] = {
    { AUX_SELf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_AUX_SEL_BCM88030_A0r_fields[] = {
    { AUX_SELf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_DATA_INr_fields[] = {
    { DATA_INf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_DATA_IN_BCM56440_A0r_fields[] = {
    { DATA_INf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_DATA_IN_BCM88030_A0r_fields[] = {
    { DATA_INf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_DATA_OUTr_fields[] = {
    { DATA_OUTf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_DATA_OUT_BCM56440_A0r_fields[] = {
    { DATA_OUTf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_DATA_OUT_BCM88030_A0r_fields[] = {
    { DATA_OUTf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_INIT_VALr_fields[] = {
    { INIT_VALf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_INIT_VAL_BCM56440_A0r_fields[] = {
    { INIT_VALf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_INIT_VAL_BCM88030_A0r_fields[] = {
    { INIT_VALf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_INT_CLRr_fields[] = {
    { INT_CLRf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_INT_CLR_BCM56440_A0r_fields[] = {
    { INT_CLRf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_INT_CLR_BCM88030_A0r_fields[] = {
    { INT_CLRf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_INT_DEr_fields[] = {
    { INT_DEf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_INT_DE_BCM56440_A0r_fields[] = {
    { INT_DEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_INT_DE_BCM88030_A0r_fields[] = {
    { INT_DEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_INT_EDGEr_fields[] = {
    { INT_EDGEf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_INT_EDGE_BCM56440_A0r_fields[] = {
    { INT_EDGEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_INT_EDGE_BCM88030_A0r_fields[] = {
    { INT_EDGEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_INT_MSKr_fields[] = {
    { INT_MSKf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_INT_MSK_BCM56440_A0r_fields[] = {
    { INT_MSKf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_INT_MSK_BCM88030_A0r_fields[] = {
    { INT_MSKf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_INT_MSTATr_fields[] = {
    { INT_MSTATf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_INT_MSTAT_BCM56440_A0r_fields[] = {
    { INT_MSTATf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_INT_MSTAT_BCM88030_A0r_fields[] = {
    { INT_MSTATf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_INT_STATr_fields[] = {
    { INT_STATf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_INT_STAT_BCM56440_A0r_fields[] = {
    { INT_STATf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_INT_STAT_BCM88030_A0r_fields[] = {
    { INT_STATf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_INT_TYPEr_fields[] = {
    { INT_TYPEf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_INT_TYPE_BCM56440_A0r_fields[] = {
    { INT_TYPEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_INT_TYPE_BCM88030_A0r_fields[] = {
    { INT_TYPEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_OUT_ENr_fields[] = {
    { OUT_ENABLEf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_OUT_EN_BCM56440_A0r_fields[] = {
    { OUT_ENABLEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_OUT_EN_BCM88030_A0r_fields[] = {
    { OUT_ENABLEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_PAD_RESr_fields[] = {
    { PAD_RESf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_PAD_RES_BCM56440_A0r_fields[] = {
    { PAD_RESf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_PAD_RES_BCM88030_A0r_fields[] = {
    { PAD_RESf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_PRB_ENABLEr_fields[] = {
    { PRB_SELf, 1, 0, SOCF_SIG },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_SELf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_PRB_ENABLE_BCM56440_A0r_fields[] = {
    { PRB_SELf, 1, 0, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_SELf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_PRB_ENABLE_BCM88030_A0r_fields[] = {
    { PRB_SELf, 1, 0, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_SELf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_PRB_OEr_fields[] = {
    { GP_PRB_OEf, 4, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_PRB_OE_BCM56440_A0r_fields[] = {
    { GP_PRB_OEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_PRB_OE_BCM88030_A0r_fields[] = {
    { GP_PRB_OEf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_RES_ENr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RES_ENf, 4, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_RES_EN_BCM56440_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RES_ENf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_RES_EN_BCM88030_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RES_ENf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_TEST_ENABLEr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_ENABLEf, 4, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_TEST_ENABLE_BCM56440_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_TEST_ENABLE_BCM88030_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_TEST_INPUTr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_INPUTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_TEST_INPUT_BCM56440_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_INPUTf, 4, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_TEST_INPUT_BCM88030_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_INPUTf, 4, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_GP_TEST_OUTPUTr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_OUTPUTf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_GP_TEST_OUTPUT_BCM56440_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_OUTPUTf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_GP_TEST_OUTPUT_BCM88030_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_OUTPUTf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_ADDRESSr_fields[] = {
    { EN_NIC_SMB_ADDR0f, 1, 7, SOCF_SIG },
    { EN_NIC_SMB_ADDR1f, 1, 15, SOCF_SIG },
    { EN_NIC_SMB_ADDR2f, 1, 23, SOCF_SIG },
    { EN_NIC_SMB_ADDR3f, 1, 31, SOCF_SIG },
    { NIC_SMB_ADDR0f, 7, 0, SOCF_LE|SOCF_SIG },
    { NIC_SMB_ADDR1f, 7, 8, SOCF_LE|SOCF_SIG },
    { NIC_SMB_ADDR2f, 7, 16, SOCF_LE|SOCF_SIG },
    { NIC_SMB_ADDR3f, 7, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_ADDRESS_BCM56440_A0r_fields[] = {
    { EN_NIC_SMB_ADDR0f, 1, 7, 0 },
    { EN_NIC_SMB_ADDR1f, 1, 15, 0 },
    { EN_NIC_SMB_ADDR2f, 1, 23, 0 },
    { EN_NIC_SMB_ADDR3f, 1, 31, 0 },
    { NIC_SMB_ADDR0f, 7, 0, SOCF_LE },
    { NIC_SMB_ADDR1f, 7, 8, SOCF_LE },
    { NIC_SMB_ADDR2f, 7, 16, SOCF_LE },
    { NIC_SMB_ADDR3f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_ADDRESS_BCM88030_A0r_fields[] = {
    { EN_NIC_SMB_ADDR0f, 1, 7, 0 },
    { EN_NIC_SMB_ADDR1f, 1, 15, 0 },
    { EN_NIC_SMB_ADDR2f, 1, 23, 0 },
    { EN_NIC_SMB_ADDR3f, 1, 31, 0 },
    { NIC_SMB_ADDR0f, 7, 0, SOCF_LE },
    { NIC_SMB_ADDR1f, 7, 8, SOCF_LE },
    { NIC_SMB_ADDR2f, 7, 16, SOCF_LE },
    { NIC_SMB_ADDR3f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_fields[] = {
    { RESERVED_0f, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMBCLK_INf, 1, 31, SOCF_RO },
    { SMBCLK_OUT_ENf, 1, 30, SOCF_SIG },
    { SMBDAT_INf, 1, 29, SOCF_RO },
    { SMBDAT_OUT_ENf, 1, 28, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_BCM56440_A0r_fields[] = {
    { RESERVED_0f, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMBCLK_INf, 1, 31, SOCF_RO },
    { SMBCLK_OUT_ENf, 1, 30, 0 },
    { SMBDAT_INf, 1, 29, SOCF_RO },
    { SMBDAT_OUT_ENf, 1, 28, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_BIT_BANG_CONTROL_BCM88030_A0r_fields[] = {
    { RESERVED_0f, 28, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMBCLK_INf, 1, 31, SOCF_RO },
    { SMBCLK_OUT_ENf, 1, 30, 0 },
    { SMBDAT_INf, 1, 29, SOCF_RO },
    { SMBDAT_OUT_ENf, 1, 28, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_CONFIGr_fields[] = {
    { BIT_BANG_ENf, 1, 29, SOCF_SIG },
    { EN_NIC_SMB_ADDR_0f, 1, 28, SOCF_SIG },
    { MASTER_RTRY_CNTf, 4, 16, SOCF_LE|SOCF_SIG },
    { PROMISCOUS_MODEf, 1, 27, SOCF_SIG },
    { RESETf, 1, 31, SOCF_SIG },
    { SMB_ENf, 1, 30, SOCF_SIG },
    { TIMESTAMP_CNT_ENf, 1, 26, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_CONFIG_BCM56440_A0r_fields[] = {
    { BIT_BANG_ENf, 1, 29, 0 },
    { EN_NIC_SMB_ADDR_0f, 1, 28, 0 },
    { MASTER_RTRY_CNTf, 4, 16, SOCF_LE },
    { PROMISCOUS_MODEf, 1, 27, 0 },
    { RESETf, 1, 31, 0 },
    { SMB_ENf, 1, 30, 0 },
    { TIMESTAMP_CNT_ENf, 1, 26, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_CONFIG_BCM88030_A0r_fields[] = {
    { BIT_BANG_ENf, 1, 29, 0 },
    { EN_NIC_SMB_ADDR_0f, 1, 28, 0 },
    { MASTER_RTRY_CNTf, 4, 16, SOCF_LE },
    { PROMISCOUS_MODEf, 1, 27, 0 },
    { RESETf, 1, 31, 0 },
    { SMB_ENf, 1, 30, 0 },
    { TIMESTAMP_CNT_ENf, 1, 26, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_EVENT_ENABLEr_fields[] = {
    { MASTER_RX_EVENT_ENf, 1, 29, SOCF_SIG },
    { MASTER_RX_FIFO_FULL_ENf, 1, 31, SOCF_SIG },
    { MASTER_RX_THRESHOLD_HIT_ENf, 1, 30, SOCF_SIG },
    { MASTER_START_BUSY_ENf, 1, 28, SOCF_SIG },
    { MASTER_TX_UNDERRUN_ENf, 1, 27, SOCF_SIG },
    { RESERVED_0f, 21, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RD_EVENT_ENf, 1, 21, SOCF_SIG },
    { SLAVE_RX_EVENT_ENf, 1, 24, SOCF_SIG },
    { SLAVE_RX_FIFO_FULL_ENf, 1, 26, SOCF_SIG },
    { SLAVE_RX_THRESHOLD_HIT_ENf, 1, 25, SOCF_SIG },
    { SLAVE_START_BUSY_ENf, 1, 23, SOCF_SIG },
    { SLAVE_TX_UNDERRUN_ENf, 1, 22, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_EVENT_ENABLE_BCM56440_A0r_fields[] = {
    { MASTER_RX_EVENT_ENf, 1, 29, 0 },
    { MASTER_RX_FIFO_FULL_ENf, 1, 31, 0 },
    { MASTER_RX_THRESHOLD_HIT_ENf, 1, 30, 0 },
    { MASTER_START_BUSY_ENf, 1, 28, 0 },
    { MASTER_TX_UNDERRUN_ENf, 1, 27, 0 },
    { RESERVED_0f, 21, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RD_EVENT_ENf, 1, 21, 0 },
    { SLAVE_RX_EVENT_ENf, 1, 24, 0 },
    { SLAVE_RX_FIFO_FULL_ENf, 1, 26, 0 },
    { SLAVE_RX_THRESHOLD_HIT_ENf, 1, 25, 0 },
    { SLAVE_START_BUSY_ENf, 1, 23, 0 },
    { SLAVE_TX_UNDERRUN_ENf, 1, 22, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_EVENT_ENABLE_BCM88030_A0r_fields[] = {
    { MASTER_RX_EVENT_ENf, 1, 29, 0 },
    { MASTER_RX_FIFO_FULL_ENf, 1, 31, 0 },
    { MASTER_RX_THRESHOLD_HIT_ENf, 1, 30, 0 },
    { MASTER_START_BUSY_ENf, 1, 28, 0 },
    { MASTER_TX_UNDERRUN_ENf, 1, 27, 0 },
    { RESERVED_0f, 21, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RD_EVENT_ENf, 1, 21, 0 },
    { SLAVE_RX_EVENT_ENf, 1, 24, 0 },
    { SLAVE_RX_FIFO_FULL_ENf, 1, 26, 0 },
    { SLAVE_RX_THRESHOLD_HIT_ENf, 1, 25, 0 },
    { SLAVE_START_BUSY_ENf, 1, 23, 0 },
    { SLAVE_TX_UNDERRUN_ENf, 1, 22, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_EVENT_STATUSr_fields[] = {
    { MASTER_RX_EVENTf, 1, 29, SOCF_RO },
    { MASTER_RX_FIFO_FULLf, 1, 31, SOCF_RO },
    { MASTER_RX_THRESHOLD_HITf, 1, 30, SOCF_RO },
    { MASTER_START_BUSYf, 1, 28, SOCF_RO },
    { MASTER_TX_UNDERRUNf, 1, 27, SOCF_RO },
    { RESERVED_0f, 21, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RD_EVENT_ENf, 1, 21, SOCF_RO },
    { SLAVE_RX_EVENTf, 1, 24, SOCF_RO },
    { SLAVE_RX_FIFO_FULLf, 1, 26, SOCF_RO },
    { SLAVE_RX_THRESHOLD_HITf, 1, 25, SOCF_RO },
    { SLAVE_START_BUSYf, 1, 23, SOCF_RO },
    { SLAVE_TX_UNDERRUN_ENf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_EVENT_STATUS_BCM56440_A0r_fields[] = {
    { MASTER_RX_EVENTf, 1, 29, SOCF_RO },
    { MASTER_RX_FIFO_FULLf, 1, 31, SOCF_RO },
    { MASTER_RX_THRESHOLD_HITf, 1, 30, SOCF_RO },
    { MASTER_START_BUSYf, 1, 28, SOCF_RO },
    { MASTER_TX_UNDERRUNf, 1, 27, SOCF_RO },
    { RESERVED_0f, 21, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RD_EVENT_ENf, 1, 21, SOCF_RO },
    { SLAVE_RX_EVENTf, 1, 24, SOCF_RO },
    { SLAVE_RX_FIFO_FULLf, 1, 26, SOCF_RO },
    { SLAVE_RX_THRESHOLD_HITf, 1, 25, SOCF_RO },
    { SLAVE_START_BUSYf, 1, 23, SOCF_RO },
    { SLAVE_TX_UNDERRUN_ENf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_EVENT_STATUS_BCM88030_A0r_fields[] = {
    { MASTER_RX_EVENTf, 1, 29, SOCF_RO },
    { MASTER_RX_FIFO_FULLf, 1, 31, SOCF_RO },
    { MASTER_RX_THRESHOLD_HITf, 1, 30, SOCF_RO },
    { MASTER_START_BUSYf, 1, 28, SOCF_RO },
    { MASTER_TX_UNDERRUNf, 1, 27, SOCF_RO },
    { RESERVED_0f, 21, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RD_EVENT_ENf, 1, 21, SOCF_RO },
    { SLAVE_RX_EVENTf, 1, 24, SOCF_RO },
    { SLAVE_RX_FIFO_FULLf, 1, 26, SOCF_RO },
    { SLAVE_RX_THRESHOLD_HITf, 1, 25, SOCF_RO },
    { SLAVE_START_BUSYf, 1, 23, SOCF_RO },
    { SLAVE_TX_UNDERRUN_ENf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_COMMANDr_fields[] = {
    { MASTER_ABORTf, 1, 30, 0 },
    { MASTER_PECf, 1, 8, SOCF_SIG },
    { MASTER_START_BUSY_COMMANDf, 1, 31, 0 },
    { MASTER_STATUSf, 3, 25, SOCF_LE|SOCF_RO },
    { RD_BYTE_COUNTf, 8, 0, SOCF_LE|SOCF_SIG },
    { RESERVED_0f, 12, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMBUS_PROTOCOLf, 4, 9, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_COMMAND_BCM56440_A0r_fields[] = {
    { MASTER_ABORTf, 1, 30, SOCF_WO },
    { MASTER_PECf, 1, 8, 0 },
    { MASTER_START_BUSY_COMMANDf, 1, 31, SOCF_WO },
    { MASTER_STATUSf, 3, 25, SOCF_LE|SOCF_RO },
    { RD_BYTE_COUNTf, 8, 0, SOCF_LE },
    { RESERVED_0f, 12, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMBUS_PROTOCOLf, 4, 9, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_COMMAND_BCM88030_A0r_fields[] = {
    { MASTER_ABORTf, 1, 30, SOCF_WO },
    { MASTER_PECf, 1, 8, 0 },
    { MASTER_START_BUSY_COMMANDf, 1, 31, SOCF_WO },
    { MASTER_STATUSf, 3, 25, SOCF_LE|SOCF_RO },
    { RD_BYTE_COUNTf, 8, 0, SOCF_LE },
    { RESERVED_0f, 12, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMBUS_PROTOCOLf, 4, 9, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_DATA_READr_fields[] = {
    { MASTER_RD_STATUSf, 2, 30, SOCF_LE|SOCF_RO },
    { MASTER_SMBUS_RD_DATAf, 8, 0, SOCF_LE|SOCF_RO },
    { PEC_ERRf, 1, 29, SOCF_RO },
    { RESERVED_0f, 21, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_DATA_READ_BCM56440_A0r_fields[] = {
    { MASTER_RD_STATUSf, 2, 30, SOCF_LE|SOCF_RO },
    { MASTER_SMBUS_RD_DATAf, 8, 0, SOCF_LE|SOCF_RO },
    { PEC_ERRf, 1, 29, SOCF_RO },
    { RESERVED_0f, 21, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_DATA_READ_BCM88030_A0r_fields[] = {
    { MASTER_RD_STATUSf, 2, 30, SOCF_LE|SOCF_RO },
    { MASTER_SMBUS_RD_DATAf, 8, 0, SOCF_LE|SOCF_RO },
    { PEC_ERRf, 1, 29, SOCF_RO },
    { RESERVED_0f, 21, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_fields[] = {
    { MASTER_SMBUS_WR_DATAf, 8, 0, SOCF_LE },
    { MASTER_WR_STATUSf, 1, 31, 0 },
    { RESERVED_0f, 23, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_BCM56440_A0r_fields[] = {
    { MASTER_SMBUS_WR_DATAf, 8, 0, SOCF_LE|SOCF_WO },
    { MASTER_WR_STATUSf, 1, 31, SOCF_WO },
    { RESERVED_0f, 23, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_DATA_WRITE_BCM88030_A0r_fields[] = {
    { MASTER_SMBUS_WR_DATAf, 8, 0, SOCF_LE|SOCF_WO },
    { MASTER_WR_STATUSf, 1, 31, SOCF_WO },
    { RESERVED_0f, 23, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_fields[] = {
    { MASTER_RX_FIFO_FLUSHf, 1, 31, SOCF_SIG },
    { MASTER_RX_FIFO_THRESHOLDf, 6, 8, SOCF_LE|SOCF_SIG },
    { MASTER_RX_PKT_COUNTf, 7, 16, SOCF_LE|SOCF_RO },
    { MASTER_TX_FIFO_FLUSHf, 1, 30, SOCF_SIG },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 7, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_BCM56440_A0r_fields[] = {
    { MASTER_RX_FIFO_FLUSHf, 1, 31, 0 },
    { MASTER_RX_FIFO_THRESHOLDf, 6, 8, SOCF_LE },
    { MASTER_RX_PKT_COUNTf, 7, 16, SOCF_LE|SOCF_RO },
    { MASTER_TX_FIFO_FLUSHf, 1, 30, 0 },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 7, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROL_BCM88030_A0r_fields[] = {
    { MASTER_RX_FIFO_FLUSHf, 1, 31, 0 },
    { MASTER_RX_FIFO_THRESHOLDf, 6, 8, SOCF_LE },
    { MASTER_RX_PKT_COUNTf, 7, 16, SOCF_LE|SOCF_RO },
    { MASTER_TX_FIFO_FLUSHf, 1, 30, 0 },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 7, 23, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_fields[] = {
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 14, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_ABORTf, 1, 30, SOCF_SIG },
    { SLAVE_PECf, 1, 8, SOCF_SIG },
    { SLAVE_START_BUSY_COMMANDf, 1, 31, 0 },
    { SLAVE_STATUSf, 3, 23, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_COMMAND_BCM56440_A0r_fields[] = {
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 14, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_ABORTf, 1, 30, 0 },
    { SLAVE_PECf, 1, 8, 0 },
    { SLAVE_START_BUSY_COMMANDf, 1, 31, SOCF_WO },
    { SLAVE_STATUSf, 3, 23, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_COMMAND_BCM88030_A0r_fields[] = {
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 14, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_ABORTf, 1, 30, 0 },
    { SLAVE_PECf, 1, 8, 0 },
    { SLAVE_START_BUSY_COMMANDf, 1, 31, SOCF_WO },
    { SLAVE_STATUSf, 3, 23, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_fields[] = {
    { ERR_STATUSf, 2, 28, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 20, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RD_STATUSf, 2, 30, SOCF_LE|SOCF_RO },
    { SLAVE_SMBUS_RD_DATAf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_DATA_READ_BCM56440_A0r_fields[] = {
    { ERR_STATUSf, 2, 28, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 20, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RD_STATUSf, 2, 30, SOCF_LE|SOCF_RO },
    { SLAVE_SMBUS_RD_DATAf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_DATA_READ_BCM88030_A0r_fields[] = {
    { ERR_STATUSf, 2, 28, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 20, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RD_STATUSf, 2, 30, SOCF_LE|SOCF_RO },
    { SLAVE_SMBUS_RD_DATAf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_fields[] = {
    { RESERVED_0f, 23, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_SMBUS_WR_DATAf, 8, 0, SOCF_LE },
    { SLAVE_WR_STATUSf, 1, 31, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_BCM56440_A0r_fields[] = {
    { RESERVED_0f, 23, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_SMBUS_WR_DATAf, 8, 0, SOCF_LE|SOCF_WO },
    { SLAVE_WR_STATUSf, 1, 31, SOCF_WO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITE_BCM88030_A0r_fields[] = {
    { RESERVED_0f, 23, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_SMBUS_WR_DATAf, 8, 0, SOCF_LE|SOCF_WO },
    { SLAVE_WR_STATUSf, 1, 31, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_fields[] = {
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 7, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RX_FIFO_FLUSHf, 1, 31, SOCF_SIG },
    { SLAVE_RX_FIFO_THRESHOLDf, 6, 8, SOCF_LE|SOCF_SIG },
    { SLAVE_RX_PKT_COUNTf, 7, 16, SOCF_LE|SOCF_RO },
    { SLAVE_TX_FIFO_FLUSHf, 1, 30, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_BCM56440_A0r_fields[] = {
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 7, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RX_FIFO_FLUSHf, 1, 31, 0 },
    { SLAVE_RX_FIFO_THRESHOLDf, 6, 8, SOCF_LE },
    { SLAVE_RX_PKT_COUNTf, 7, 16, SOCF_LE|SOCF_RO },
    { SLAVE_TX_FIFO_FLUSHf, 1, 30, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROL_BCM88030_A0r_fields[] = {
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 7, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_RX_FIFO_FLUSHf, 1, 31, 0 },
    { SLAVE_RX_FIFO_THRESHOLDf, 6, 8, SOCF_LE },
    { SLAVE_RX_PKT_COUNTf, 7, 16, SOCF_LE|SOCF_RO },
    { SLAVE_TX_FIFO_FLUSHf, 1, 30, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_I2CM_SMBUS_TIMING_CONFIGr_fields[] = {
    { MODE_400f, 1, 31, SOCF_SIG },
    { PERIODIC_SLAVE_STRETCHf, 8, 16, SOCF_LE|SOCF_SIG },
    { RANDOM_SLAVE_STRETCHf, 7, 24, SOCF_LE|SOCF_SIG },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMBUS_IDLE_TIMEf, 8, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_TIMING_CONFIG_BCM56440_A0r_fields[] = {
    { MODE_400f, 1, 31, 0 },
    { PERIODIC_SLAVE_STRETCHf, 8, 16, SOCF_LE },
    { RANDOM_SLAVE_STRETCHf, 7, 24, SOCF_LE },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMBUS_IDLE_TIMEf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_I2CM_SMBUS_TIMING_CONFIG_BCM88030_A0r_fields[] = {
    { MODE_400f, 1, 31, 0 },
    { PERIODIC_SLAVE_STRETCHf, 8, 16, SOCF_LE },
    { RANDOM_SLAVE_STRETCHf, 7, 24, SOCF_LE },
    { RESERVED_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { SMBUS_IDLE_TIMEf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_I2C_CTRLr_fields[] = {
    { AAAKf, 1, 2, 0 },
    { BUS_ENf, 1, 6, 0 },
    { INT_ENf, 1, 7, 0 },
    { INT_FLAGf, 1, 3, 0 },
    { MM_STPf, 1, 4, 0 },
    { MM_STRTf, 1, 5, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_I2C_CTRL_BCM56504_A0r_fields[] = {
    { AAAKf, 1, 2, 0 },
    { BUS_ENf, 1, 6, 0 },
    { INT_ENf, 1, 7, 0 },
    { INT_FLAGf, 1, 3, 0 },
    { MM_STPf, 1, 4, 0 },
    { MM_STRTf, 1, 5, 0 },
    { RESERVED_1f, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_I2C_CTRL_BCM56634_A0r_fields[] = {
    { AAAKf, 1, 2, SOCF_RES },
    { BUS_ENf, 1, 6, SOCF_RES },
    { INT_ENf, 1, 7, SOCF_RES },
    { INT_FLAGf, 1, 3, SOCF_RES },
    { MM_STPf, 1, 4, SOCF_RES },
    { MM_STRTf, 1, 5, SOCF_RES },
    { RESERVED_1f, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_I2C_CTRL_BCM88750_A0r_fields[] = {
    { AAAKf, 1, 2, 0 },
    { BUS_ENf, 1, 6, 0 },
    { INT_ENf, 1, 7, 0 },
    { INT_FLAGf, 1, 3, 0 },
    { MM_STPf, 1, 4, 0 },
    { MM_STRTf, 1, 5, 0 },
    { RESERVED_1f, 2, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_5675_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_I2C_DATAr_fields[] = {
    { DATAf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_I2C_DATA_BCM56504_A0r_fields[] = {
    { DATAf, 8, 0, SOCF_LE },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_I2C_DATA_BCM88750_A0r_fields[] = {
    { DATAf, 8, 0, SOCF_LE },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_I2C_RESETr_fields[] = {
    { RESETf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_I2C_RESET_BCM56504_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_I2C_RESET_BCM56634_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_I2C_RESET_BCM88750_A0r_fields[] = {
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_ADDRr_fields[] = {
    { ADDRf, 6, 1, SOCF_LE },
    { GEN_CALL_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_ADDR_BCM56504_A0r_fields[] = {
    { ADDRf, 7, 1, SOCF_LE },
    { GEN_CALL_ENf, 1, 0, 0 },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_ADDR_BCM88750_A0r_fields[] = {
    { ADDRf, 7, 1, SOCF_LE },
    { GEN_CALL_ENf, 1, 0, 0 },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_XADDRr_fields[] = {
    { ADDRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_XADDR_BCM56504_A0r_fields[] = {
    { ADDRf, 8, 0, SOCF_LE },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_I2C_SLAVE_XADDR_BCM88750_A0r_fields[] = {
    { ADDRf, 8, 0, SOCF_LE },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_I2C_STATr_fields[] = {
    { CONDf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_I2C_STAT_BCM56504_A0r_fields[] = {
    { CONDf, 5, 3, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_I2C_STAT_BCM88750_A0r_fields[] = {
    { CONDf, 5, 3, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 3, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_INTR_PKT_PACING_DELAYr_fields[] = {
    { PACING_DELAYf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_INTR_PKT_PACING_DELAY_BCM56440_A0r_fields[] = {
    { PACING_DELAYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_INTR_PKT_PACING_DELAY_BCM88030_A0r_fields[] = {
    { PACING_DELAYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_INTR_WAIT_CYCLESr_fields[] = {
    { INTR_WAIT_CYCLESf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_IRQ_CLR_3r_fields[] = {
    { EB3_PARITY_INTR_CLEARf, 1, 0, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLI_PARITY_INTR_CLEARf, 1, 1, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_IRQ_CLR_3_BCM88750_A0r_fields[] = {
    { EB3_PARITY_INTR_CLEARf, 1, 0, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLI_PARITY_INTR_CLEARf, 1, 1, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_IRQ_MASKr_fields[] = {
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { MMU_GROUP_INTRf, 1, 21, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 },
    { STATS_DMA_DONEf, 1, 20, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_1r_fields[] = {
    { SBUS_BLOCK_INTERRUPT_MASKf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_3r_fields[] = {
    { EB3_PARITY_INTR_MASKf, 1, 0, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLI_PARITY_INTR_MASKf, 1, 1, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_1_BCM56634_B0r_fields[] = {
    { SBUS_BLOCK_INTERRUPT_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_1_BCM88750_A0r_fields[] = {
    { SBUS_BLOCK_INTERRUPT_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_3_BCM88750_A0r_fields[] = {
    { EB3_PARITY_INTR_MASKf, 1, 0, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLI_PARITY_INTR_MASKf, 1, 1, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM53314_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, 0 },
    { BSE_CMDMEM_DONEf, 1, 25, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CSE_CMDMEM_DONEf, 1, 26, 0 },
    { EP_TO_CMIC_INTRf, 1, 6, SOCF_RO },
    { HSE_CMDMEM_DONEf, 1, 27, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { RESERVED_1f, 1, 1, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RX_PAUSE_STAT_MODf, 1, 2, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 },
    { TX_PAUSE_STAT_MODf, 1, 3, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56334_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CHIP_FUNC_INTR_0f, 1, 1, 0 },
    { CHIP_FUNC_INTR_1f, 1, 2, 0 },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_5f, 1, 25, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_6f, 1, 26, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_7f, 1, 27, SOCF_RO|SOCF_RES },
    { FIFO_CH0_DMA_INTRf, 1, 21, 0 },
    { FIFO_CH1_DMA_INTRf, 1, 22, 0 },
    { FIFO_CH2_DMA_INTRf, 1, 23, 0 },
    { FIFO_CH3_DMA_INTRf, 1, 24, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56504_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, 0 },
    { BSE_CMDMEM_DONEf, 1, 25, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CSE_CMDMEM_DONEf, 1, 26, 0 },
    { HSE_CMDMEM_DONEf, 1, 27, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCHAN_ERRf, 1, 17, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56624_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CHIP_FUNC_INTR_0f, 1, 1, 0 },
    { CHIP_FUNC_INTR_1f, 1, 2, 0 },
    { CHIP_FUNC_INTR_2f, 1, 3, 0 },
    { CHIP_FUNC_INTR_3f, 1, 5, 0 },
    { CHIP_FUNC_INTR_4f, 1, 6, 0 },
    { CHIP_FUNC_INTR_5f, 1, 25, 0 },
    { FIFO_CH0_DMA_INTRf, 1, 21, 0 },
    { FIFO_CH1_DMA_INTRf, 1, 22, 0 },
    { FIFO_CH2_DMA_INTRf, 1, 23, 0 },
    { FIFO_CH3_DMA_INTRf, 1, 24, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { RESERVED_2f, 2, 26, SOCF_LE|SOCF_RES },
    { SCHAN_ERRf, 1, 17, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56634_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CHIP_FUNC_INTR_0f, 1, 1, 0 },
    { CHIP_FUNC_INTR_1f, 1, 2, 0 },
    { CHIP_FUNC_INTR_2f, 1, 3, 0 },
    { CHIP_FUNC_INTR_3f, 1, 5, 0 },
    { CHIP_FUNC_INTR_4f, 1, 6, 0 },
    { CHIP_FUNC_INTR_5f, 1, 25, 0 },
    { CHIP_FUNC_INTR_6f, 1, 26, 0 },
    { CHIP_FUNC_INTR_7f, 1, 27, 0 },
    { FIFO_CH0_DMA_INTRf, 1, 21, 0 },
    { FIFO_CH1_DMA_INTRf, 1, 22, 0 },
    { FIFO_CH2_DMA_INTRf, 1, 23, 0 },
    { FIFO_CH3_DMA_INTRf, 1, 24, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM56800_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, 0 },
    { BSE_CMDMEM_DONEf, 1, 25, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CSE_CMDMEM_DONEf, 1, 26, 0 },
    { EP_INTRf, 1, 6, SOCF_RO|SOCF_RES },
    { HSE_CMDMEM_DONEf, 1, 27, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { IP_INTRf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCHAN_ERRf, 1, 17, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_IRQ_MASK_BCM88750_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, 0 },
    { CH0_CHAIN_DONEf, 1, 8, 0 },
    { CH0_DESC_DONEf, 1, 7, 0 },
    { CH1_CHAIN_DONEf, 1, 10, 0 },
    { CH1_DESC_DONEf, 1, 9, 0 },
    { CH2_CHAIN_DONEf, 1, 12, 0 },
    { CH2_DESC_DONEf, 1, 11, 0 },
    { CH3_CHAIN_DONEf, 1, 14, 0 },
    { CH3_DESC_DONEf, 1, 13, 0 },
    { CHIP_FUNC_INTR_0f, 1, 1, 0 },
    { CHIP_FUNC_INTR_1f, 1, 2, 0 },
    { CHIP_FUNC_INTR_2f, 1, 3, 0 },
    { CHIP_FUNC_INTR_3f, 1, 5, 0 },
    { CHIP_FUNC_INTR_4f, 1, 6, 0 },
    { CHIP_FUNC_INTR_5f, 1, 25, 0 },
    { CHIP_FUNC_INTR_6f, 1, 26, 0 },
    { CHIP_FUNC_INTR_7f, 1, 27, 0 },
    { FIFO_CH0_DMA_INTRf, 1, 21, 0 },
    { FIFO_CH1_DMA_INTRf, 1, 22, 0 },
    { FIFO_CH2_DMA_INTRf, 1, 23, 0 },
    { FIFO_CH3_DMA_INTRf, 1, 24, 0 },
    { I2C_INTRf, 1, 18, 0 },
    { LINK_STAT_MODf, 1, 4, 0 },
    { MEM_FAILf, 1, 28, 0 },
    { MIIM_OP_DONEf, 1, 19, 0 },
    { PCI_FATAL_ERRf, 1, 16, 0 },
    { PCI_PARITY_ERRf, 1, 15, 0 },
    { SCHAN_ERRf, 1, 17, 0 },
    { SCH_MSG_DONEf, 1, 0, 0 },
    { SLAM_DMA_COMPLETEf, 1, 30, 0 },
    { STAT_DMA_DONEf, 1, 20, 0 },
    { TABLE_DMA_COMPLETEf, 1, 29, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_IRQ_STATr_fields[] = {
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { MMU_GROUP_INTRf, 1, 21, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO },
    { STATS_DMA_DONEf, 1, 20, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_1r_fields[] = {
    { SBUS_BLOCK_INTERRUPTf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_3r_fields[] = {
    { EB3_PARITY_INTRf, 1, 0, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLI_PARITY_INTRf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_IRQ_STAT_1_BCM56634_B0r_fields[] = {
    { SBUS_BLOCK_INTERRUPTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_1_BCM88732_A0r_fields[] = {
    { SBUS_BLOCK_INTERRUPTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_1_BCM88750_A0r_fields[] = {
    { SBUS_BLOCK_INTERRUPTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_3_BCM88750_A0r_fields[] = {
    { EB3_PARITY_INTRf, 1, 0, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { VLI_PARITY_INTRf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM53314_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, SOCF_RO },
    { BSE_CMDMEM_DONEf, 1, 25, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CSE_CMDMEM_DONEf, 1, 26, SOCF_RO },
    { HSE_CMDMEM_DONEf, 1, 27, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { RESERVED_1f, 1, 1, SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RX_PAUSE_STAT_MODf, 1, 2, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO },
    { TX_PAUSE_STAT_MODf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56334_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CHIP_FUNC_INTR_0f, 1, 1, SOCF_RO },
    { CHIP_FUNC_INTR_1f, 1, 2, SOCF_RO },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_6f, 1, 26, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_7f, 1, 27, SOCF_RO|SOCF_RES },
    { FIFO_CH0_DMA_INTRf, 1, 21, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 22, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 23, SOCF_RO },
    { FIFO_CH3_DMA_INTRf, 1, 24, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { RESERVED_4f, 1, 25, SOCF_RO|SOCF_RES },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56504_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, SOCF_RO },
    { BSE_CMDMEM_DONEf, 1, 25, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CSE_CMDMEM_DONEf, 1, 26, SOCF_RO },
    { HSE_CMDMEM_DONEf, 1, 27, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { L2_MOD_FIFO_NOT_EMPTYf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 6, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56624_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CHIP_FUNC_INTR_0f, 1, 1, SOCF_RO },
    { CHIP_FUNC_INTR_1f, 1, 2, SOCF_RO },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO },
    { CHIP_FUNC_INTR_5f, 1, 25, SOCF_RO },
    { FIFO_CH0_DMA_INTRf, 1, 21, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 22, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 23, SOCF_RO },
    { FIFO_CH3_DMA_INTRf, 1, 24, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { RESERVED_2f, 2, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56634_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, SOCF_RO|SOCF_RES },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO|SOCF_RES },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO|SOCF_RES },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO|SOCF_RES },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO|SOCF_RES },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO|SOCF_RES },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO|SOCF_RES },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO|SOCF_RES },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_0f, 1, 1, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_1f, 1, 2, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_5f, 1, 25, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_6f, 1, 26, SOCF_RO|SOCF_RES },
    { CHIP_FUNC_INTR_7f, 1, 27, SOCF_RO|SOCF_RES },
    { FIFO_CH0_DMA_INTRf, 1, 21, SOCF_RO|SOCF_RES },
    { FIFO_CH1_DMA_INTRf, 1, 22, SOCF_RO|SOCF_RES },
    { FIFO_CH2_DMA_INTRf, 1, 23, SOCF_RO|SOCF_RES },
    { FIFO_CH3_DMA_INTRf, 1, 24, SOCF_RO|SOCF_RES },
    { I2C_INTRf, 1, 18, SOCF_RO|SOCF_RES },
    { LINK_STAT_MODf, 1, 4, SOCF_RO|SOCF_RES },
    { MEM_FAILf, 1, 28, SOCF_RO|SOCF_RES },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO|SOCF_RES },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO|SOCF_RES },
    { SCHAN_ERRf, 1, 17, SOCF_RO|SOCF_RES },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO|SOCF_RES },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO|SOCF_RES },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO|SOCF_RES },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56634_B0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CHIP_FUNC_INTR_0f, 1, 1, SOCF_RO },
    { CHIP_FUNC_INTR_1f, 1, 2, SOCF_RO },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO },
    { CHIP_FUNC_INTR_5f, 1, 25, SOCF_RO },
    { CHIP_FUNC_INTR_6f, 1, 26, SOCF_RO },
    { CHIP_FUNC_INTR_7f, 1, 27, SOCF_RO },
    { FIFO_CH0_DMA_INTRf, 1, 21, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 22, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 23, SOCF_RO },
    { FIFO_CH3_DMA_INTRf, 1, 24, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM56800_A0r_fields[] = {
    { BSAFE_OP_DONEf, 1, 31, SOCF_RO },
    { BSE_CMDMEM_DONEf, 1, 25, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CSE_CMDMEM_DONEf, 1, 26, SOCF_RO },
    { EP_INTRf, 1, 6, SOCF_RO },
    { HSE_CMDMEM_DONEf, 1, 27, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { IP_INTRf, 1, 5, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_IRQ_STAT_BCM88750_A0r_fields[] = {
    { BROADSYNC_INTERRUPTf, 1, 31, SOCF_RO },
    { CH0_CHAIN_DONEf, 1, 8, SOCF_RO },
    { CH0_DESC_DONEf, 1, 7, SOCF_RO },
    { CH1_CHAIN_DONEf, 1, 10, SOCF_RO },
    { CH1_DESC_DONEf, 1, 9, SOCF_RO },
    { CH2_CHAIN_DONEf, 1, 12, SOCF_RO },
    { CH2_DESC_DONEf, 1, 11, SOCF_RO },
    { CH3_CHAIN_DONEf, 1, 14, SOCF_RO },
    { CH3_DESC_DONEf, 1, 13, SOCF_RO },
    { CHIP_FUNC_INTR_0f, 1, 1, SOCF_RO },
    { CHIP_FUNC_INTR_1f, 1, 2, SOCF_RO },
    { CHIP_FUNC_INTR_2f, 1, 3, SOCF_RO },
    { CHIP_FUNC_INTR_3f, 1, 5, SOCF_RO },
    { CHIP_FUNC_INTR_4f, 1, 6, SOCF_RO },
    { CHIP_FUNC_INTR_5f, 1, 25, SOCF_RO },
    { CHIP_FUNC_INTR_6f, 1, 26, SOCF_RO },
    { CHIP_FUNC_INTR_7f, 1, 27, SOCF_RO },
    { FIFO_CH0_DMA_INTRf, 1, 21, SOCF_RO },
    { FIFO_CH1_DMA_INTRf, 1, 22, SOCF_RO },
    { FIFO_CH2_DMA_INTRf, 1, 23, SOCF_RO },
    { FIFO_CH3_DMA_INTRf, 1, 24, SOCF_RO },
    { I2C_INTRf, 1, 18, SOCF_RO },
    { LINK_STAT_MODf, 1, 4, SOCF_RO },
    { MEM_FAILf, 1, 28, SOCF_RO },
    { MIIM_OP_DONEf, 1, 19, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 16, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 15, SOCF_RO },
    { SCHAN_ERRf, 1, 17, SOCF_RO },
    { SCH_MSG_DONEf, 1, 0, SOCF_RO },
    { SLAM_DMA_COMPLETEf, 1, 30, SOCF_RO },
    { STAT_DMA_DONEf, 1, 20, SOCF_RO },
    { TABLE_DMA_COMPLETEf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_JTAGr_fields[] = {
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTBf, 1, 3, 0 }
};

#endif
#if defined(BCM_56634_A0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LEDCLK_PARAMSr_fields[] = {
    { LEDCLK_HALF_PERIODf, 5, 26, SOCF_LE|SOCF_RES },
    { REFRESH_CYCLE_PERIODf, 26, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDCLK_PARAMS_BCM56634_B0r_fields[] = {
    { LEDCLK_HALF_PERIODf, 5, 26, SOCF_LE },
    { REFRESH_CYCLE_PERIODf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDCLK_PARAMS_BCM88750_A0r_fields[] = {
    { LEDCLK_HALF_PERIODf, 5, 26, SOCF_LE },
    { REFRESH_CYCLE_PERIODf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_CLK_PARAMSr_fields[] = {
    { LEDCLK_HALF_PERIODf, 5, 26, SOCF_LE|SOCF_SIG },
    { REFRESH_CYCLE_PERIODf, 26, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_CLK_PARAMS_BCM88030_A0r_fields[] = {
    { LEDCLK_HALF_PERIODf, 5, 26, SOCF_LE },
    { REFRESH_CYCLE_PERIODf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_LEDUP0_CTRLr_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_CTRL_BCM56440_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_START_DELAYf, 6, 4, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_CTRL_BCM88030_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_START_DELAYf, 6, 4, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_CTRL_BCM88650_A0r_fields[] = {
    { FIELD_1_3f, 3, 1, SOCF_LE|SOCF_SIG },
    { FIELD_4_9f, 6, 4, SOCF_LE|SOCF_SIG },
    { LEDUP_ENf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_CTRL_BCM88732_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_CTRL_BCM88750_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_DATA_RAMr_fields[] = {
    { DATAf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_DATA_RAM0r_fields[] = {
    { DATAf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_DATA_RAM_BCM88750_A0r_fields[] = {
    { DATAf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_fields[] = {
    { REMAP_PORT_0f, 7, 0, SOCF_LE },
    { REMAP_PORT_1f, 7, 7, SOCF_LE },
    { REMAP_PORT_2f, 7, 14, SOCF_LE },
    { REMAP_PORT_3f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM56440_A0r_fields[] = {
    { REMAP_PORT_0f, 6, 0, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88030_A0r_fields[] = {
    { REMAP_PORT_0f, 6, 0, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88650_A0r_fields[] = {
    { REMAP_PORT_0f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_1f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_2f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_3f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3_BCM88750_A0r_fields[] = {
    { REMAP_PORT_0f, 7, 0, SOCF_LE },
    { REMAP_PORT_1f, 7, 7, SOCF_LE },
    { REMAP_PORT_2f, 7, 14, SOCF_LE },
    { REMAP_PORT_3f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_fields[] = {
    { REMAP_PORT_12f, 7, 0, SOCF_LE },
    { REMAP_PORT_13f, 7, 7, SOCF_LE },
    { REMAP_PORT_14f, 7, 14, SOCF_LE },
    { REMAP_PORT_15f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM56440_A0r_fields[] = {
    { REMAP_PORT_12f, 6, 0, SOCF_LE },
    { REMAP_PORT_13f, 6, 6, SOCF_LE },
    { REMAP_PORT_14f, 6, 12, SOCF_LE },
    { REMAP_PORT_15f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88030_A0r_fields[] = {
    { REMAP_PORT_12f, 6, 0, SOCF_LE },
    { REMAP_PORT_13f, 6, 6, SOCF_LE },
    { REMAP_PORT_14f, 6, 12, SOCF_LE },
    { REMAP_PORT_15f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88650_A0r_fields[] = {
    { REMAP_PORT_12f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_13f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_14f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_15f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15_BCM88750_A0r_fields[] = {
    { REMAP_PORT_12f, 7, 0, SOCF_LE },
    { REMAP_PORT_13f, 7, 7, SOCF_LE },
    { REMAP_PORT_14f, 7, 14, SOCF_LE },
    { REMAP_PORT_15f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_fields[] = {
    { REMAP_PORT_16f, 7, 0, SOCF_LE },
    { REMAP_PORT_17f, 7, 7, SOCF_LE },
    { REMAP_PORT_18f, 7, 14, SOCF_LE },
    { REMAP_PORT_19f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM56440_A0r_fields[] = {
    { REMAP_PORT_16f, 6, 0, SOCF_LE },
    { REMAP_PORT_17f, 6, 6, SOCF_LE },
    { REMAP_PORT_18f, 6, 12, SOCF_LE },
    { REMAP_PORT_19f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88030_A0r_fields[] = {
    { REMAP_PORT_16f, 6, 0, SOCF_LE },
    { REMAP_PORT_17f, 6, 6, SOCF_LE },
    { REMAP_PORT_18f, 6, 12, SOCF_LE },
    { REMAP_PORT_19f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88650_A0r_fields[] = {
    { REMAP_PORT_16f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_17f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_18f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_19f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19_BCM88750_A0r_fields[] = {
    { REMAP_PORT_16f, 7, 0, SOCF_LE },
    { REMAP_PORT_17f, 7, 7, SOCF_LE },
    { REMAP_PORT_18f, 7, 14, SOCF_LE },
    { REMAP_PORT_19f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_fields[] = {
    { REMAP_PORT_20f, 7, 0, SOCF_LE },
    { REMAP_PORT_21f, 7, 7, SOCF_LE },
    { REMAP_PORT_22f, 7, 14, SOCF_LE },
    { REMAP_PORT_23f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM56440_A0r_fields[] = {
    { REMAP_PORT_20f, 6, 0, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88030_A0r_fields[] = {
    { REMAP_PORT_20f, 6, 0, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88650_A0r_fields[] = {
    { REMAP_PORT_20f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_21f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_22f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_23f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23_BCM88750_A0r_fields[] = {
    { REMAP_PORT_20f, 7, 0, SOCF_LE },
    { REMAP_PORT_21f, 7, 7, SOCF_LE },
    { REMAP_PORT_22f, 7, 14, SOCF_LE },
    { REMAP_PORT_23f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_fields[] = {
    { REMAP_PORT_24f, 7, 0, SOCF_LE },
    { REMAP_PORT_25f, 7, 7, SOCF_LE },
    { REMAP_PORT_26f, 7, 14, SOCF_LE },
    { REMAP_PORT_27f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM56440_A0r_fields[] = {
    { REMAP_PORT_24f, 6, 0, SOCF_LE },
    { REMAP_PORT_25f, 6, 6, SOCF_LE },
    { REMAP_PORT_26f, 6, 12, SOCF_LE },
    { REMAP_PORT_27f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88030_A0r_fields[] = {
    { REMAP_PORT_24f, 6, 0, SOCF_LE },
    { REMAP_PORT_25f, 6, 6, SOCF_LE },
    { REMAP_PORT_26f, 6, 12, SOCF_LE },
    { REMAP_PORT_27f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88650_A0r_fields[] = {
    { REMAP_PORT_24f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_25f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_26f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_27f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27_BCM88750_A0r_fields[] = {
    { REMAP_PORT_24f, 7, 0, SOCF_LE },
    { REMAP_PORT_25f, 7, 7, SOCF_LE },
    { REMAP_PORT_26f, 7, 14, SOCF_LE },
    { REMAP_PORT_27f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_fields[] = {
    { REMAP_PORT_28f, 7, 0, SOCF_LE },
    { REMAP_PORT_29f, 7, 7, SOCF_LE },
    { REMAP_PORT_30f, 7, 14, SOCF_LE },
    { REMAP_PORT_31f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM56440_A0r_fields[] = {
    { REMAP_PORT_28f, 6, 0, SOCF_LE },
    { REMAP_PORT_29f, 6, 6, SOCF_LE },
    { REMAP_PORT_30f, 6, 12, SOCF_LE },
    { REMAP_PORT_31f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88030_A0r_fields[] = {
    { REMAP_PORT_28f, 6, 0, SOCF_LE },
    { REMAP_PORT_29f, 6, 6, SOCF_LE },
    { REMAP_PORT_30f, 6, 12, SOCF_LE },
    { REMAP_PORT_31f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88650_A0r_fields[] = {
    { REMAP_PORT_28f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_29f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_30f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_31f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31_BCM88750_A0r_fields[] = {
    { REMAP_PORT_28f, 7, 0, SOCF_LE },
    { REMAP_PORT_29f, 7, 7, SOCF_LE },
    { REMAP_PORT_30f, 7, 14, SOCF_LE },
    { REMAP_PORT_31f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_fields[] = {
    { REMAP_PORT_32f, 7, 0, SOCF_LE },
    { REMAP_PORT_33f, 7, 7, SOCF_LE },
    { REMAP_PORT_34f, 7, 14, SOCF_LE },
    { REMAP_PORT_35f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM56440_A0r_fields[] = {
    { REMAP_PORT_32f, 6, 0, SOCF_LE },
    { REMAP_PORT_33f, 6, 6, SOCF_LE },
    { REMAP_PORT_34f, 6, 12, SOCF_LE },
    { REMAP_PORT_35f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88030_A0r_fields[] = {
    { REMAP_PORT_32f, 6, 0, SOCF_LE },
    { REMAP_PORT_33f, 6, 6, SOCF_LE },
    { REMAP_PORT_34f, 6, 12, SOCF_LE },
    { REMAP_PORT_35f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88650_A0r_fields[] = {
    { REMAP_PORT_32f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_33f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_34f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_35f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35_BCM88750_A0r_fields[] = {
    { REMAP_PORT_32f, 7, 0, SOCF_LE },
    { REMAP_PORT_33f, 7, 7, SOCF_LE },
    { REMAP_PORT_34f, 7, 14, SOCF_LE },
    { REMAP_PORT_35f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_fields[] = {
    { REMAP_PORT_36f, 7, 0, SOCF_LE },
    { REMAP_PORT_37f, 7, 7, SOCF_LE },
    { REMAP_PORT_38f, 7, 14, SOCF_LE },
    { REMAP_PORT_39f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM56440_A0r_fields[] = {
    { REMAP_PORT_36f, 6, 0, SOCF_LE },
    { REMAP_PORT_37f, 6, 6, SOCF_LE },
    { REMAP_PORT_38f, 6, 12, SOCF_LE },
    { REMAP_PORT_39f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88030_A0r_fields[] = {
    { REMAP_PORT_36f, 6, 0, SOCF_LE },
    { REMAP_PORT_37f, 6, 6, SOCF_LE },
    { REMAP_PORT_38f, 6, 12, SOCF_LE },
    { REMAP_PORT_39f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88650_A0r_fields[] = {
    { REMAP_PORT_36f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_37f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_38f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_39f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39_BCM88750_A0r_fields[] = {
    { REMAP_PORT_36f, 7, 0, SOCF_LE },
    { REMAP_PORT_37f, 7, 7, SOCF_LE },
    { REMAP_PORT_38f, 7, 14, SOCF_LE },
    { REMAP_PORT_39f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_fields[] = {
    { REMAP_PORT_40f, 7, 0, SOCF_LE },
    { REMAP_PORT_41f, 7, 7, SOCF_LE },
    { REMAP_PORT_42f, 7, 14, SOCF_LE },
    { REMAP_PORT_43f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM56440_A0r_fields[] = {
    { REMAP_PORT_40f, 6, 0, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88030_A0r_fields[] = {
    { REMAP_PORT_40f, 6, 0, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88650_A0r_fields[] = {
    { REMAP_PORT_40f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_41f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_42f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_43f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43_BCM88750_A0r_fields[] = {
    { REMAP_PORT_40f, 7, 0, SOCF_LE },
    { REMAP_PORT_41f, 7, 7, SOCF_LE },
    { REMAP_PORT_42f, 7, 14, SOCF_LE },
    { REMAP_PORT_43f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_fields[] = {
    { REMAP_PORT_44f, 7, 0, SOCF_LE },
    { REMAP_PORT_45f, 7, 7, SOCF_LE },
    { REMAP_PORT_46f, 7, 14, SOCF_LE },
    { REMAP_PORT_47f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM56440_A0r_fields[] = {
    { REMAP_PORT_44f, 6, 0, SOCF_LE },
    { REMAP_PORT_45f, 6, 6, SOCF_LE },
    { REMAP_PORT_46f, 6, 12, SOCF_LE },
    { REMAP_PORT_47f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88030_A0r_fields[] = {
    { REMAP_PORT_44f, 6, 0, SOCF_LE },
    { REMAP_PORT_45f, 6, 6, SOCF_LE },
    { REMAP_PORT_46f, 6, 12, SOCF_LE },
    { REMAP_PORT_47f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88650_A0r_fields[] = {
    { REMAP_PORT_44f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_45f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_46f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_47f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47_BCM88750_A0r_fields[] = {
    { REMAP_PORT_44f, 7, 0, SOCF_LE },
    { REMAP_PORT_45f, 7, 7, SOCF_LE },
    { REMAP_PORT_46f, 7, 14, SOCF_LE },
    { REMAP_PORT_47f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_fields[] = {
    { REMAP_PORT_48f, 7, 0, SOCF_LE },
    { REMAP_PORT_49f, 7, 7, SOCF_LE },
    { REMAP_PORT_50f, 7, 14, SOCF_LE },
    { REMAP_PORT_51f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM56440_A0r_fields[] = {
    { REMAP_PORT_48f, 6, 0, SOCF_LE },
    { REMAP_PORT_49f, 6, 6, SOCF_LE },
    { REMAP_PORT_50f, 6, 12, SOCF_LE },
    { REMAP_PORT_51f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88030_A0r_fields[] = {
    { REMAP_PORT_48f, 6, 0, SOCF_LE },
    { REMAP_PORT_49f, 6, 6, SOCF_LE },
    { REMAP_PORT_50f, 6, 12, SOCF_LE },
    { REMAP_PORT_51f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88650_A0r_fields[] = {
    { REMAP_PORT_48f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_49f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_50f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_51f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51_BCM88750_A0r_fields[] = {
    { REMAP_PORT_48f, 7, 0, SOCF_LE },
    { REMAP_PORT_49f, 7, 7, SOCF_LE },
    { REMAP_PORT_50f, 7, 14, SOCF_LE },
    { REMAP_PORT_51f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_fields[] = {
    { REMAP_PORT_4f, 7, 0, SOCF_LE },
    { REMAP_PORT_5f, 7, 7, SOCF_LE },
    { REMAP_PORT_6f, 7, 14, SOCF_LE },
    { REMAP_PORT_7f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM56440_A0r_fields[] = {
    { REMAP_PORT_4f, 6, 0, SOCF_LE },
    { REMAP_PORT_5f, 6, 6, SOCF_LE },
    { REMAP_PORT_6f, 6, 12, SOCF_LE },
    { REMAP_PORT_7f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88030_A0r_fields[] = {
    { REMAP_PORT_4f, 6, 0, SOCF_LE },
    { REMAP_PORT_5f, 6, 6, SOCF_LE },
    { REMAP_PORT_6f, 6, 12, SOCF_LE },
    { REMAP_PORT_7f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88650_A0r_fields[] = {
    { REMAP_PORT_4f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_5f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_6f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_7f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7_BCM88750_A0r_fields[] = {
    { REMAP_PORT_4f, 7, 0, SOCF_LE },
    { REMAP_PORT_5f, 7, 7, SOCF_LE },
    { REMAP_PORT_6f, 7, 14, SOCF_LE },
    { REMAP_PORT_7f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_fields[] = {
    { REMAP_PORT_52f, 7, 0, SOCF_LE },
    { REMAP_PORT_53f, 7, 7, SOCF_LE },
    { REMAP_PORT_54f, 7, 14, SOCF_LE },
    { REMAP_PORT_55f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM56440_A0r_fields[] = {
    { REMAP_PORT_52f, 6, 0, SOCF_LE },
    { REMAP_PORT_53f, 6, 6, SOCF_LE },
    { REMAP_PORT_54f, 6, 12, SOCF_LE },
    { REMAP_PORT_55f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88030_A0r_fields[] = {
    { REMAP_PORT_52f, 6, 0, SOCF_LE },
    { REMAP_PORT_53f, 6, 6, SOCF_LE },
    { REMAP_PORT_54f, 6, 12, SOCF_LE },
    { REMAP_PORT_55f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88650_A0r_fields[] = {
    { REMAP_PORT_52f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_53f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_54f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_55f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55_BCM88750_A0r_fields[] = {
    { REMAP_PORT_52f, 7, 0, SOCF_LE },
    { REMAP_PORT_53f, 7, 7, SOCF_LE },
    { REMAP_PORT_54f, 7, 14, SOCF_LE },
    { REMAP_PORT_55f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_fields[] = {
    { REMAP_PORT_56f, 7, 0, SOCF_LE },
    { REMAP_PORT_57f, 7, 7, SOCF_LE },
    { REMAP_PORT_58f, 7, 14, SOCF_LE },
    { REMAP_PORT_59f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM56440_A0r_fields[] = {
    { REMAP_PORT_56f, 6, 0, SOCF_LE },
    { REMAP_PORT_57f, 6, 6, SOCF_LE },
    { REMAP_PORT_58f, 6, 12, SOCF_LE },
    { REMAP_PORT_59f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88030_A0r_fields[] = {
    { REMAP_PORT_56f, 6, 0, SOCF_LE },
    { REMAP_PORT_57f, 6, 6, SOCF_LE },
    { REMAP_PORT_58f, 6, 12, SOCF_LE },
    { REMAP_PORT_59f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88650_A0r_fields[] = {
    { REMAP_PORT_56f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_57f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_58f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_59f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59_BCM88750_A0r_fields[] = {
    { REMAP_PORT_56f, 7, 0, SOCF_LE },
    { REMAP_PORT_57f, 7, 7, SOCF_LE },
    { REMAP_PORT_58f, 7, 14, SOCF_LE },
    { REMAP_PORT_59f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_fields[] = {
    { REMAP_PORT_60f, 7, 0, SOCF_LE },
    { REMAP_PORT_61f, 7, 7, SOCF_LE },
    { REMAP_PORT_62f, 7, 14, SOCF_LE },
    { REMAP_PORT_63f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM56440_A0r_fields[] = {
    { REMAP_PORT_60f, 6, 0, SOCF_LE },
    { REMAP_PORT_61f, 6, 6, SOCF_LE },
    { REMAP_PORT_62f, 6, 12, SOCF_LE },
    { REMAP_PORT_63f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88030_A0r_fields[] = {
    { REMAP_PORT_60f, 6, 0, SOCF_LE },
    { REMAP_PORT_61f, 6, 6, SOCF_LE },
    { REMAP_PORT_62f, 6, 12, SOCF_LE },
    { REMAP_PORT_63f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88650_A0r_fields[] = {
    { REMAP_PORT_60f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_61f, 6, 6, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_62f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_63f, 6, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63_BCM88750_A0r_fields[] = {
    { REMAP_PORT_60f, 7, 0, SOCF_LE },
    { REMAP_PORT_61f, 7, 7, SOCF_LE },
    { REMAP_PORT_62f, 7, 14, SOCF_LE },
    { REMAP_PORT_63f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_fields[] = {
    { REMAP_PORT_10f, 7, 14, SOCF_LE },
    { REMAP_PORT_11f, 7, 21, SOCF_LE },
    { REMAP_PORT_8f, 7, 0, SOCF_LE },
    { REMAP_PORT_9f, 7, 7, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM56440_A0r_fields[] = {
    { REMAP_PORT_10f, 6, 12, SOCF_LE },
    { REMAP_PORT_11f, 6, 18, SOCF_LE },
    { REMAP_PORT_8f, 6, 0, SOCF_LE },
    { REMAP_PORT_9f, 6, 6, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88030_A0r_fields[] = {
    { REMAP_PORT_10f, 6, 12, SOCF_LE },
    { REMAP_PORT_11f, 6, 18, SOCF_LE },
    { REMAP_PORT_8f, 6, 0, SOCF_LE },
    { REMAP_PORT_9f, 6, 6, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88650_A0r_fields[] = {
    { REMAP_PORT_10f, 6, 12, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_11f, 6, 18, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_8f, 6, 0, SOCF_LE|SOCF_SIG },
    { REMAP_PORT_9f, 6, 6, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11_BCM88750_A0r_fields[] = {
    { REMAP_PORT_10f, 7, 14, SOCF_LE },
    { REMAP_PORT_11f, 7, 21, SOCF_LE },
    { REMAP_PORT_8f, 7, 0, SOCF_LE },
    { REMAP_PORT_9f, 7, 7, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_fields[] = {
    { SCANCHAIN_ASSEMBLY_ST_ADDRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88030_A0r_fields[] = {
    { SCANCHAIN_ASSEMBLY_ST_ADDRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88650_A0r_fields[] = {
    { SCANCHAIN_ASSEMBLY_ST_ADDRf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDR_BCM88750_A0r_fields[] = {
    { SCANCHAIN_ASSEMBLY_ST_ADDRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_fields[] = {
    { SCANOUT_COUNT_UPPERf, 2, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_SCANOUT_COUNT_UPPER_BCM88030_A0r_fields[] = {
    { SCANOUT_COUNT_UPPERf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP0_STATUSr_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, SOCF_RO },
    { LEDUP_RUNNINGf, 1, 8, SOCF_RO },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_STATUS_BCM88030_A0r_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, SOCF_RO },
    { LEDUP_RUNNINGf, 1, 8, SOCF_RO },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_STATUS_BCM88650_A0r_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, SOCF_RO },
    { LEDUP_RUNNINGf, 1, 8, SOCF_RO },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP0_STATUS_BCM88750_A0r_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, SOCF_RO },
    { LEDUP_RUNNINGf, 1, 8, SOCF_RO },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_LEDUP0_TM_CONTROLr_fields[] = {
    { TMf, 2, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_LEDUP0_TM_CONTROL_BCM88030_A0r_fields[] = {
    { TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_LEDUP1_CTRLr_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_CTRL_BCM88732_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_CTRL_BCM88750_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_fields[] = {
    { REMAP_PORT_0f, 7, 0, SOCF_LE },
    { REMAP_PORT_1f, 7, 7, SOCF_LE },
    { REMAP_PORT_2f, 7, 14, SOCF_LE },
    { REMAP_PORT_3f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3_BCM88750_A0r_fields[] = {
    { REMAP_PORT_0f, 7, 0, SOCF_LE },
    { REMAP_PORT_1f, 7, 7, SOCF_LE },
    { REMAP_PORT_2f, 7, 14, SOCF_LE },
    { REMAP_PORT_3f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_fields[] = {
    { REMAP_PORT_12f, 7, 0, SOCF_LE },
    { REMAP_PORT_13f, 7, 7, SOCF_LE },
    { REMAP_PORT_14f, 7, 14, SOCF_LE },
    { REMAP_PORT_15f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15_BCM88750_A0r_fields[] = {
    { REMAP_PORT_12f, 7, 0, SOCF_LE },
    { REMAP_PORT_13f, 7, 7, SOCF_LE },
    { REMAP_PORT_14f, 7, 14, SOCF_LE },
    { REMAP_PORT_15f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_fields[] = {
    { REMAP_PORT_16f, 7, 0, SOCF_LE },
    { REMAP_PORT_17f, 7, 7, SOCF_LE },
    { REMAP_PORT_18f, 7, 14, SOCF_LE },
    { REMAP_PORT_19f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19_BCM88750_A0r_fields[] = {
    { REMAP_PORT_16f, 7, 0, SOCF_LE },
    { REMAP_PORT_17f, 7, 7, SOCF_LE },
    { REMAP_PORT_18f, 7, 14, SOCF_LE },
    { REMAP_PORT_19f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_fields[] = {
    { REMAP_PORT_20f, 7, 0, SOCF_LE },
    { REMAP_PORT_21f, 7, 7, SOCF_LE },
    { REMAP_PORT_22f, 7, 14, SOCF_LE },
    { REMAP_PORT_23f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23_BCM88750_A0r_fields[] = {
    { REMAP_PORT_20f, 7, 0, SOCF_LE },
    { REMAP_PORT_21f, 7, 7, SOCF_LE },
    { REMAP_PORT_22f, 7, 14, SOCF_LE },
    { REMAP_PORT_23f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_fields[] = {
    { REMAP_PORT_24f, 7, 0, SOCF_LE },
    { REMAP_PORT_25f, 7, 7, SOCF_LE },
    { REMAP_PORT_26f, 7, 14, SOCF_LE },
    { REMAP_PORT_27f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27_BCM88750_A0r_fields[] = {
    { REMAP_PORT_24f, 7, 0, SOCF_LE },
    { REMAP_PORT_25f, 7, 7, SOCF_LE },
    { REMAP_PORT_26f, 7, 14, SOCF_LE },
    { REMAP_PORT_27f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_fields[] = {
    { REMAP_PORT_28f, 7, 0, SOCF_LE },
    { REMAP_PORT_29f, 7, 7, SOCF_LE },
    { REMAP_PORT_30f, 7, 14, SOCF_LE },
    { REMAP_PORT_31f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31_BCM88750_A0r_fields[] = {
    { REMAP_PORT_28f, 7, 0, SOCF_LE },
    { REMAP_PORT_29f, 7, 7, SOCF_LE },
    { REMAP_PORT_30f, 7, 14, SOCF_LE },
    { REMAP_PORT_31f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_fields[] = {
    { REMAP_PORT_32f, 7, 0, SOCF_LE },
    { REMAP_PORT_33f, 7, 7, SOCF_LE },
    { REMAP_PORT_34f, 7, 14, SOCF_LE },
    { REMAP_PORT_35f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35_BCM88750_A0r_fields[] = {
    { REMAP_PORT_32f, 7, 0, SOCF_LE },
    { REMAP_PORT_33f, 7, 7, SOCF_LE },
    { REMAP_PORT_34f, 7, 14, SOCF_LE },
    { REMAP_PORT_35f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_fields[] = {
    { REMAP_PORT_4f, 7, 0, SOCF_LE },
    { REMAP_PORT_5f, 7, 7, SOCF_LE },
    { REMAP_PORT_6f, 7, 14, SOCF_LE },
    { REMAP_PORT_7f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7_BCM88750_A0r_fields[] = {
    { REMAP_PORT_4f, 7, 0, SOCF_LE },
    { REMAP_PORT_5f, 7, 7, SOCF_LE },
    { REMAP_PORT_6f, 7, 14, SOCF_LE },
    { REMAP_PORT_7f, 7, 21, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_fields[] = {
    { REMAP_PORT_10f, 7, 14, SOCF_LE },
    { REMAP_PORT_11f, 7, 21, SOCF_LE },
    { REMAP_PORT_8f, 7, 0, SOCF_LE },
    { REMAP_PORT_9f, 7, 7, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11_BCM88750_A0r_fields[] = {
    { REMAP_PORT_10f, 7, 14, SOCF_LE },
    { REMAP_PORT_11f, 7, 21, SOCF_LE },
    { REMAP_PORT_8f, 7, 0, SOCF_LE },
    { REMAP_PORT_9f, 7, 7, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRLr_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SKIP_PROCESSORf, 1, 2, SOCF_SC },
    { LEDUP_SKIP_SCAN_INf, 1, 3, SOCF_SC },
    { LEDUP_SKIP_SCAN_OUTf, 1, 1, SOCF_SC }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM53314_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM56224_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM56624_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM56634_A0r_fields[] = {
    { LEDUP_ENf, 1, 0, SOCF_RES },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC|SOCF_RES },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LEDUP_CTRL_BCM56634_B0r_fields[] = {
    { LEDUP_ENf, 1, 0, 0 },
    { LEDUP_SCAN_INTRA_PORT_DELAYf, 3, 1, SOCF_LE|SOCF_SC },
    { LEDUP_SCAN_START_DELAYf, 4, 4, SOCF_LE|SOCF_SC }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_LEDUP_DATA_RAMr_fields[] = {
    { DATAf, 8, 0, SOCF_LE },
    { PARITY_BITf, 1, 8, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LEDUP_DATA_RAM_BCM56634_A0r_fields[] = {
    { DATAf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LEDUP_STATUSr_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, 0 },
    { LEDUP_RUNNINGf, 1, 8, 0 },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_LEDUP_STATUS_BCM56142_A0r_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, SOCF_RO },
    { LEDUP_RUNNINGf, 1, 8, SOCF_RO },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LEDUP_STATUS_BCM56634_A0r_fields[] = {
    { LEDUP_INITIALISINGf, 1, 9, SOCF_RES },
    { LEDUP_RUNNINGf, 1, 8, SOCF_RES },
    { PROGRAM_COUNTERf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_5675_A0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LED_CONTROLr_fields[] = {
    { ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4r_fields[] = {
    { REMAP_PORT_0f, 6, 0, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM53314_A0r_fields[] = {
    { REMAP_PORT_0f, 6, 0, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56334_A0r_fields[] = {
    { REMAP_PORT_0f, 6, 0, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56624_A0r_fields[] = {
    { REMAP_PORT_0f, 6, 0, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56634_A0r_fields[] = {
    { REMAP_PORT_0f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_1f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_2f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_3f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_4f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_0_4_BCM56634_B0r_fields[] = {
    { REMAP_PORT_0f, 6, 0, SOCF_LE },
    { REMAP_PORT_1f, 6, 6, SOCF_LE },
    { REMAP_PORT_2f, 6, 12, SOCF_LE },
    { REMAP_PORT_3f, 6, 18, SOCF_LE },
    { REMAP_PORT_4f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14r_fields[] = {
    { REMAP_PORT_10f, 6, 0, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM53314_A0r_fields[] = {
    { REMAP_PORT_10f, 6, 0, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56334_A0r_fields[] = {
    { REMAP_PORT_10f, 6, 0, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56624_A0r_fields[] = {
    { REMAP_PORT_10f, 6, 0, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56634_A0r_fields[] = {
    { REMAP_PORT_10f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_11f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_12f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_13f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_14f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_10_14_BCM56634_B0r_fields[] = {
    { REMAP_PORT_10f, 6, 0, SOCF_LE },
    { REMAP_PORT_11f, 6, 6, SOCF_LE },
    { REMAP_PORT_12f, 6, 12, SOCF_LE },
    { REMAP_PORT_13f, 6, 18, SOCF_LE },
    { REMAP_PORT_14f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19r_fields[] = {
    { REMAP_PORT_15f, 6, 0, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM53314_A0r_fields[] = {
    { REMAP_PORT_15f, 6, 0, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56334_A0r_fields[] = {
    { REMAP_PORT_15f, 6, 0, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56624_A0r_fields[] = {
    { REMAP_PORT_15f, 6, 0, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56634_A0r_fields[] = {
    { REMAP_PORT_15f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_16f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_17f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_18f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_19f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_15_19_BCM56634_B0r_fields[] = {
    { REMAP_PORT_15f, 6, 0, SOCF_LE },
    { REMAP_PORT_16f, 6, 6, SOCF_LE },
    { REMAP_PORT_17f, 6, 12, SOCF_LE },
    { REMAP_PORT_18f, 6, 18, SOCF_LE },
    { REMAP_PORT_19f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24r_fields[] = {
    { REMAP_PORT_20f, 6, 0, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM53314_A0r_fields[] = {
    { REMAP_PORT_20f, 6, 0, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56334_A0r_fields[] = {
    { REMAP_PORT_20f, 6, 0, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56624_A0r_fields[] = {
    { REMAP_PORT_20f, 6, 0, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56634_A0r_fields[] = {
    { REMAP_PORT_20f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_21f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_22f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_23f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_24f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_20_24_BCM56634_B0r_fields[] = {
    { REMAP_PORT_20f, 6, 0, SOCF_LE },
    { REMAP_PORT_21f, 6, 6, SOCF_LE },
    { REMAP_PORT_22f, 6, 12, SOCF_LE },
    { REMAP_PORT_23f, 6, 18, SOCF_LE },
    { REMAP_PORT_24f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29r_fields[] = {
    { REMAP_PORT_25f, 6, 0, SOCF_LE },
    { REMAP_PORT_26f, 6, 6, SOCF_LE },
    { REMAP_PORT_27f, 6, 12, SOCF_LE },
    { REMAP_PORT_28f, 6, 18, SOCF_LE },
    { REMAP_PORT_29f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56334_A0r_fields[] = {
    { REMAP_PORT_25f, 6, 0, SOCF_LE },
    { REMAP_PORT_26f, 6, 6, SOCF_LE },
    { REMAP_PORT_27f, 6, 12, SOCF_LE },
    { REMAP_PORT_28f, 6, 18, SOCF_LE },
    { REMAP_PORT_29f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56624_A0r_fields[] = {
    { REMAP_PORT_25f, 6, 0, SOCF_LE },
    { REMAP_PORT_26f, 6, 6, SOCF_LE },
    { REMAP_PORT_27f, 6, 12, SOCF_LE },
    { REMAP_PORT_28f, 6, 18, SOCF_LE },
    { REMAP_PORT_29f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56634_A0r_fields[] = {
    { REMAP_PORT_25f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_26f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_27f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_28f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_29f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_25_29_BCM56634_B0r_fields[] = {
    { REMAP_PORT_25f, 6, 0, SOCF_LE },
    { REMAP_PORT_26f, 6, 6, SOCF_LE },
    { REMAP_PORT_27f, 6, 12, SOCF_LE },
    { REMAP_PORT_28f, 6, 18, SOCF_LE },
    { REMAP_PORT_29f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34r_fields[] = {
    { REMAP_PORT_30f, 6, 0, SOCF_LE },
    { REMAP_PORT_31f, 6, 6, SOCF_LE },
    { REMAP_PORT_32f, 6, 12, SOCF_LE },
    { REMAP_PORT_33f, 6, 18, SOCF_LE },
    { REMAP_PORT_34f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56334_A0r_fields[] = {
    { REMAP_PORT_30f, 6, 0, SOCF_LE },
    { REMAP_PORT_31f, 6, 6, SOCF_LE },
    { REMAP_PORT_32f, 6, 12, SOCF_LE },
    { REMAP_PORT_33f, 6, 18, SOCF_LE },
    { REMAP_PORT_34f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56624_A0r_fields[] = {
    { REMAP_PORT_30f, 6, 0, SOCF_LE },
    { REMAP_PORT_31f, 6, 6, SOCF_LE },
    { REMAP_PORT_32f, 6, 12, SOCF_LE },
    { REMAP_PORT_33f, 6, 18, SOCF_LE },
    { REMAP_PORT_34f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56634_A0r_fields[] = {
    { REMAP_PORT_30f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_31f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_32f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_33f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_34f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_30_34_BCM56634_B0r_fields[] = {
    { REMAP_PORT_30f, 6, 0, SOCF_LE },
    { REMAP_PORT_31f, 6, 6, SOCF_LE },
    { REMAP_PORT_32f, 6, 12, SOCF_LE },
    { REMAP_PORT_33f, 6, 18, SOCF_LE },
    { REMAP_PORT_34f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39r_fields[] = {
    { REMAP_PORT_35f, 6, 0, SOCF_LE },
    { REMAP_PORT_36f, 6, 6, SOCF_LE },
    { REMAP_PORT_37f, 6, 12, SOCF_LE },
    { REMAP_PORT_38f, 6, 18, SOCF_LE },
    { REMAP_PORT_39f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56334_A0r_fields[] = {
    { REMAP_PORT_35f, 6, 0, SOCF_LE },
    { REMAP_PORT_36f, 6, 6, SOCF_LE },
    { REMAP_PORT_37f, 6, 12, SOCF_LE },
    { REMAP_PORT_38f, 6, 18, SOCF_LE },
    { REMAP_PORT_39f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56624_A0r_fields[] = {
    { REMAP_PORT_35f, 6, 0, SOCF_LE },
    { REMAP_PORT_36f, 6, 6, SOCF_LE },
    { REMAP_PORT_37f, 6, 12, SOCF_LE },
    { REMAP_PORT_38f, 6, 18, SOCF_LE },
    { REMAP_PORT_39f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56634_A0r_fields[] = {
    { REMAP_PORT_35f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_36f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_37f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_38f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_39f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_35_39_BCM56634_B0r_fields[] = {
    { REMAP_PORT_35f, 6, 0, SOCF_LE },
    { REMAP_PORT_36f, 6, 6, SOCF_LE },
    { REMAP_PORT_37f, 6, 12, SOCF_LE },
    { REMAP_PORT_38f, 6, 18, SOCF_LE },
    { REMAP_PORT_39f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44r_fields[] = {
    { REMAP_PORT_40f, 6, 0, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE },
    { REMAP_PORT_44f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56334_A0r_fields[] = {
    { REMAP_PORT_40f, 6, 0, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE },
    { REMAP_PORT_44f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56624_A0r_fields[] = {
    { REMAP_PORT_40f, 6, 0, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE },
    { REMAP_PORT_44f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56634_A0r_fields[] = {
    { REMAP_PORT_40f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_41f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_42f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_43f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_44f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_40_44_BCM56634_B0r_fields[] = {
    { REMAP_PORT_40f, 6, 0, SOCF_LE },
    { REMAP_PORT_41f, 6, 6, SOCF_LE },
    { REMAP_PORT_42f, 6, 12, SOCF_LE },
    { REMAP_PORT_43f, 6, 18, SOCF_LE },
    { REMAP_PORT_44f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49r_fields[] = {
    { REMAP_PORT_45f, 6, 0, SOCF_LE },
    { REMAP_PORT_46f, 6, 6, SOCF_LE },
    { REMAP_PORT_47f, 6, 12, SOCF_LE },
    { REMAP_PORT_48f, 6, 18, SOCF_LE },
    { REMAP_PORT_49f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56334_A0r_fields[] = {
    { REMAP_PORT_45f, 6, 0, SOCF_LE },
    { REMAP_PORT_46f, 6, 6, SOCF_LE },
    { REMAP_PORT_47f, 6, 12, SOCF_LE },
    { REMAP_PORT_48f, 6, 18, SOCF_LE },
    { REMAP_PORT_49f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56624_A0r_fields[] = {
    { REMAP_PORT_45f, 6, 0, SOCF_LE },
    { REMAP_PORT_46f, 6, 6, SOCF_LE },
    { REMAP_PORT_47f, 6, 12, SOCF_LE },
    { REMAP_PORT_48f, 6, 18, SOCF_LE },
    { REMAP_PORT_49f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56634_A0r_fields[] = {
    { REMAP_PORT_45f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_46f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_47f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_48f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_49f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_45_49_BCM56634_B0r_fields[] = {
    { REMAP_PORT_45f, 6, 0, SOCF_LE },
    { REMAP_PORT_46f, 6, 6, SOCF_LE },
    { REMAP_PORT_47f, 6, 12, SOCF_LE },
    { REMAP_PORT_48f, 6, 18, SOCF_LE },
    { REMAP_PORT_49f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54r_fields[] = {
    { REMAP_PORT_50f, 6, 0, SOCF_LE },
    { REMAP_PORT_51f, 6, 6, SOCF_LE },
    { REMAP_PORT_52f, 6, 12, SOCF_LE },
    { REMAP_PORT_53f, 6, 18, SOCF_LE },
    { REMAP_PORT_54f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56334_A0r_fields[] = {
    { REMAP_PORT_50f, 6, 0, SOCF_LE },
    { REMAP_PORT_51f, 6, 6, SOCF_LE },
    { REMAP_PORT_52f, 6, 12, SOCF_LE },
    { REMAP_PORT_53f, 6, 18, SOCF_LE },
    { REMAP_PORT_54f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56624_A0r_fields[] = {
    { REMAP_PORT_50f, 6, 0, SOCF_LE },
    { REMAP_PORT_51f, 6, 6, SOCF_LE },
    { REMAP_PORT_52f, 6, 12, SOCF_LE },
    { REMAP_PORT_53f, 6, 18, SOCF_LE },
    { REMAP_PORT_54f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56634_A0r_fields[] = {
    { REMAP_PORT_50f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_51f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_52f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_53f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_54f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_50_54_BCM56634_B0r_fields[] = {
    { REMAP_PORT_50f, 6, 0, SOCF_LE },
    { REMAP_PORT_51f, 6, 6, SOCF_LE },
    { REMAP_PORT_52f, 6, 12, SOCF_LE },
    { REMAP_PORT_53f, 6, 18, SOCF_LE },
    { REMAP_PORT_54f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9r_fields[] = {
    { REMAP_PORT_5f, 6, 0, SOCF_LE },
    { REMAP_PORT_6f, 6, 6, SOCF_LE },
    { REMAP_PORT_7f, 6, 12, SOCF_LE },
    { REMAP_PORT_8f, 6, 18, SOCF_LE },
    { REMAP_PORT_9f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM53314_A0r_fields[] = {
    { REMAP_PORT_5f, 6, 0, SOCF_LE },
    { REMAP_PORT_6f, 6, 6, SOCF_LE },
    { REMAP_PORT_7f, 6, 12, SOCF_LE },
    { REMAP_PORT_8f, 6, 18, SOCF_LE },
    { REMAP_PORT_9f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56334_A0r_fields[] = {
    { REMAP_PORT_5f, 6, 0, SOCF_LE },
    { REMAP_PORT_6f, 6, 6, SOCF_LE },
    { REMAP_PORT_7f, 6, 12, SOCF_LE },
    { REMAP_PORT_8f, 6, 18, SOCF_LE },
    { REMAP_PORT_9f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56624_A0r_fields[] = {
    { REMAP_PORT_5f, 6, 0, SOCF_LE },
    { REMAP_PORT_6f, 6, 6, SOCF_LE },
    { REMAP_PORT_7f, 6, 12, SOCF_LE },
    { REMAP_PORT_8f, 6, 18, SOCF_LE },
    { REMAP_PORT_9f, 6, 24, SOCF_LE },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LED_PORT_ORDER_REMAP_5_9_BCM56634_A0r_fields[] = {
    { REMAP_PORT_5f, 6, 0, SOCF_LE|SOCF_RES },
    { REMAP_PORT_6f, 6, 6, SOCF_LE|SOCF_RES },
    { REMAP_PORT_7f, 6, 12, SOCF_LE|SOCF_RES },
    { REMAP_PORT_8f, 6, 18, SOCF_LE|SOCF_RES },
    { REMAP_PORT_9f, 6, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_LED_STATUSr_fields[] = {
    { CURPCf, 8, 0, SOCF_LE|SOCF_RO },
    { INITf, 1, 9, SOCF_RO },
    { RUNNINGf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_LINK_STATr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_LINK_STATUS_CHANGE_STICKYr_fields[] = {
    { CMIC_LINK_STATUS_CHANGE_STICKYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_LINK_STAT_BCM56504_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_LINK_STAT_BCM56634_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI0r_fields[] = {
    { MCS_IC_AR_ARB_MI0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI1r_fields[] = {
    { MCS_IC_AR_ARB_MI1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI2r_fields[] = {
    { MCS_IC_AR_ARB_MI2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI3r_fields[] = {
    { MCS_IC_AR_ARB_MI3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI4r_fields[] = {
    { MCS_IC_AR_ARB_MI4f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI5r_fields[] = {
    { MCS_IC_AR_ARB_MI5f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI6r_fields[] = {
    { MCS_IC_AR_ARB_MI6f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI7r_fields[] = {
    { MCS_IC_AR_ARB_MI7f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI8r_fields[] = {
    { MCS_IC_AR_ARB_MI8f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI9r_fields[] = {
    { MCS_IC_AR_ARB_MI9f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI10r_fields[] = {
    { MCS_IC_AR_ARB_MI10f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI11r_fields[] = {
    { MCS_IC_AR_ARB_MI11f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI12r_fields[] = {
    { MCS_IC_AR_ARB_MI12f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI13r_fields[] = {
    { MCS_IC_AR_ARB_MI13f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI0_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI0_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI10_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI10f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI10_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI10f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI11_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI11_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI12_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI12f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI12_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI12f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI13_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI13f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI13_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI13f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI1_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI1_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI2_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI2_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI3_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI3_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI4_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI4_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI5_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI5_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI6_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI6_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI7_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI7_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI8_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI8f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI8_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI8f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI9_BCM56440_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI9f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AR_ARB_MI9_BCM88030_A0r_fields[] = {
    { MCS_IC_AR_ARB_MI9f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI0r_fields[] = {
    { MCS_IC_AW_ARB_MI0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI1r_fields[] = {
    { MCS_IC_AW_ARB_MI1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI2r_fields[] = {
    { MCS_IC_AW_ARB_MI2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI3r_fields[] = {
    { MCS_IC_AW_ARB_MI3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI4r_fields[] = {
    { MCS_IC_AW_ARB_MI4f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI5r_fields[] = {
    { MCS_IC_AW_ARB_MI5f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI6r_fields[] = {
    { MCS_IC_AW_ARB_MI6f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI7r_fields[] = {
    { MCS_IC_AW_ARB_MI7f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI8r_fields[] = {
    { MCS_IC_AW_ARB_MI8f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI9r_fields[] = {
    { MCS_IC_AW_ARB_MI9f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI10r_fields[] = {
    { MCS_IC_AW_ARB_MI10f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI11r_fields[] = {
    { MCS_IC_AW_ARB_MI11f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI12r_fields[] = {
    { MCS_IC_AW_ARB_MI12f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI13r_fields[] = {
    { MCS_IC_AW_ARB_MI13f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI0_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI0_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI10_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI10f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI10_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI10f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI11_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI11_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI12_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI12f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI12_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI12f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI13_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI13f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI13_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI13f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI1_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI1_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI2_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI2_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI3_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI3_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI4_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI4_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI5_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI5_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI6_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI6_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI7_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI7_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI8_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI8f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI8_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI8f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI9_BCM56440_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI9f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_AW_ARB_MI9_BCM88030_A0r_fields[] = {
    { MCS_IC_AW_ARB_MI9f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_CFG_REG_0r_fields[] = {
    { MCS_IC_CFG_REG_0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_CFG_REG_1r_fields[] = {
    { MCS_IC_CFG_REG_1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_CFG_REG_2r_fields[] = {
    { MCS_IC_CFG_REG_3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_CFG_REG_0_BCM56440_A0r_fields[] = {
    { MCS_IC_CFG_REG_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_CFG_REG_0_BCM88030_A0r_fields[] = {
    { MCS_IC_CFG_REG_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_CFG_REG_1_BCM56440_A0r_fields[] = {
    { MCS_IC_CFG_REG_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_CFG_REG_1_BCM88030_A0r_fields[] = {
    { MCS_IC_CFG_REG_1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_CFG_REG_2_BCM56440_A0r_fields[] = {
    { MCS_IC_CFG_REG_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_CFG_REG_2_BCM88030_A0r_fields[] = {
    { MCS_IC_CFG_REG_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_0r_fields[] = {
    { MCS_IC_ID_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_1r_fields[] = {
    { MCS_IC_ID_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_2r_fields[] = {
    { MCS_IC_ID_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_3r_fields[] = {
    { MCS_IC_ID_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_0_BCM56440_A0r_fields[] = {
    { MCS_IC_ID_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_0_BCM88030_A0r_fields[] = {
    { MCS_IC_ID_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_1_BCM56440_A0r_fields[] = {
    { MCS_IC_ID_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_1_BCM88030_A0r_fields[] = {
    { MCS_IC_ID_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_2_BCM56440_A0r_fields[] = {
    { MCS_IC_ID_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_2_BCM88030_A0r_fields[] = {
    { MCS_IC_ID_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_3_BCM56440_A0r_fields[] = {
    { MCS_IC_ID_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_ID_REG_3_BCM88030_A0r_fields[] = {
    { MCS_IC_ID_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_0r_fields[] = {
    { MCS_IC_PER_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_1r_fields[] = {
    { MCS_IC_PER_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_2r_fields[] = {
    { MCS_IC_PER_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_3r_fields[] = {
    { MCS_IC_PER_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_0_BCM56440_A0r_fields[] = {
    { MCS_IC_PER_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_0_BCM88030_A0r_fields[] = {
    { MCS_IC_PER_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_1_BCM56440_A0r_fields[] = {
    { MCS_IC_PER_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_1_BCM88030_A0r_fields[] = {
    { MCS_IC_PER_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_2_BCM56440_A0r_fields[] = {
    { MCS_IC_PER_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_2_BCM88030_A0r_fields[] = {
    { MCS_IC_PER_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_3_BCM56440_A0r_fields[] = {
    { MCS_IC_PER_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MCS_IC_PER_REG_3_BCM88030_A0r_fields[] = {
    { MCS_IC_PER_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_ADDRESSr_fields[] = {
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE },
    { RESERVED_1f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_ADDRESS_BCM88750_A0r_fields[] = {
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE },
    { RESERVED_1f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_MIIM_AUTO_SCAN_ADDRESSr_fields[] = {
    { MIIM_DEVICE_ADDRESSf, 21, 0, SOCF_LE },
    { MIIM_DEVICE_ADDRESS_ENABLEf, 1, 21, 0 },
    { MIIM_FLIP_STATUS_BITf, 1, 27, 0 },
    { MIIM_LINK_STATUS_BIT_POSITIONf, 5, 22, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM53314_A0r_fields[] = {
    { MIIM_DEVICE_ADDRESSf, 21, 0, SOCF_LE },
    { MIIM_DEVICE_ADDRESS_ENABLEf, 1, 21, 0 },
    { MIIM_FLIP_STATUS_BITf, 1, 27, 0 },
    { MIIM_LINK_STATUS_BIT_POSITIONf, 5, 22, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM56440_A0r_fields[] = {
    { CLAUSE_22_REGADRf, 5, 21, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE },
    { MIIM_FLIP_STATUS_BITf, 1, 31, 0 },
    { MIIM_LINK_STATUS_BIT_POSITIONf, 5, 26, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM88030_A0r_fields[] = {
    { CLAUSE_22_REGADRf, 5, 21, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE },
    { MIIM_FLIP_STATUS_BITf, 1, 31, 0 },
    { MIIM_LINK_STATUS_BIT_POSITIONf, 5, 26, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM88650_A0r_fields[] = {
    { CLAUSE_22_REGADRf, 5, 21, SOCF_LE|SOCF_SIG },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE|SOCF_SIG },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE|SOCF_SIG },
    { MIIM_FLIP_STATUS_BITf, 1, 31, SOCF_SIG },
    { MIIM_LINK_STATUS_BIT_POSITIONf, 5, 26, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_AUTO_SCAN_ADDRESS_BCM88750_A0r_fields[] = {
    { MIIM_DEVICE_ADDRESSf, 21, 0, SOCF_LE },
    { MIIM_DEVICE_ADDRESS_ENABLEf, 1, 21, 0 },
    { MIIM_FLIP_STATUS_BITf, 1, 27, 0 },
    { MIIM_LINK_STATUS_BIT_POSITIONf, 5, 22, SOCF_LE },
    { RESERVED_0f, 4, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_19_10r_fields[] = {
    { PORT_10_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_11_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_12_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_13_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_14_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_15_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_16_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_17_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_18_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_19_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_19_10_BCM88750_A0r_fields[] = {
    { PORT_10_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_11_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_12_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_13_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_14_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_15_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_16_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_17_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_18_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_19_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_29_20r_fields[] = {
    { PORT_20_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_21_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_22_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_23_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_24_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_25_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_26_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_27_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_28_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_29_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_29_20_BCM88750_A0r_fields[] = {
    { PORT_20_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_21_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_22_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_23_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_24_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_25_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_26_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_27_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_28_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_29_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_39_30r_fields[] = {
    { PORT_30_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_31_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_32_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_33_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_34_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_35_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_36_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_37_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_38_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_39_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_39_30_BCM88750_A0r_fields[] = {
    { PORT_30_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_31_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_32_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_33_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_34_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_35_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_36_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_37_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_38_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_39_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_49_40r_fields[] = {
    { PORT_40_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_41_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_42_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_43_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_44_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_45_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_46_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_47_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_48_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_49_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_49_40_BCM88750_A0r_fields[] = {
    { PORT_40_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_41_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_42_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_43_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_44_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_45_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_46_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_47_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_48_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_49_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_59_50r_fields[] = {
    { PORT_50_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_51_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_52_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_53_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_54_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_55_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_56_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_57_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_58_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_59_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_59_50_BCM88750_A0r_fields[] = {
    { PORT_50_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_51_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_52_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_53_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_54_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_55_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_56_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_57_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_58_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_59_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_69_60r_fields[] = {
    { PORT_60_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_61_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_62_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_63_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_64_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_65_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_66_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_67_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_68_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_69_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_69_60_BCM88750_A0r_fields[] = {
    { PORT_60_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_61_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_62_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_63_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_64_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_65_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_66_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_67_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_68_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_69_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_79_70r_fields[] = {
    { PORT_70_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_71_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_72_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_73_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_74_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_75_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_76_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_77_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_78_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_79_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_79_70_BCM88750_A0r_fields[] = {
    { PORT_70_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_71_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_72_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_73_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_74_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_75_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_76_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_77_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_78_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_79_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_9_0r_fields[] = {
    { PORT_0_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_1_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_2_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_3_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_4_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_5_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_6_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_7_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_8_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_9_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_BUS_MAP_9_0_BCM88750_A0r_fields[] = {
    { PORT_0_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_1_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_2_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_3_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_4_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_5_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_6_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_7_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_8_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_9_BUS_NUMf, 3, 27, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_109_100r_fields[] = {
    { PORT_100_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_101_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_102_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_103_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_104_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_105_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_106_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_107_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_108_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_109_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_109_100_BCM88030_A0r_fields[] = {
    { PORT_100_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_101_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_102_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_103_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_104_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_105_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_106_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_107_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_108_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_109_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_119_110r_fields[] = {
    { PORT_110_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_111_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_112_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_113_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_114_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_115_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_116_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_117_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_118_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_119_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_119_110_BCM88030_A0r_fields[] = {
    { PORT_110_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_111_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_112_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_113_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_114_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_115_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_116_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_117_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_118_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_119_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_127_120r_fields[] = {
    { PORT_120_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_121_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_122_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_123_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_124_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_125_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_126_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_127_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_127_120_BCM88030_A0r_fields[] = {
    { PORT_120_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_121_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_122_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_123_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_124_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_125_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_126_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_127_BUS_NUMf, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_19_10r_fields[] = {
    { PORT_10_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_11_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_12_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_13_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_14_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_15_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_16_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_17_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_18_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_19_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_19_10_BCM56440_A0r_fields[] = {
    { PORT_10_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_11_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_12_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_13_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_14_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_15_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_16_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_17_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_18_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_19_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_19_10_BCM88030_A0r_fields[] = {
    { PORT_10_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_11_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_12_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_13_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_14_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_15_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_16_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_17_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_18_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_19_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_29_20r_fields[] = {
    { PORT_20_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_21_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_22_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_23_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_24_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_25_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_26_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_27_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_28_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_29_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_29_20_BCM56440_A0r_fields[] = {
    { PORT_20_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_21_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_22_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_23_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_24_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_25_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_26_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_27_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_28_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_29_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_29_20_BCM88030_A0r_fields[] = {
    { PORT_20_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_21_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_22_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_23_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_24_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_25_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_26_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_27_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_28_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_29_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_39_30r_fields[] = {
    { PORT_30_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_31_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_32_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_33_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_34_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_35_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_36_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_37_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_38_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_39_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_39_30_BCM56440_A0r_fields[] = {
    { PORT_30_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_31_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_32_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_33_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_34_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_35_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_36_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_37_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_38_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_39_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_39_30_BCM88030_A0r_fields[] = {
    { PORT_30_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_31_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_32_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_33_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_34_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_35_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_36_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_37_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_38_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_39_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_49_40r_fields[] = {
    { PORT_40_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_41_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_42_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_43_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_44_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_45_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_46_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_47_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_48_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_49_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_49_40_BCM56440_A0r_fields[] = {
    { PORT_40_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_41_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_42_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_43_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_44_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_45_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_46_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_47_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_48_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_49_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_49_40_BCM88030_A0r_fields[] = {
    { PORT_40_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_41_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_42_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_43_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_44_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_45_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_46_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_47_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_48_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_49_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_59_50r_fields[] = {
    { PORT_50_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_51_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_52_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_53_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_54_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_55_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_56_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_57_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_58_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_59_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_59_50_BCM56440_A0r_fields[] = {
    { PORT_50_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_51_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_52_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_53_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_54_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_55_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_56_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_57_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_58_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_59_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_59_50_BCM88030_A0r_fields[] = {
    { PORT_50_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_51_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_52_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_53_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_54_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_55_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_56_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_57_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_58_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_59_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_69_60r_fields[] = {
    { PORT_60_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_61_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_62_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_63_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_64_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_65_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_66_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_67_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_68_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_69_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_69_60_BCM56440_A0r_fields[] = {
    { PORT_60_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_61_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_62_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_63_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_64_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_65_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_66_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_67_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_68_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_69_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_69_60_BCM88030_A0r_fields[] = {
    { PORT_60_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_61_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_62_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_63_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_64_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_65_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_66_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_67_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_68_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_69_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_79_70r_fields[] = {
    { PORT_70_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_71_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_72_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_73_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_74_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_75_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_76_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_77_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_78_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_79_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_79_70_BCM56440_A0r_fields[] = {
    { PORT_70_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_71_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_72_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_73_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_74_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_75_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_76_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_77_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_78_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_79_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_79_70_BCM88030_A0r_fields[] = {
    { PORT_70_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_71_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_72_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_73_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_74_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_75_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_76_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_77_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_78_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_79_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_89_80r_fields[] = {
    { PORT_80_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_81_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_82_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_83_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_84_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_85_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_86_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_87_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_88_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_89_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_89_80_BCM56440_A0r_fields[] = {
    { PORT_80_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_81_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_82_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_83_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_84_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_85_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_86_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_87_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_88_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_89_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_89_80_BCM88030_A0r_fields[] = {
    { PORT_80_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_81_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_82_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_83_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_84_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_85_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_86_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_87_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_88_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_89_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_95_90r_fields[] = {
    { PORT_90_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_91_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_92_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_93_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_94_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_95_BUS_NUMf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_99_90r_fields[] = {
    { PORT_90_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_91_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_92_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_93_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_94_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_95_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_96_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_97_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_98_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_99_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_99_90_BCM88030_A0r_fields[] = {
    { PORT_90_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_91_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_92_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_93_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_94_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_95_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_96_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_97_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_98_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_99_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_9_0r_fields[] = {
    { PORT_0_BUS_NUMf, 3, 0, SOCF_LE|SOCF_SIG },
    { PORT_1_BUS_NUMf, 3, 3, SOCF_LE|SOCF_SIG },
    { PORT_2_BUS_NUMf, 3, 6, SOCF_LE|SOCF_SIG },
    { PORT_3_BUS_NUMf, 3, 9, SOCF_LE|SOCF_SIG },
    { PORT_4_BUS_NUMf, 3, 12, SOCF_LE|SOCF_SIG },
    { PORT_5_BUS_NUMf, 3, 15, SOCF_LE|SOCF_SIG },
    { PORT_6_BUS_NUMf, 3, 18, SOCF_LE|SOCF_SIG },
    { PORT_7_BUS_NUMf, 3, 21, SOCF_LE|SOCF_SIG },
    { PORT_8_BUS_NUMf, 3, 24, SOCF_LE|SOCF_SIG },
    { PORT_9_BUS_NUMf, 3, 27, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_9_0_BCM56440_A0r_fields[] = {
    { PORT_0_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_1_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_2_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_3_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_4_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_5_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_6_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_7_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_8_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_9_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_BUS_SEL_MAP_9_0_BCM88030_A0r_fields[] = {
    { PORT_0_BUS_NUMf, 3, 0, SOCF_LE },
    { PORT_1_BUS_NUMf, 3, 3, SOCF_LE },
    { PORT_2_BUS_NUMf, 3, 6, SOCF_LE },
    { PORT_3_BUS_NUMf, 3, 9, SOCF_LE },
    { PORT_4_BUS_NUMf, 3, 12, SOCF_LE },
    { PORT_5_BUS_NUMf, 3, 15, SOCF_LE },
    { PORT_6_BUS_NUMf, 3, 18, SOCF_LE },
    { PORT_7_BUS_NUMf, 3, 21, SOCF_LE },
    { PORT_8_BUS_NUMf, 3, 24, SOCF_LE },
    { PORT_9_BUS_NUMf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_CLR_SCAN_STATUSr_fields[] = {
    { CLR_LINK_STATUS_CHANGEf, 1, 4, SOCF_SIG },
    { CLR_RX_PAUSE_STATUS_CHANGEf, 1, 12, SOCF_SIG },
    { CLR_TX_PAUSE_STATUS_CHANGEf, 1, 8, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_CLR_SCAN_STATUS_BCM56440_A0r_fields[] = {
    { CLR_LINK_STATUS_CHANGEf, 1, 4, 0 },
    { CLR_RX_PAUSE_STATUS_CHANGEf, 1, 12, 0 },
    { CLR_TX_PAUSE_STATUS_CHANGEf, 1, 8, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_CLR_SCAN_STATUS_BCM88030_A0r_fields[] = {
    { CLR_LINK_STATUS_CHANGEf, 1, 4, 0 },
    { CLR_RX_PAUSE_STATUS_CHANGEf, 1, 12, 0 },
    { CLR_TX_PAUSE_STATUS_CHANGEf, 1, 8, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_CONFIGr_fields[] = {
    { MDIO_OUT_DELAYf, 4, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_CONFIG_BCM88030_A0r_fields[] = {
    { MDIO_OUT_DELAYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_fields[] = {
    { PHY_ID_100f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_101f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_102f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_103f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100_BCM88030_A0r_fields[] = {
    { PHY_ID_100f, 5, 0, SOCF_LE },
    { PHY_ID_101f, 5, 8, SOCF_LE },
    { PHY_ID_102f, 5, 16, SOCF_LE },
    { PHY_ID_103f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_fields[] = {
    { PHY_ID_104f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_105f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_106f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_107f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104_BCM88030_A0r_fields[] = {
    { PHY_ID_104f, 5, 0, SOCF_LE },
    { PHY_ID_105f, 5, 8, SOCF_LE },
    { PHY_ID_106f, 5, 16, SOCF_LE },
    { PHY_ID_107f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_fields[] = {
    { PHY_ID_108f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_109f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_110f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_111f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108_BCM88030_A0r_fields[] = {
    { PHY_ID_108f, 5, 0, SOCF_LE },
    { PHY_ID_109f, 5, 8, SOCF_LE },
    { PHY_ID_110f, 5, 16, SOCF_LE },
    { PHY_ID_111f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_fields[] = {
    { PHY_ID_112f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_113f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_114f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_115f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112_BCM88030_A0r_fields[] = {
    { PHY_ID_112f, 5, 0, SOCF_LE },
    { PHY_ID_113f, 5, 8, SOCF_LE },
    { PHY_ID_114f, 5, 16, SOCF_LE },
    { PHY_ID_115f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_fields[] = {
    { PHY_ID_116f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_117f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_118f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_119f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116_BCM88030_A0r_fields[] = {
    { PHY_ID_116f, 5, 0, SOCF_LE },
    { PHY_ID_117f, 5, 8, SOCF_LE },
    { PHY_ID_118f, 5, 16, SOCF_LE },
    { PHY_ID_119f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_fields[] = {
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { PHY_ID_8f, 5, 0, SOCF_LE },
    { PHY_ID_9f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM53314_A0r_fields[] = {
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { PHY_ID_8f, 5, 0, SOCF_LE },
    { PHY_ID_9f, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56218_A0r_fields[] = {
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { PHY_ID_8f, 5, 0, SOCF_LE },
    { PHY_ID_9f, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56634_A0r_fields[] = {
    { PHY_ID_10f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_11f, 5, 24, SOCF_LE|SOCF_RES },
    { PHY_ID_8f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_9f, 5, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM56634_B0r_fields[] = {
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { PHY_ID_8f, 5, 0, SOCF_LE },
    { PHY_ID_9f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM88030_A0r_fields[] = {
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { PHY_ID_8f, 5, 0, SOCF_LE },
    { PHY_ID_9f, 5, 8, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM88650_A0r_fields[] = {
    { PHY_ID_10f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_11f, 5, 24, SOCF_LE|SOCF_SIG },
    { PHY_ID_8f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_9f, 5, 8, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8_BCM88750_A0r_fields[] = {
    { PHY_ID_10f, 5, 16, SOCF_LE },
    { PHY_ID_11f, 5, 24, SOCF_LE },
    { PHY_ID_8f, 5, 0, SOCF_LE },
    { PHY_ID_9f, 5, 8, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_fields[] = {
    { PHY_ID_120f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_121f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_122f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_123f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120_BCM88030_A0r_fields[] = {
    { PHY_ID_120f, 5, 0, SOCF_LE },
    { PHY_ID_121f, 5, 8, SOCF_LE },
    { PHY_ID_122f, 5, 16, SOCF_LE },
    { PHY_ID_123f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_fields[] = {
    { PHY_ID_124f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_125f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_126f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_127f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124_BCM88030_A0r_fields[] = {
    { PHY_ID_124f, 5, 0, SOCF_LE },
    { PHY_ID_125f, 5, 8, SOCF_LE },
    { PHY_ID_126f, 5, 16, SOCF_LE },
    { PHY_ID_127f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_fields[] = {
    { PHY_ID_12f, 5, 0, SOCF_LE },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { PHY_ID_15f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM53314_A0r_fields[] = {
    { PHY_ID_12f, 5, 0, SOCF_LE },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { PHY_ID_15f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56218_A0r_fields[] = {
    { PHY_ID_12f, 5, 0, SOCF_LE },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { PHY_ID_15f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56634_A0r_fields[] = {
    { PHY_ID_12f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_13f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_14f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_15f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM56634_B0r_fields[] = {
    { PHY_ID_12f, 5, 0, SOCF_LE },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { PHY_ID_15f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM88030_A0r_fields[] = {
    { PHY_ID_12f, 5, 0, SOCF_LE },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { PHY_ID_15f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM88650_A0r_fields[] = {
    { PHY_ID_12f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_13f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_14f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_15f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12_BCM88750_A0r_fields[] = {
    { PHY_ID_12f, 5, 0, SOCF_LE },
    { PHY_ID_13f, 5, 8, SOCF_LE },
    { PHY_ID_14f, 5, 16, SOCF_LE },
    { PHY_ID_15f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_fields[] = {
    { PHY_ID_16f, 5, 0, SOCF_LE },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { PHY_ID_19f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM53314_A0r_fields[] = {
    { PHY_ID_16f, 5, 0, SOCF_LE },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { PHY_ID_19f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56218_A0r_fields[] = {
    { PHY_ID_16f, 5, 0, SOCF_LE },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { PHY_ID_19f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56634_A0r_fields[] = {
    { PHY_ID_16f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_17f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_18f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_19f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM56634_B0r_fields[] = {
    { PHY_ID_16f, 5, 0, SOCF_LE },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { PHY_ID_19f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM88030_A0r_fields[] = {
    { PHY_ID_16f, 5, 0, SOCF_LE },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { PHY_ID_19f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM88650_A0r_fields[] = {
    { PHY_ID_16f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_17f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_18f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_19f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16_BCM88750_A0r_fields[] = {
    { PHY_ID_16f, 5, 0, SOCF_LE },
    { PHY_ID_17f, 5, 8, SOCF_LE },
    { PHY_ID_18f, 5, 16, SOCF_LE },
    { PHY_ID_19f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_fields[] = {
    { PHY_ID_20f, 5, 0, SOCF_LE },
    { PHY_ID_21f, 5, 8, SOCF_LE },
    { PHY_ID_22f, 5, 16, SOCF_LE },
    { PHY_ID_23f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56218_A0r_fields[] = {
    { PHY_ID_20f, 5, 0, SOCF_LE },
    { PHY_ID_21f, 5, 8, SOCF_LE },
    { PHY_ID_22f, 5, 16, SOCF_LE },
    { PHY_ID_23f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56634_A0r_fields[] = {
    { PHY_ID_20f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_21f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_22f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_23f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM56634_B0r_fields[] = {
    { PHY_ID_20f, 5, 0, SOCF_LE },
    { PHY_ID_21f, 5, 8, SOCF_LE },
    { PHY_ID_22f, 5, 16, SOCF_LE },
    { PHY_ID_23f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM88030_A0r_fields[] = {
    { PHY_ID_20f, 5, 0, SOCF_LE },
    { PHY_ID_21f, 5, 8, SOCF_LE },
    { PHY_ID_22f, 5, 16, SOCF_LE },
    { PHY_ID_23f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM88650_A0r_fields[] = {
    { PHY_ID_20f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_21f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_22f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_23f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20_BCM88750_A0r_fields[] = {
    { PHY_ID_20f, 5, 0, SOCF_LE },
    { PHY_ID_21f, 5, 8, SOCF_LE },
    { PHY_ID_22f, 5, 16, SOCF_LE },
    { PHY_ID_23f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_fields[] = {
    { PHY_ID_24f, 5, 0, SOCF_LE },
    { PHY_ID_25f, 5, 8, SOCF_LE },
    { PHY_ID_26f, 5, 16, SOCF_LE },
    { PHY_ID_27f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56218_A0r_fields[] = {
    { PHY_ID_24f, 5, 0, SOCF_LE },
    { PHY_ID_25f, 5, 8, SOCF_LE },
    { PHY_ID_26f, 5, 16, SOCF_LE },
    { PHY_ID_27f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56634_A0r_fields[] = {
    { PHY_ID_24f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_25f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_26f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_27f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM56634_B0r_fields[] = {
    { PHY_ID_24f, 5, 0, SOCF_LE },
    { PHY_ID_25f, 5, 8, SOCF_LE },
    { PHY_ID_26f, 5, 16, SOCF_LE },
    { PHY_ID_27f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM88030_A0r_fields[] = {
    { PHY_ID_24f, 5, 0, SOCF_LE },
    { PHY_ID_25f, 5, 8, SOCF_LE },
    { PHY_ID_26f, 5, 16, SOCF_LE },
    { PHY_ID_27f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM88650_A0r_fields[] = {
    { PHY_ID_24f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_25f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_26f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_27f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24_BCM88750_A0r_fields[] = {
    { PHY_ID_24f, 5, 0, SOCF_LE },
    { PHY_ID_25f, 5, 8, SOCF_LE },
    { PHY_ID_26f, 5, 16, SOCF_LE },
    { PHY_ID_27f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_fields[] = {
    { PHY_ID_28f, 5, 0, SOCF_LE },
    { PHY_ID_29f, 5, 8, SOCF_LE },
    { PHY_ID_30f, 5, 16, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56218_A0r_fields[] = {
    { PHY_ID_28f, 5, 0, SOCF_LE },
    { PHY_ID_29f, 5, 8, SOCF_LE },
    { PHY_ID_30f, 5, 16, SOCF_LE },
    { PHY_ID_31f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56634_A0r_fields[] = {
    { PHY_ID_28f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_29f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_30f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_31f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM56634_B0r_fields[] = {
    { PHY_ID_28f, 5, 0, SOCF_LE },
    { PHY_ID_29f, 5, 8, SOCF_LE },
    { PHY_ID_30f, 5, 16, SOCF_LE },
    { PHY_ID_31f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM88030_A0r_fields[] = {
    { PHY_ID_28f, 5, 0, SOCF_LE },
    { PHY_ID_29f, 5, 8, SOCF_LE },
    { PHY_ID_30f, 5, 16, SOCF_LE },
    { PHY_ID_31f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM88650_A0r_fields[] = {
    { PHY_ID_28f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_29f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_30f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_31f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28_BCM88750_A0r_fields[] = {
    { PHY_ID_28f, 5, 0, SOCF_LE },
    { PHY_ID_29f, 5, 8, SOCF_LE },
    { PHY_ID_30f, 5, 16, SOCF_LE },
    { PHY_ID_31f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_fields[] = {
    { PHY_ID_32f, 5, 0, SOCF_LE },
    { PHY_ID_33f, 5, 8, SOCF_LE },
    { PHY_ID_34f, 5, 16, SOCF_LE },
    { PHY_ID_35f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56634_A0r_fields[] = {
    { PHY_ID_32f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_33f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_34f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_35f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM56634_B0r_fields[] = {
    { PHY_ID_32f, 5, 0, SOCF_LE },
    { PHY_ID_33f, 5, 8, SOCF_LE },
    { PHY_ID_34f, 5, 16, SOCF_LE },
    { PHY_ID_35f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM88030_A0r_fields[] = {
    { PHY_ID_32f, 5, 0, SOCF_LE },
    { PHY_ID_33f, 5, 8, SOCF_LE },
    { PHY_ID_34f, 5, 16, SOCF_LE },
    { PHY_ID_35f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM88650_A0r_fields[] = {
    { PHY_ID_32f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_33f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_34f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_35f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32_BCM88750_A0r_fields[] = {
    { PHY_ID_32f, 5, 0, SOCF_LE },
    { PHY_ID_33f, 5, 8, SOCF_LE },
    { PHY_ID_34f, 5, 16, SOCF_LE },
    { PHY_ID_35f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_fields[] = {
    { PHY_ID_36f, 5, 0, SOCF_LE },
    { PHY_ID_37f, 5, 8, SOCF_LE },
    { PHY_ID_38f, 5, 16, SOCF_LE },
    { PHY_ID_39f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56634_A0r_fields[] = {
    { PHY_ID_36f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_37f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_38f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_39f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM56634_B0r_fields[] = {
    { PHY_ID_36f, 5, 0, SOCF_LE },
    { PHY_ID_37f, 5, 8, SOCF_LE },
    { PHY_ID_38f, 5, 16, SOCF_LE },
    { PHY_ID_39f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM88030_A0r_fields[] = {
    { PHY_ID_36f, 5, 0, SOCF_LE },
    { PHY_ID_37f, 5, 8, SOCF_LE },
    { PHY_ID_38f, 5, 16, SOCF_LE },
    { PHY_ID_39f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM88650_A0r_fields[] = {
    { PHY_ID_36f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_37f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_38f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_39f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36_BCM88750_A0r_fields[] = {
    { PHY_ID_36f, 5, 0, SOCF_LE },
    { PHY_ID_37f, 5, 8, SOCF_LE },
    { PHY_ID_38f, 5, 16, SOCF_LE },
    { PHY_ID_39f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_fields[] = {
    { PHY_ID_0f, 5, 0, SOCF_LE },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { PHY_ID_3f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM53314_A0r_fields[] = {
    { PHY_ID_0f, 5, 0, SOCF_LE },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { PHY_ID_3f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56218_A0r_fields[] = {
    { PHY_ID_0f, 5, 0, SOCF_LE },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { PHY_ID_3f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56634_A0r_fields[] = {
    { PHY_ID_0f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_1f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_2f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_3f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM56634_B0r_fields[] = {
    { PHY_ID_0f, 5, 0, SOCF_LE },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { PHY_ID_3f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM88030_A0r_fields[] = {
    { PHY_ID_0f, 5, 0, SOCF_LE },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { PHY_ID_3f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM88650_A0r_fields[] = {
    { PHY_ID_0f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_1f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_2f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_3f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0_BCM88750_A0r_fields[] = {
    { PHY_ID_0f, 5, 0, SOCF_LE },
    { PHY_ID_1f, 5, 8, SOCF_LE },
    { PHY_ID_2f, 5, 16, SOCF_LE },
    { PHY_ID_3f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_fields[] = {
    { PHY_ID_40f, 5, 0, SOCF_LE },
    { PHY_ID_41f, 5, 8, SOCF_LE },
    { PHY_ID_42f, 5, 16, SOCF_LE },
    { PHY_ID_43f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56634_A0r_fields[] = {
    { PHY_ID_40f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_41f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_42f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_43f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM56634_B0r_fields[] = {
    { PHY_ID_40f, 5, 0, SOCF_LE },
    { PHY_ID_41f, 5, 8, SOCF_LE },
    { PHY_ID_42f, 5, 16, SOCF_LE },
    { PHY_ID_43f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM88030_A0r_fields[] = {
    { PHY_ID_40f, 5, 0, SOCF_LE },
    { PHY_ID_41f, 5, 8, SOCF_LE },
    { PHY_ID_42f, 5, 16, SOCF_LE },
    { PHY_ID_43f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM88650_A0r_fields[] = {
    { PHY_ID_40f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_41f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_42f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_43f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40_BCM88750_A0r_fields[] = {
    { PHY_ID_40f, 5, 0, SOCF_LE },
    { PHY_ID_41f, 5, 8, SOCF_LE },
    { PHY_ID_42f, 5, 16, SOCF_LE },
    { PHY_ID_43f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_fields[] = {
    { PHY_ID_44f, 5, 0, SOCF_LE },
    { PHY_ID_45f, 5, 8, SOCF_LE },
    { PHY_ID_46f, 5, 16, SOCF_LE },
    { PHY_ID_47f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56634_A0r_fields[] = {
    { PHY_ID_44f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_45f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_46f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_47f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM56634_B0r_fields[] = {
    { PHY_ID_44f, 5, 0, SOCF_LE },
    { PHY_ID_45f, 5, 8, SOCF_LE },
    { PHY_ID_46f, 5, 16, SOCF_LE },
    { PHY_ID_47f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM88030_A0r_fields[] = {
    { PHY_ID_44f, 5, 0, SOCF_LE },
    { PHY_ID_45f, 5, 8, SOCF_LE },
    { PHY_ID_46f, 5, 16, SOCF_LE },
    { PHY_ID_47f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM88650_A0r_fields[] = {
    { PHY_ID_44f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_45f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_46f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_47f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44_BCM88750_A0r_fields[] = {
    { PHY_ID_44f, 5, 0, SOCF_LE },
    { PHY_ID_45f, 5, 8, SOCF_LE },
    { PHY_ID_46f, 5, 16, SOCF_LE },
    { PHY_ID_47f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_fields[] = {
    { PHY_ID_48f, 5, 0, SOCF_LE },
    { PHY_ID_49f, 5, 8, SOCF_LE },
    { PHY_ID_50f, 5, 16, SOCF_LE },
    { PHY_ID_51f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56634_A0r_fields[] = {
    { PHY_ID_48f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_49f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_50f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_51f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM56634_B0r_fields[] = {
    { PHY_ID_48f, 5, 0, SOCF_LE },
    { PHY_ID_49f, 5, 8, SOCF_LE },
    { PHY_ID_50f, 5, 16, SOCF_LE },
    { PHY_ID_51f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM88030_A0r_fields[] = {
    { PHY_ID_48f, 5, 0, SOCF_LE },
    { PHY_ID_49f, 5, 8, SOCF_LE },
    { PHY_ID_50f, 5, 16, SOCF_LE },
    { PHY_ID_51f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM88650_A0r_fields[] = {
    { PHY_ID_48f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_49f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_50f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_51f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48_BCM88750_A0r_fields[] = {
    { PHY_ID_48f, 5, 0, SOCF_LE },
    { PHY_ID_49f, 5, 8, SOCF_LE },
    { PHY_ID_50f, 5, 16, SOCF_LE },
    { PHY_ID_51f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_fields[] = {
    { PHY_ID_52f, 5, 0, SOCF_LE },
    { PHY_ID_53f, 5, 8, SOCF_LE },
    { PHY_ID_54f, 5, 16, SOCF_LE },
    { PHY_ID_55f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56634_A0r_fields[] = {
    { PHY_ID_52f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_53f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_54f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_55f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM56634_B0r_fields[] = {
    { PHY_ID_52f, 5, 0, SOCF_LE },
    { PHY_ID_53f, 5, 8, SOCF_LE },
    { PHY_ID_54f, 5, 16, SOCF_LE },
    { PHY_ID_55f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM88030_A0r_fields[] = {
    { PHY_ID_52f, 5, 0, SOCF_LE },
    { PHY_ID_53f, 5, 8, SOCF_LE },
    { PHY_ID_54f, 5, 16, SOCF_LE },
    { PHY_ID_55f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM88650_A0r_fields[] = {
    { PHY_ID_52f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_53f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_54f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_55f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52_BCM88750_A0r_fields[] = {
    { PHY_ID_52f, 5, 0, SOCF_LE },
    { PHY_ID_53f, 5, 8, SOCF_LE },
    { PHY_ID_54f, 5, 16, SOCF_LE },
    { PHY_ID_55f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_fields[] = {
    { PHY_ID_56f, 5, 0, SOCF_LE },
    { PHY_ID_57f, 5, 8, SOCF_LE },
    { PHY_ID_58f, 5, 16, SOCF_LE },
    { PHY_ID_59f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56634_A0r_fields[] = {
    { PHY_ID_56f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_57f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_58f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_59f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM56634_B0r_fields[] = {
    { PHY_ID_56f, 5, 0, SOCF_LE },
    { PHY_ID_57f, 5, 8, SOCF_LE },
    { PHY_ID_58f, 5, 16, SOCF_LE },
    { PHY_ID_59f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM88030_A0r_fields[] = {
    { PHY_ID_56f, 5, 0, SOCF_LE },
    { PHY_ID_57f, 5, 8, SOCF_LE },
    { PHY_ID_58f, 5, 16, SOCF_LE },
    { PHY_ID_59f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM88650_A0r_fields[] = {
    { PHY_ID_56f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_57f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_58f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_59f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56_BCM88750_A0r_fields[] = {
    { PHY_ID_56f, 5, 0, SOCF_LE },
    { PHY_ID_57f, 5, 8, SOCF_LE },
    { PHY_ID_58f, 5, 16, SOCF_LE },
    { PHY_ID_59f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_fields[] = {
    { PHY_ID_60f, 5, 0, SOCF_LE },
    { PHY_ID_61f, 5, 8, SOCF_LE },
    { PHY_ID_62f, 5, 16, SOCF_LE },
    { PHY_ID_63f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56634_A0r_fields[] = {
    { PHY_ID_60f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_61f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_62f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_63f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM56634_B0r_fields[] = {
    { PHY_ID_60f, 5, 0, SOCF_LE },
    { PHY_ID_61f, 5, 8, SOCF_LE },
    { PHY_ID_62f, 5, 16, SOCF_LE },
    { PHY_ID_63f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM88030_A0r_fields[] = {
    { PHY_ID_60f, 5, 0, SOCF_LE },
    { PHY_ID_61f, 5, 8, SOCF_LE },
    { PHY_ID_62f, 5, 16, SOCF_LE },
    { PHY_ID_63f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM88650_A0r_fields[] = {
    { PHY_ID_60f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_61f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_62f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_63f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60_BCM88750_A0r_fields[] = {
    { PHY_ID_60f, 5, 0, SOCF_LE },
    { PHY_ID_61f, 5, 8, SOCF_LE },
    { PHY_ID_62f, 5, 16, SOCF_LE },
    { PHY_ID_63f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_fields[] = {
    { PHY_ID_64f, 5, 0, SOCF_LE },
    { PHY_ID_65f, 5, 8, SOCF_LE },
    { PHY_ID_66f, 5, 16, SOCF_LE },
    { PHY_ID_67f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM56440_A0r_fields[] = {
    { PHY_ID_64f, 5, 0, SOCF_LE },
    { PHY_ID_65f, 5, 8, SOCF_LE },
    { PHY_ID_66f, 5, 16, SOCF_LE },
    { PHY_ID_67f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM88030_A0r_fields[] = {
    { PHY_ID_64f, 5, 0, SOCF_LE },
    { PHY_ID_65f, 5, 8, SOCF_LE },
    { PHY_ID_66f, 5, 16, SOCF_LE },
    { PHY_ID_67f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM88650_A0r_fields[] = {
    { PHY_ID_64f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_65f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_66f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_67f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64_BCM88750_A0r_fields[] = {
    { PHY_ID_64f, 5, 0, SOCF_LE },
    { PHY_ID_65f, 5, 8, SOCF_LE },
    { PHY_ID_66f, 5, 16, SOCF_LE },
    { PHY_ID_67f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_fields[] = {
    { PHY_ID_68f, 5, 0, SOCF_LE },
    { PHY_ID_69f, 5, 8, SOCF_LE },
    { PHY_ID_70f, 5, 16, SOCF_LE },
    { PHY_ID_71f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM56440_A0r_fields[] = {
    { PHY_ID_68f, 5, 0, SOCF_LE },
    { PHY_ID_69f, 5, 8, SOCF_LE },
    { PHY_ID_70f, 5, 16, SOCF_LE },
    { PHY_ID_71f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM88030_A0r_fields[] = {
    { PHY_ID_68f, 5, 0, SOCF_LE },
    { PHY_ID_69f, 5, 8, SOCF_LE },
    { PHY_ID_70f, 5, 16, SOCF_LE },
    { PHY_ID_71f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM88650_A0r_fields[] = {
    { PHY_ID_68f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_69f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_70f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_71f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68_BCM88750_A0r_fields[] = {
    { PHY_ID_68f, 5, 0, SOCF_LE },
    { PHY_ID_69f, 5, 8, SOCF_LE },
    { PHY_ID_70f, 5, 16, SOCF_LE },
    { PHY_ID_71f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_fields[] = {
    { PHY_ID_72f, 5, 0, SOCF_LE },
    { PHY_ID_73f, 5, 8, SOCF_LE },
    { PHY_ID_74f, 5, 16, SOCF_LE },
    { PHY_ID_75f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM56440_A0r_fields[] = {
    { PHY_ID_72f, 5, 0, SOCF_LE },
    { PHY_ID_73f, 5, 8, SOCF_LE },
    { PHY_ID_74f, 5, 16, SOCF_LE },
    { PHY_ID_75f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM88030_A0r_fields[] = {
    { PHY_ID_72f, 5, 0, SOCF_LE },
    { PHY_ID_73f, 5, 8, SOCF_LE },
    { PHY_ID_74f, 5, 16, SOCF_LE },
    { PHY_ID_75f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM88650_A0r_fields[] = {
    { PHY_ID_72f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_73f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_74f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_75f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72_BCM88750_A0r_fields[] = {
    { PHY_ID_72f, 5, 0, SOCF_LE },
    { PHY_ID_73f, 5, 8, SOCF_LE },
    { PHY_ID_74f, 5, 16, SOCF_LE },
    { PHY_ID_75f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_fields[] = {
    { PHY_ID_76f, 5, 0, SOCF_LE },
    { PHY_ID_77f, 5, 8, SOCF_LE },
    { PHY_ID_78f, 5, 16, SOCF_LE },
    { PHY_ID_79f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM56440_A0r_fields[] = {
    { PHY_ID_76f, 5, 0, SOCF_LE },
    { PHY_ID_77f, 5, 8, SOCF_LE },
    { PHY_ID_78f, 5, 16, SOCF_LE },
    { PHY_ID_79f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM88030_A0r_fields[] = {
    { PHY_ID_76f, 5, 0, SOCF_LE },
    { PHY_ID_77f, 5, 8, SOCF_LE },
    { PHY_ID_78f, 5, 16, SOCF_LE },
    { PHY_ID_79f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM88650_A0r_fields[] = {
    { PHY_ID_76f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_77f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_78f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_79f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76_BCM88750_A0r_fields[] = {
    { PHY_ID_76f, 5, 0, SOCF_LE },
    { PHY_ID_77f, 5, 8, SOCF_LE },
    { PHY_ID_78f, 5, 16, SOCF_LE },
    { PHY_ID_79f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_fields[] = {
    { PHY_ID_4f, 5, 0, SOCF_LE },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { PHY_ID_7f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM53314_A0r_fields[] = {
    { PHY_ID_4f, 5, 0, SOCF_LE },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { PHY_ID_7f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56218_A0r_fields[] = {
    { PHY_ID_4f, 5, 0, SOCF_LE },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { PHY_ID_7f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56634_A0r_fields[] = {
    { PHY_ID_4f, 5, 0, SOCF_LE|SOCF_RES },
    { PHY_ID_5f, 5, 8, SOCF_LE|SOCF_RES },
    { PHY_ID_6f, 5, 16, SOCF_LE|SOCF_RES },
    { PHY_ID_7f, 5, 24, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM56634_B0r_fields[] = {
    { PHY_ID_4f, 5, 0, SOCF_LE },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { PHY_ID_7f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM88030_A0r_fields[] = {
    { PHY_ID_4f, 5, 0, SOCF_LE },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { PHY_ID_7f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM88650_A0r_fields[] = {
    { PHY_ID_4f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_5f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_6f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_7f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4_BCM88750_A0r_fields[] = {
    { PHY_ID_4f, 5, 0, SOCF_LE },
    { PHY_ID_5f, 5, 8, SOCF_LE },
    { PHY_ID_6f, 5, 16, SOCF_LE },
    { PHY_ID_7f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_fields[] = {
    { PHY_ID_80f, 5, 0, SOCF_LE },
    { PHY_ID_81f, 5, 8, SOCF_LE },
    { PHY_ID_82f, 5, 16, SOCF_LE },
    { PHY_ID_83f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM56440_A0r_fields[] = {
    { PHY_ID_80f, 5, 0, SOCF_LE },
    { PHY_ID_81f, 5, 8, SOCF_LE },
    { PHY_ID_82f, 5, 16, SOCF_LE },
    { PHY_ID_83f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM88030_A0r_fields[] = {
    { PHY_ID_80f, 5, 0, SOCF_LE },
    { PHY_ID_81f, 5, 8, SOCF_LE },
    { PHY_ID_82f, 5, 16, SOCF_LE },
    { PHY_ID_83f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM88650_A0r_fields[] = {
    { PHY_ID_80f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_81f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_82f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_83f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80_BCM88750_A0r_fields[] = {
    { PHY_ID_80f, 5, 0, SOCF_LE },
    { PHY_ID_81f, 5, 8, SOCF_LE },
    { PHY_ID_82f, 5, 16, SOCF_LE },
    { PHY_ID_83f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_fields[] = {
    { PHY_ID_84f, 5, 0, SOCF_LE },
    { PHY_ID_85f, 5, 8, SOCF_LE },
    { PHY_ID_86f, 5, 16, SOCF_LE },
    { PHY_ID_87f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM56440_A0r_fields[] = {
    { PHY_ID_84f, 5, 0, SOCF_LE },
    { PHY_ID_85f, 5, 8, SOCF_LE },
    { PHY_ID_86f, 5, 16, SOCF_LE },
    { PHY_ID_87f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM88030_A0r_fields[] = {
    { PHY_ID_84f, 5, 0, SOCF_LE },
    { PHY_ID_85f, 5, 8, SOCF_LE },
    { PHY_ID_86f, 5, 16, SOCF_LE },
    { PHY_ID_87f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM88650_A0r_fields[] = {
    { PHY_ID_84f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_85f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_86f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_87f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84_BCM88750_A0r_fields[] = {
    { PHY_ID_84f, 5, 0, SOCF_LE },
    { PHY_ID_85f, 5, 8, SOCF_LE },
    { PHY_ID_86f, 5, 16, SOCF_LE },
    { PHY_ID_87f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_fields[] = {
    { PHY_ID_88f, 5, 0, SOCF_LE },
    { PHY_ID_89f, 5, 8, SOCF_LE },
    { PHY_ID_90f, 5, 16, SOCF_LE },
    { PHY_ID_91f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM56440_A0r_fields[] = {
    { PHY_ID_88f, 5, 0, SOCF_LE },
    { PHY_ID_89f, 5, 8, SOCF_LE },
    { PHY_ID_90f, 5, 16, SOCF_LE },
    { PHY_ID_91f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM88030_A0r_fields[] = {
    { PHY_ID_88f, 5, 0, SOCF_LE },
    { PHY_ID_89f, 5, 8, SOCF_LE },
    { PHY_ID_90f, 5, 16, SOCF_LE },
    { PHY_ID_91f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM88650_A0r_fields[] = {
    { PHY_ID_88f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_89f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_90f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_91f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88_BCM88750_A0r_fields[] = {
    { PHY_ID_88f, 5, 0, SOCF_LE },
    { PHY_ID_89f, 5, 8, SOCF_LE },
    { PHY_ID_90f, 5, 16, SOCF_LE },
    { PHY_ID_91f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_fields[] = {
    { PHY_ID_92f, 5, 0, SOCF_LE },
    { PHY_ID_93f, 5, 8, SOCF_LE },
    { PHY_ID_94f, 5, 16, SOCF_LE },
    { PHY_ID_95f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM56440_A0r_fields[] = {
    { PHY_ID_92f, 5, 0, SOCF_LE },
    { PHY_ID_93f, 5, 8, SOCF_LE },
    { PHY_ID_94f, 5, 16, SOCF_LE },
    { PHY_ID_95f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM88030_A0r_fields[] = {
    { PHY_ID_92f, 5, 0, SOCF_LE },
    { PHY_ID_93f, 5, 8, SOCF_LE },
    { PHY_ID_94f, 5, 16, SOCF_LE },
    { PHY_ID_95f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM88650_A0r_fields[] = {
    { PHY_ID_92f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_93f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_94f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_95f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92_BCM88750_A0r_fields[] = {
    { PHY_ID_92f, 5, 0, SOCF_LE },
    { PHY_ID_93f, 5, 8, SOCF_LE },
    { PHY_ID_94f, 5, 16, SOCF_LE },
    { PHY_ID_95f, 5, 24, SOCF_LE },
    { RESERVED_0f, 3, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 3, 21, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 3, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_fields[] = {
    { PHY_ID_96f, 5, 0, SOCF_LE|SOCF_SIG },
    { PHY_ID_97f, 5, 8, SOCF_LE|SOCF_SIG },
    { PHY_ID_98f, 5, 16, SOCF_LE|SOCF_SIG },
    { PHY_ID_99f, 5, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96_BCM88030_A0r_fields[] = {
    { PHY_ID_96f, 5, 0, SOCF_LE },
    { PHY_ID_97f, 5, 8, SOCF_LE },
    { PHY_ID_98f, 5, 16, SOCF_LE },
    { PHY_ID_99f, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_INT_SEL_MAPr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_INT_SEL_MAP_0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_INT_SEL_MAP_0_BCM88030_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_INT_SEL_MAP_BCM88750_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88750_A0) || \
    defined(BCM_88750_B0) || defined(BCM_88754_A0) || \
    defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_LINK_STATUS_0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_LINK_STATUS_0_BCM88030_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_MIIM_PARAMr_fields[] = {
    { PHY_DATAf, 16, 0, SOCF_LE },
    { PHY_IDf, 8, 16, SOCF_LE },
    { PHY_REG_OFFSETf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM56504_A0r_fields[] = {
    { C45_SELf, 1, 21, 0 },
    { HG_SELf, 1, 22, 0 },
    { INTERNAL_SELf, 1, 23, 0 },
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE },
    { PHY_IDf, 5, 16, SOCF_LE },
    { RESERVED_2f, 5, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM56624_A0r_fields[] = {
    { BUS0_1_SELf, 1, 22, 0 },
    { BUS2_SELf, 1, 24, 0 },
    { C45_SELf, 1, 21, 0 },
    { INTERNAL_SELf, 1, 23, 0 },
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE },
    { PHY_IDf, 5, 16, SOCF_LE },
    { RESERVED_2f, 4, 25, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM56634_A0r_fields[] = {
    { BUS0_1_SELf, 1, 22, SOCF_RES },
    { BUS2_SELf, 1, 24, SOCF_RES },
    { C45_SELf, 1, 21, SOCF_RES },
    { INTERNAL_SELf, 1, 23, SOCF_RES },
    { MIIM_CYCLEf, 3, 29, SOCF_LE|SOCF_RES },
    { PHY_DATAf, 16, 0, SOCF_LE|SOCF_RES },
    { PHY_IDf, 5, 16, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 4, 25, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM56840_A0r_fields[] = {
    { BUS_IDf, 3, 22, SOCF_LE },
    { C45_SELf, 1, 21, 0 },
    { INTERNAL_SELf, 1, 25, 0 },
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE },
    { PHY_IDf, 5, 16, SOCF_LE },
    { RESERVED_2f, 3, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_PARAM_BCM88750_A0r_fields[] = {
    { BUS_IDf, 3, 22, SOCF_LE },
    { C45_SELf, 1, 21, 0 },
    { INTERNAL_SELf, 1, 25, 0 },
    { MIIM_CYCLEf, 3, 29, SOCF_LE },
    { PHY_DATAf, 16, 0, SOCF_LE },
    { PHY_IDf, 5, 16, SOCF_LE },
    { RESERVED_2f, 3, 26, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_fields[] = {
    { CLAUSE_22_REGADRf, 5, 21, SOCF_LE|SOCF_SIG },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE|SOCF_SIG },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_PAUSE_MIIM_ADDRESS_BCM56440_A0r_fields[] = {
    { CLAUSE_22_REGADRf, 5, 21, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_PAUSE_MIIM_ADDRESS_BCM88030_A0r_fields[] = {
    { CLAUSE_22_REGADRf, 5, 21, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_fields[] = {
    { PAUSE_SCAN_PORTSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM56440_A0r_fields[] = {
    { PAUSE_SCAN_PORTSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_PAUSE_SCAN_PORTS_0_BCM88030_A0r_fields[] = {
    { PAUSE_SCAN_PORTSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_PORT_TYPE_MAPr_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_CMIC_MIIM_PORT_TYPE_MAP_BCM56634_A0r_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MIIM_PROTOCOL_MAPr_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_PROTOCOL_MAP_0r_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_PROTOCOL_MAP_0_BCM88030_A0r_fields[] = {
    { BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_MIIM_READ_DATAr_fields[] = {
    { DATAf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MIIM_READ_DATA_BCM56504_A0r_fields[] = {
    { DATAf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_fields[] = {
    { RX_PAUSE_CAPABILITYf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_RX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields[] = {
    { RX_PAUSE_CAPABILITYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_fields[] = {
    { RX_PAUSE_OVERRIDE_CONTROLf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields[] = {
    { RX_PAUSE_OVERRIDE_CONTROLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_RX_PAUSE_STATUS_0r_fields[] = {
    { PAUSE_STATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_RX_PAUSE_STATUS_0_BCM88030_A0r_fields[] = {
    { PAUSE_STATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_SCAN_CTRLr_fields[] = {
    { MIIM_ADDR_MAP_ENABLEf, 1, 29, SOCF_SIG },
    { MIIM_LINK_SCAN_ENf, 1, 0, SOCF_SIG },
    { MIIM_PAUSE_SCAN_ENf, 1, 1, SOCF_SIG },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 28, SOCF_SIG },
    { RX_PAUSE_BIT_POSf, 5, 12, SOCF_LE|SOCF_SIG },
    { STOP_LS_ON_CHANGEf, 1, 20, SOCF_SIG },
    { STOP_LS_ON_FIRST_CHANGEf, 1, 21, SOCF_SIG },
    { STOP_PAUSE_SCAN_ON_CHANGEf, 1, 24, SOCF_SIG },
    { STOP_PAUSE_SCAN_ON_FIRST_CHANGEf, 1, 25, SOCF_SIG },
    { TX_PAUSE_BIT_POSf, 5, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_SCAN_CTRL_BCM56440_A0r_fields[] = {
    { MIIM_ADDR_MAP_ENABLEf, 1, 29, 0 },
    { MIIM_LINK_SCAN_ENf, 1, 0, 0 },
    { MIIM_PAUSE_SCAN_ENf, 1, 1, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 28, 0 },
    { RX_PAUSE_BIT_POSf, 5, 12, SOCF_LE },
    { STOP_LS_ON_CHANGEf, 1, 20, 0 },
    { STOP_LS_ON_FIRST_CHANGEf, 1, 21, 0 },
    { STOP_PAUSE_SCAN_ON_CHANGEf, 1, 24, 0 },
    { STOP_PAUSE_SCAN_ON_FIRST_CHANGEf, 1, 25, 0 },
    { TX_PAUSE_BIT_POSf, 5, 4, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_SCAN_CTRL_BCM88030_A0r_fields[] = {
    { MIIM_ADDR_MAP_ENABLEf, 1, 29, 0 },
    { MIIM_LINK_SCAN_ENf, 1, 0, 0 },
    { MIIM_PAUSE_SCAN_ENf, 1, 1, 0 },
    { OVER_RIDE_EXT_MDIO_MSTR_CNTRLf, 1, 28, 0 },
    { RX_PAUSE_BIT_POSf, 5, 12, SOCF_LE },
    { STOP_LS_ON_CHANGEf, 1, 20, 0 },
    { STOP_LS_ON_FIRST_CHANGEf, 1, 21, 0 },
    { STOP_PAUSE_SCAN_ON_CHANGEf, 1, 24, 0 },
    { STOP_PAUSE_SCAN_ON_FIRST_CHANGEf, 1, 25, 0 },
    { TX_PAUSE_BIT_POSf, 5, 4, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_SCAN_STATUSr_fields[] = {
    { LINK_STATUS_CHANGEf, 1, 4, SOCF_RO },
    { MIIM_SCAN_BUSYf, 1, 0, SOCF_RO },
    { RX_PAUSE_STATUS_CHANGEf, 1, 12, SOCF_RO },
    { TX_PAUSE_STATUS_CHANGEf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MIIM_SCAN_STATUS_BCM56440_A0r_fields[] = {
    { LINK_STATUS_CHANGEf, 1, 4, SOCF_RO },
    { MIIM_SCAN_BUSYf, 1, 0, SOCF_RO },
    { RX_PAUSE_STATUS_CHANGEf, 1, 12, SOCF_RO },
    { TX_PAUSE_STATUS_CHANGEf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_SCAN_STATUS_BCM88030_A0r_fields[] = {
    { LINK_STATUS_CHANGEf, 1, 4, SOCF_RO },
    { MIIM_SCAN_BUSYf, 1, 0, SOCF_RO },
    { RX_PAUSE_STATUS_CHANGEf, 1, 12, SOCF_RO },
    { TX_PAUSE_STATUS_CHANGEf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_fields[] = {
    { TX_PAUSE_CAPABILITYf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_TX_PAUSE_CAPABILITY_0_BCM88030_A0r_fields[] = {
    { TX_PAUSE_CAPABILITYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_fields[] = {
    { TX_PAUSE_OVERRIDE_CONTROLf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0_BCM88030_A0r_fields[] = {
    { TX_PAUSE_OVERRIDE_CONTROLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MISC_CONTROLr_fields[] = {
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM56142_A0r_fields[] = {
    { CLKSRCSELf, 1, 4, 0 },
    { HYPERCORE0_MDIO_PORT_ADDRf, 5, 20, SOCF_LE },
    { HYPERCORE1_MDIO_PORT_ADDRf, 5, 25, SOCF_LE },
    { L1_CLK0_RECOVERY_DIV_CTRLf, 2, 16, SOCF_LE },
    { L1_CLK0_RECOVERY_MUXf, 4, 8, SOCF_LE },
    { L1_CLK1_RECOVERY_DIV_CTRLf, 2, 18, SOCF_LE },
    { L1_CLK1_RECOVERY_MUXf, 4, 12, SOCF_LE },
    { MDIO_SELf, 1, 2, 0 },
    { OSC_TEST_ENABLEf, 1, 3, 0 },
    { PCIE_PARITY_MODEf, 1, 1, 0 },
    { QSGMII_RX_TERM_STRAPf, 2, 30, SOCF_LE },
    { S3MII_LOOPBACK_CTRLf, 3, 5, SOCF_LE },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM56334_A0r_fields[] = {
    { CLKSRCSELf, 2, 5, SOCF_LE },
    { L1_CLK0_RECOVERY_MUXf, 4, 10, SOCF_LE },
    { L1_CLK1_RECOVERY_MUXf, 4, 14, SOCF_LE },
    { MDIO_SELf, 1, 3, 0 },
    { OSC_TEST_ENABLEf, 1, 4, 0 },
    { PCIE_PARITY_MODEf, 1, 2, 0 },
    { RESERVEDf, 14, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { S3MII_LOOPBACK_CTRLf, 3, 7, SOCF_LE },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM56440_A0r_fields[] = {
    { MISC_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM56634_B0r_fields[] = {
    { CLK_RECOVERY_BKUP_RESETf, 1, 8, 0 },
    { CLK_RECOVERY_BKUP_SELECTf, 1, 7, 0 },
    { CLK_RECOVERY_PRI_RESETf, 1, 6, 0 },
    { CLK_RECOVERY_PRI_SELECTf, 1, 5, 0 },
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM56840_A0r_fields[] = {
    { CMIC_TO_CORE_PLL_LOADf, 1, 7, 0 },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 8, 0 },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 9, 0 },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 10, 0 },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 11, 0 },
    { COSC_TEST_ENABLEf, 1, 6, 0 },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 14, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 12, 0 },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 13, 0 },
    { LINK40G_ENABLEf, 1, 18, 0 },
    { MDIO_SELf, 1, 5, 0 },
    { MISC_PCIE_PARITY_MODEf, 1, 4, 0 },
    { PLL_STATUS_SELf, 3, 19, SOCF_LE },
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RES },
    { RESERVED_MISCf, 10, 22, SOCF_LE|SOCF_RES },
    { THERMAL_MON_SELf, 3, 15, SOCF_LE },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 },
    { XGXS2_PLL_PWRDWNf, 1, 2, 0 },
    { XGXS3_PLL_PWRDWNf, 1, 3, 0 }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM56840_B0r_fields[] = {
    { CMIC_TO_CORE_PLL_LOADf, 1, 7, 0 },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 8, 0 },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 9, 0 },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 10, 0 },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 11, 0 },
    { COSC_TEST_ENABLEf, 1, 6, 0 },
    { EXTERNAL_MDIO_MASTER_ENABLEf, 1, 23, 0 },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 14, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 12, 0 },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 13, 0 },
    { LINK40G_ENABLEf, 1, 18, 0 },
    { MDIO_SELf, 1, 5, 0 },
    { MISC_PCIE_PARITY_MODEf, 1, 4, 0 },
    { OOBFC_RX_ENABLEf, 1, 22, 0 },
    { PLL_STATUS_SELf, 3, 19, SOCF_LE },
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RES },
    { RESERVED_MISCf, 8, 24, SOCF_LE|SOCF_RES },
    { THERMAL_MON_SELf, 3, 15, SOCF_LE },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 },
    { XGXS2_PLL_PWRDWNf, 1, 2, 0 },
    { XGXS3_PLL_PWRDWNf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM88030_A0r_fields[] = {
    { MISC_CTRLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM88650_A0r_fields[] = {
    { MISC_CTRLf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MISC_CONTROL_BCM88750_A0r_fields[] = {
    { CMIC_TO_CORE_PLL_LOADf, 1, 7, 0 },
    { CMIC_TO_XG_PLL0_SW_OVWRf, 1, 8, 0 },
    { CMIC_TO_XG_PLL1_SW_OVWRf, 1, 9, 0 },
    { CMIC_TO_XG_PLL2_SW_OVWRf, 1, 10, 0 },
    { CMIC_TO_XG_PLL3_SW_OVWRf, 1, 11, 0 },
    { COSC_TEST_ENABLEf, 1, 6, 0 },
    { L1_RCVD_SW_OVWR_BKUP_VALIDf, 1, 14, 0 },
    { L1_RCVD_SW_OVWR_ENf, 1, 12, 0 },
    { L1_RCVD_SW_OVWR_VALIDf, 1, 13, 0 },
    { LINK40G_ENABLEf, 1, 18, 0 },
    { MDIO_SELf, 1, 5, 0 },
    { MISC_PCIE_PARITY_MODEf, 1, 4, 0 },
    { PLL_STATUS_SELf, 3, 19, SOCF_LE },
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RES },
    { RESERVED_MISCf, 10, 22, SOCF_LE|SOCF_RES },
    { THERMAL_MON_SELf, 3, 15, SOCF_LE },
    { XGXS0_PLL_PWRDWNf, 1, 0, 0 },
    { XGXS1_PLL_PWRDWNf, 1, 1, 0 },
    { XGXS2_PLL_PWRDWNf, 1, 2, 0 },
    { XGXS3_PLL_PWRDWNf, 1, 3, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MISC_STATUSr_fields[] = {
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CMIC_MISC_STATUS_BCM56142_A0r_fields[] = {
    { BYPASS_AUTOLOADf, 1, 2, SOCF_RO },
    { CMICMODE_I2C_SELf, 1, 3, SOCF_RO },
    { CORE_CLK_FREQ_SELf, 2, 7, SOCF_LE|SOCF_RO },
    { CORE_PLL_BYPASSf, 1, 5, SOCF_RO },
    { CORE_PLL_CLKIN_SELf, 1, 6, SOCF_RO },
    { CORE_PLL_LOCKf, 1, 9, SOCF_RO },
    { DUAL_XGXS_MODE_SELf, 1, 0, SOCF_RO },
    { EEPROM_MODE_ENABLEf, 1, 1, SOCF_RO },
    { PCIE_LINK_IN_L23f, 1, 11, SOCF_RO },
    { PCIE_PHY_LINKUPf, 1, 10, SOCF_RO },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { XG_PLL_BYPASSf, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_MISC_STATUS_BCM56334_A0r_fields[] = {
    { BOND_EFP_SLICE_ENf, 4, 24, SOCF_LE|SOCF_RO },
    { BOND_IP_MPLS_ENTRY_SIZEf, 2, 12, SOCF_LE|SOCF_RO },
    { BOND_L3_DEFIP_CAM_ENf, 6, 18, SOCF_LE|SOCF_RO },
    { BOND_L3_ENf, 1, 11, SOCF_RO },
    { BOND_METRO_ENf, 1, 10, SOCF_RO },
    { BOND_PORT_16_23_ENf, 1, 9, SOCF_RO },
    { BOND_PORT_8_15_ENf, 1, 8, SOCF_RO },
    { BOND_UNICORE_ENf, 4, 4, SOCF_LE|SOCF_RO },
    { BOND_VFP_SLICE_ENf, 4, 14, SOCF_LE|SOCF_RO },
    { BOND_XQPORT0_XMODE_ENf, 1, 0, SOCF_RO },
    { BOND_XQPORT1_XMODE_ENf, 1, 1, SOCF_RO },
    { BOND_XQPORT2_XMODE_ENf, 1, 2, SOCF_RO },
    { BOND_XQPORT3_XMODE_ENf, 1, 3, SOCF_RO },
    { CORE_PLL_CMIC_LOCKf, 1, 30, SOCF_RO },
    { PCIE_LINK_IN_L23f, 1, 29, SOCF_RO },
    { PCIE_LINK_UPf, 1, 28, SOCF_RO },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MISC_STATUS_BCM56440_A0r_fields[] = {
    { MISC_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_MISC_STATUS_BCM56840_A0r_fields[] = {
    { ALL_CORE_PLL_TO_CMIC_LOCKf, 1, 0, 0 },
    { AVS_STATUSf, 3, 13, SOCF_LE },
    { CORE_PLL0_TO_CMIC_LOCKf, 1, 7, 0 },
    { CORE_PLL1_TO_CMIC_LOCKf, 1, 8, 0 },
    { CORE_PLL2_TO_CMIC_LOCKf, 1, 9, 0 },
    { CORE_PLL3_TO_CMIC_LOCKf, 1, 10, 0 },
    { CORE_PLL4_TO_CMIC_LOCKf, 1, 11, 0 },
    { CORE_PLL5_TO_CMIC_LOCKf, 1, 12, 0 },
    { CORE_PLL_MSTR_TO_CMIC_LOCKf, 1, 6, 0 },
    { PCIE_LINK_IN_L23f, 1, 5, 0 },
    { PCIE_PHYLINKUPf, 1, 4, 0 },
    { PLL_STAT_OUTf, 12, 16, SOCF_LE },
    { RESERVED_0f, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSRV_0f, 4, 28, SOCF_LE|SOCF_RES },
    { RSRV_1f, 3, 1, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MISC_STATUS_BCM88030_A0r_fields[] = {
    { MISC_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MISC_STATUS_BCM88650_A0r_fields[] = {
    { MISC_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MISC_STATUS_BCM88750_A0r_fields[] = {
    { CORE_PLL_MSTR_TO_CMIC_LOCKf, 1, 2, 0 },
    { CORE_PLL_MSTR_TO_CMIC_LOCK_LOSTf, 1, 8, 0 },
    { PCIE_LINK_IN_L23f, 1, 26, 0 },
    { PCIE_PHYLINKUPf, 1, 27, 0 },
    { PLL_STAT_OUTf, 12, 14, SOCF_LE },
    { RSRV_0f, 4, 28, SOCF_LE },
    { RSRV_1f, 5, 9, SOCF_LE },
    { RSRV_2f, 5, 3, SOCF_LE },
    { RSRV_3f, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_MMUIRQ_MASKr_fields[] = {
    { MMU0f, 1, 0, 0 },
    { MMU1f, 1, 1, 0 },
    { MMU2f, 1, 2, 0 },
    { MMU3f, 1, 3, 0 },
    { MMU4f, 1, 4, 0 },
    { MMU5f, 1, 5, 0 },
    { MMU6f, 1, 6, 0 },
    { MMU7f, 1, 7, 0 },
    { MMU8f, 1, 8, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_MMUIRQ_STATr_fields[] = {
    { MMU0f, 1, 0, SOCF_RO },
    { MMU1f, 1, 1, SOCF_RO },
    { MMU2f, 1, 2, SOCF_RO },
    { MMU3f, 1, 3, SOCF_RO },
    { MMU4f, 1, 4, SOCF_RO },
    { MMU5f, 1, 5, SOCF_RO },
    { MMU6f, 1, 6, SOCF_RO },
    { MMU7f, 1, 7, SOCF_RO },
    { MMU8f, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_ADDRr_fields[] = {
    { COSf, 3, 0, SOCF_LE },
    { PORT_NUMf, 5, 3, SOCF_LE },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM56634_A0r_fields[] = {
    { COSf, 6, 0, SOCF_LE },
    { EN_RECURSIVE_COSLC_REQ_TO_MMUf, 1, 12, 0 },
    { PORT_NUMf, 6, 6, SOCF_LE },
    { RESERVED_0f, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM56840_A0r_fields[] = {
    { COSf, 8, 0, SOCF_LE },
    { EN_RECURSIVE_COSLC_REQ_TO_MMUf, 1, 16, 0 },
    { PORT_NUMf, 8, 8, SOCF_LE },
    { RESERVED_0f, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM88030_A0r_fields[] = {
    { COSf, 8, 0, SOCF_LE },
    { EN_RECURSIVE_COSLC_REQ_TO_MMUf, 1, 16, 0 },
    { PORT_NUMf, 8, 8, SOCF_LE },
    { RESERVED_0f, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM88650_A0r_fields[] = {
    { COSf, 8, 0, SOCF_LE|SOCF_SIG },
    { EN_RECURSIVE_COSLC_REQ_TO_MMUf, 1, 16, SOCF_SIG },
    { PORT_NUMf, 8, 8, SOCF_LE|SOCF_SIG },
    { RESERVED_0f, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_ADDR_BCM88750_A0r_fields[] = {
    { COSf, 8, 0, SOCF_LE },
    { EN_RECURSIVE_COSLC_REQ_TO_MMUf, 1, 16, 0 },
    { PORT_NUMf, 8, 8, SOCF_LE },
    { RESERVED_0f, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_DATAr_fields[] = {
    { COSLC_COUNTf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_DATA_BCM56440_A0r_fields[] = {
    { COSLC_COUNTf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_DATA_BCM56634_A0r_fields[] = {
    { COSLC_COUNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_DATA_BCM88030_A0r_fields[] = {
    { COSLC_COUNTf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_DATA_BCM88650_A0r_fields[] = {
    { COSLC_COUNTf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_MMU_COSLC_COUNT_DATA_BCM88750_A0r_fields[] = {
    { COSLC_COUNTf, 15, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_OVERRIDE_STRAPr_fields[] = {
    { ENABLE_OVERRIDE_I2C_DEBUG_MODEf, 1, 3, SOCF_SIG },
    { ENABLE_OVERRIDE_I2C_MASTER_SLAVE_MODEf, 1, 4, SOCF_SIG },
    { ENABLE_OVERRIDE_SPI_MASTER_SLAVE_MODEf, 1, 5, SOCF_SIG },
    { I2C_DEBUG_MODEf, 1, 0, SOCF_SIG },
    { I2C_MASTER_SLAVE_MODEf, 1, 1, SOCF_SIG },
    { SPI_MASTER_SLAVE_MODEf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_OVERRIDE_STRAP_BCM56440_A0r_fields[] = {
    { ENABLE_OVERRIDE_I2C_DEBUG_MODEf, 1, 3, 0 },
    { ENABLE_OVERRIDE_I2C_MASTER_SLAVE_MODEf, 1, 4, 0 },
    { ENABLE_OVERRIDE_SPI_MASTER_SLAVE_MODEf, 1, 5, 0 },
    { I2C_DEBUG_MODEf, 1, 0, 0 },
    { I2C_MASTER_SLAVE_MODEf, 1, 1, 0 },
    { SPI_MASTER_SLAVE_MODEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_OVERRIDE_STRAP_BCM88030_A0r_fields[] = {
    { ENABLE_OVERRIDE_I2C_DEBUG_MODEf, 1, 3, 0 },
    { ENABLE_OVERRIDE_I2C_MASTER_SLAVE_MODEf, 1, 4, 0 },
    { ENABLE_OVERRIDE_SPI_MASTER_SLAVE_MODEf, 1, 5, 0 },
    { I2C_DEBUG_MODEf, 1, 0, 0 },
    { I2C_MASTER_SLAVE_MODEf, 1, 1, 0 },
    { SPI_MASTER_SLAVE_MODEf, 1, 2, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_PAUSE_MIIM_ADDRESSr_fields[] = {
    { CLAUSE_22_REGADRf, 5, 0, SOCF_LE },
    { CLAUSE_45_DTYPEf, 5, 16, SOCF_LE },
    { CLAUSE_45_REGADRf, 16, 0, SOCF_LE },
    { RESERVED_1f, 1, 31, SOCF_RO|SOCF_RES },
    { RX_PAUSE_BIT_POSf, 5, 26, SOCF_LE },
    { TX_PAUSE_BIT_POSf, 5, 21, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_PAUSE_SCAN_PORTSr_fields[] = {
    { PAUSE_SCAN_PORTSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_CFG_ADDRESSr_fields[] = {
    { ADDRESSf, 13, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_CFG_ADDRESS_BCM56440_A0r_fields[] = {
    { ADDRESSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_CFG_ADDRESS_BCM88030_A0r_fields[] = {
    { ADDRESSf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_CFG_READ_DATAr_fields[] = {
    { READ_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_CFG_READ_DATA_BCM56440_A0r_fields[] = {
    { READ_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_CFG_READ_DATA_BCM88030_A0r_fields[] = {
    { READ_DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_CFG_WRITE_DATAr_fields[] = {
    { WRITE_DATAf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_CFG_WRITE_DATA_BCM56440_A0r_fields[] = {
    { WRITE_DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_CFG_WRITE_DATA_BCM88030_A0r_fields[] = {
    { WRITE_DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_CONFIGr_fields[] = {
    { ACT_LOW_INTRf, 1, 0, SOCF_SIG },
    { READREQ_PLD_SIZEf, 2, 3, SOCF_LE|SOCF_SIG },
    { WRITEREQ_PLD_SIZEf, 2, 1, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_CONFIG_BCM56440_A0r_fields[] = {
    { ACT_LOW_INTRf, 1, 0, 0 },
    { READREQ_PLD_SIZEf, 2, 3, SOCF_LE },
    { WRITEREQ_PLD_SIZEf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_CONFIG_BCM88030_A0r_fields[] = {
    { ACT_LOW_INTRf, 1, 0, 0 },
    { READREQ_PLD_SIZEf, 2, 3, SOCF_LE },
    { WRITEREQ_PLD_SIZEf, 2, 1, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PCIE_ERROR_STATUSr_fields[] = {
    { END_CRC_ERRORf, 1, 1, 0 },
    { ERROR_ATTENTION_SETf, 1, 3, SOCF_RO },
    { LINK_CRC_ERRORf, 1, 0, 0 },
    { OVERFLOW_UNDERFLOW_ERRORf, 1, 2, 0 },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_ERROR_STATUS_BCM56440_A0r_fields[] = {
    { END_CRC_ERRORf, 1, 1, SOCF_RO },
    { ERROR_ATTENTION_SETf, 1, 3, SOCF_RO },
    { LINK_CRC_ERRORf, 1, 0, SOCF_RO },
    { OVERFLOW_UNDERFLOW_ERRORf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_ERROR_STATUS_BCM88030_A0r_fields[] = {
    { END_CRC_ERRORf, 1, 1, SOCF_RO },
    { ERROR_ATTENTION_SETf, 1, 3, SOCF_RO },
    { LINK_CRC_ERRORf, 1, 0, SOCF_RO },
    { OVERFLOW_UNDERFLOW_ERRORf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_ERROR_STATUS_BCM88650_A0r_fields[] = {
    { END_CRC_ERRORf, 1, 1, SOCF_RO },
    { ERROR_ATTENTION_SETf, 1, 3, SOCF_RO },
    { LINK_CRC_ERRORf, 1, 0, SOCF_RO },
    { OVERFLOW_UNDERFLOW_ERRORf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PCIE_ERROR_STATUS_BCM88750_A0r_fields[] = {
    { END_CRC_ERRORf, 1, 1, 0 },
    { ERROR_ATTENTION_SETf, 1, 3, SOCF_RO },
    { LINK_CRC_ERRORf, 1, 0, 0 },
    { OVERFLOW_UNDERFLOW_ERRORf, 1, 2, 0 },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_ERROR_STATUS_CLRr_fields[] = {
    { END_CRC_ERRORf, 1, 1, SOCF_SIG },
    { LINK_CRC_ERRORf, 1, 0, SOCF_SIG },
    { OVERFLOW_UNDERFLOW_ERRORf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_ERROR_STATUS_CLR_BCM56440_A0r_fields[] = {
    { END_CRC_ERRORf, 1, 1, 0 },
    { LINK_CRC_ERRORf, 1, 0, 0 },
    { OVERFLOW_UNDERFLOW_ERRORf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_ERROR_STATUS_CLR_BCM88030_A0r_fields[] = {
    { END_CRC_ERRORf, 1, 1, 0 },
    { LINK_CRC_ERRORf, 1, 0, 0 },
    { OVERFLOW_UNDERFLOW_ERRORf, 1, 2, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PCIE_MISCELr_fields[] = {
    { MSI_PACING_DELAYf, 4, 0, SOCF_LE },
    { RESERVED_1f, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_PCIE_MISCEL_BCM56634_A0r_fields[] = {
    { MSI_PACING_DELAYf, 4, 0, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PCIE_MISCEL_BCM88750_A0r_fields[] = {
    { MSI_PACING_DELAYf, 4, 0, SOCF_LE },
    { RESERVED_1f, 28, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_USERIF_PURGE_CONTROLr_fields[] = {
    { ENABLE_PIO_PURGE_IF_USERIF_RESETf, 1, 4, SOCF_SIG },
    { ENABLE_PIO_PURGE_SW_PROGRAMMABLEf, 1, 3, SOCF_SIG },
    { ENABLE_PURGE_IF_USERIF_RESETf, 1, 1, SOCF_SIG },
    { ENABLE_PURGE_IF_USERIF_TIMESOUTf, 1, 0, SOCF_SIG },
    { ENABLE_PURGE_SW_PROGRAMMABLEf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_PURGE_CONTROL_BCM56440_B0r_fields[] = {
    { ENABLE_PIO_PURGE_IF_USERIF_RESETf, 1, 4, 0 },
    { ENABLE_PIO_PURGE_SW_PROGRAMMABLEf, 1, 3, 0 },
    { ENABLE_PURGE_IF_USERIF_RESETf, 1, 1, 0 },
    { ENABLE_PURGE_IF_USERIF_TIMESOUTf, 1, 0, 0 },
    { ENABLE_PURGE_SW_PROGRAMMABLEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_PURGE_CONTROL_BCM88030_A0r_fields[] = {
    { ENABLE_PIO_PURGE_IF_USERIF_RESETf, 1, 4, 0 },
    { ENABLE_PIO_PURGE_SW_PROGRAMMABLEf, 1, 3, 0 },
    { ENABLE_PURGE_IF_USERIF_RESETf, 1, 1, 0 },
    { ENABLE_PURGE_IF_USERIF_TIMESOUTf, 1, 0, 0 },
    { ENABLE_PURGE_SW_PROGRAMMABLEf, 1, 2, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_USERIF_PURGE_STATUSr_fields[] = {
    { PURGE_BECAUSE_OF_SW_PROGRAMME_IN_PROGRESSf, 1, 2, SOCF_RO },
    { PURGE_BECAUSE_OF_TIMEOUT_IN_PROGRESSf, 1, 0, SOCF_RO },
    { PURGE_BECAUSE_OF_USERIF_RESET_IN_PROGRESSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_PURGE_STATUS_BCM56440_B0r_fields[] = {
    { PURGE_BECAUSE_OF_SW_PROGRAMME_IN_PROGRESSf, 1, 2, SOCF_RO },
    { PURGE_BECAUSE_OF_TIMEOUT_IN_PROGRESSf, 1, 0, SOCF_RO },
    { PURGE_BECAUSE_OF_USERIF_RESET_IN_PROGRESSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_PURGE_STATUS_BCM88030_A0r_fields[] = {
    { PURGE_BECAUSE_OF_SW_PROGRAMME_IN_PROGRESSf, 1, 2, SOCF_RO },
    { PURGE_BECAUSE_OF_TIMEOUT_IN_PROGRESSf, 1, 0, SOCF_RO },
    { PURGE_BECAUSE_OF_USERIF_RESET_IN_PROGRESSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_USERIF_STATUSr_fields[] = {
    { USERIF_RESETf, 1, 1, SOCF_RO },
    { USERIF_TIMEDOUTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_STATUS_BCM56440_B0r_fields[] = {
    { USERIF_RESETf, 1, 1, SOCF_RO },
    { USERIF_TIMEDOUTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_STATUS_BCM88030_A0r_fields[] = {
    { USERIF_RESETf, 1, 1, SOCF_RO },
    { USERIF_TIMEDOUTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_USERIF_STATUS_CLRr_fields[] = {
    { USERIF_RESETf, 1, 1, SOCF_SIG },
    { USERIF_TIMEDOUTf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_STATUS_CLR_BCM56440_B0r_fields[] = {
    { USERIF_RESETf, 1, 1, 0 },
    { USERIF_TIMEDOUTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_STATUS_CLR_BCM88030_A0r_fields[] = {
    { USERIF_RESETf, 1, 1, 0 },
    { USERIF_TIMEDOUTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PCIE_USERIF_TIMEOUTr_fields[] = {
    { TIMEOUTf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_TIMEOUT_BCM56440_B0r_fields[] = {
    { TIMEOUTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PCIE_USERIF_TIMEOUT_BCM88030_A0r_fields[] = {
    { TIMEOUTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_PEAK_THERMAL_MON_RESULTr_fields[] = {
    { PEAK_TEMP_DATAf, 9, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI0r_fields[] = {
    { PIO_IC_AR_ARB_MI0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI1r_fields[] = {
    { PIO_IC_AR_ARB_MI1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI2r_fields[] = {
    { PIO_IC_AR_ARB_MI2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI3r_fields[] = {
    { PIO_IC_AR_ARB_MI3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI4r_fields[] = {
    { PIO_IC_AR_ARB_MI4f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI5r_fields[] = {
    { PIO_IC_AR_ARB_MI5f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI6r_fields[] = {
    { PIO_IC_AR_ARB_MI6f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI7r_fields[] = {
    { PIO_IC_AR_ARB_MI7f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI0_BCM56440_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI0_BCM88030_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI1_BCM56440_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI1_BCM88030_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI2_BCM56440_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI2_BCM88030_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI3_BCM56440_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI3_BCM88030_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI4_BCM56440_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI4_BCM88030_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI5_BCM56440_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI5_BCM88030_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI6_BCM56440_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI6_BCM88030_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI7_BCM56440_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AR_ARB_MI7_BCM88030_A0r_fields[] = {
    { PIO_IC_AR_ARB_MI7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI0r_fields[] = {
    { PIO_IC_AW_ARB_MI0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI1r_fields[] = {
    { PIO_IC_AW_ARB_MI1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI2r_fields[] = {
    { PIO_IC_AW_ARB_MI2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI3r_fields[] = {
    { PIO_IC_AW_ARB_MI3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI4r_fields[] = {
    { PIO_IC_AW_ARB_MI4f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI5r_fields[] = {
    { PIO_IC_AW_ARB_MI5f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI6r_fields[] = {
    { PIO_IC_AW_ARB_MI6f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI7r_fields[] = {
    { PIO_IC_AW_ARB_MI7f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI0_BCM56440_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI0_BCM88030_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI1_BCM56440_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI1_BCM88030_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI2_BCM56440_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI2_BCM88030_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI3_BCM56440_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI3_BCM88030_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI4_BCM56440_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI4_BCM88030_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI4f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI5_BCM56440_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI5_BCM88030_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI6_BCM56440_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI6_BCM88030_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI6f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI7_BCM56440_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_AW_ARB_MI7_BCM88030_A0r_fields[] = {
    { PIO_IC_AW_ARB_MI7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_CFG_REG_0r_fields[] = {
    { PIO_IC_CFG_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_CFG_REG_1r_fields[] = {
    { PIO_IC_CFG_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_CFG_REG_2r_fields[] = {
    { PIO_IC_CFG_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_CFG_REG_0_BCM56440_A0r_fields[] = {
    { PIO_IC_CFG_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_CFG_REG_0_BCM88030_A0r_fields[] = {
    { PIO_IC_CFG_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_CFG_REG_1_BCM56440_A0r_fields[] = {
    { PIO_IC_CFG_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_CFG_REG_1_BCM88030_A0r_fields[] = {
    { PIO_IC_CFG_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_CFG_REG_2_BCM56440_A0r_fields[] = {
    { PIO_IC_CFG_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_CFG_REG_2_BCM88030_A0r_fields[] = {
    { PIO_IC_CFG_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_0r_fields[] = {
    { PIO_IC_ID_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_1r_fields[] = {
    { PIO_IC_ID_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_2r_fields[] = {
    { PIO_IC_ID_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_3r_fields[] = {
    { PIO_IC_ID_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_0_BCM56440_A0r_fields[] = {
    { PIO_IC_ID_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_0_BCM88030_A0r_fields[] = {
    { PIO_IC_ID_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_1_BCM56440_A0r_fields[] = {
    { PIO_IC_ID_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_1_BCM88030_A0r_fields[] = {
    { PIO_IC_ID_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_2_BCM56440_A0r_fields[] = {
    { PIO_IC_ID_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_2_BCM88030_A0r_fields[] = {
    { PIO_IC_ID_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_3_BCM56440_A0r_fields[] = {
    { PIO_IC_ID_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_ID_REG_3_BCM88030_A0r_fields[] = {
    { PIO_IC_ID_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_0r_fields[] = {
    { PIO_IC_PER_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_1r_fields[] = {
    { PIO_IC_PER_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_2r_fields[] = {
    { PIO_IC_PER_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_3r_fields[] = {
    { PIO_IC_PER_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_0_BCM56440_A0r_fields[] = {
    { PIO_IC_PER_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_0_BCM88030_A0r_fields[] = {
    { PIO_IC_PER_REG_0f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_1_BCM56440_A0r_fields[] = {
    { PIO_IC_PER_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_1_BCM88030_A0r_fields[] = {
    { PIO_IC_PER_REG_1f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_2_BCM56440_A0r_fields[] = {
    { PIO_IC_PER_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_2_BCM88030_A0r_fields[] = {
    { PIO_IC_PER_REG_2f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_3_BCM56440_A0r_fields[] = {
    { PIO_IC_PER_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_IC_PER_REG_3_BCM88030_A0r_fields[] = {
    { PIO_IC_PER_REG_3f, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PIO_MCS_ACCESS_PAGEr_fields[] = {
    { PAGEf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PIO_MCS_ACCESS_PAGE_BCM56440_A0r_fields[] = {
    { PAGEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PIO_MCS_ACCESS_PAGE_BCM88030_A0r_fields[] = {
    { PAGEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_PIO_WAIT_CYCLESr_fields[] = {
    { PIO_WAIT_CYCLESf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_PKT_COSr_fields[] = {
    { COSf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_COS_0r_fields[] = {
    { COSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_COS_0_BCM88030_A0r_fields[] = {
    { COSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_COS_BCM56624_A0r_fields[] = {
    { COSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_COS_BCM88750_A0r_fields[] = {
    { COSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_COS_QUEUES_HIr_fields[] = {
    { COS_QUEUEf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PKT_COS_QUEUES_HI_BCM56440_A0r_fields[] = {
    { COS_QUEUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_COS_QUEUES_HI_BCM88030_A0r_fields[] = {
    { COS_QUEUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_COUNT_FROMCPUr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_PKT_CTRLr_fields[] = {
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { LMAC1_MATCHf, 1, 5, 0 },
    { VLAN_MATCHf, 1, 3, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM56224_A0r_fields[] = {
    { CPU_TC_ENABLEf, 1, 7, 0 },
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 9, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { LMAC1_MATCHf, 1, 5, 0 },
    { MH_SRC_PID_ENABLEf, 1, 6, 0 },
    { MH_TC_MAP_ENABLEf, 1, 8, 0 },
    { RESERVED_1f, 22, 10, SOCF_LE|SOCF_RES },
    { VLAN_MATCHf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM56440_A0r_fields[] = {
    { CPU_TC_ENABLEf, 1, 15, 0 },
    { ENABLE_CMIC_REQUESTf, 1, 18, 0 },
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 17, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { LMAC1_MATCHf, 1, 5, 0 },
    { MH_SRC_PID_ENABLEf, 1, 14, 0 },
    { MH_TC_MAP_ENABLEf, 1, 16, 0 },
    { TOCPU_TRUNCATION_SIZEf, 8, 6, SOCF_LE },
    { VLAN_MATCHf, 1, 3, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM56624_A0r_fields[] = {
    { CPU_TC_ENABLEf, 1, 15, 0 },
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 17, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { LMAC1_MATCHf, 1, 5, 0 },
    { MH_SRC_PID_ENABLEf, 1, 14, 0 },
    { MH_TC_MAP_ENABLEf, 1, 16, 0 },
    { RESERVED_1f, 14, 18, SOCF_LE|SOCF_RES },
    { TOCPU_TRUNCATION_SIZEf, 8, 6, SOCF_LE },
    { VLAN_MATCHf, 1, 3, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM56634_A0r_fields[] = {
    { CPU_TC_ENABLEf, 1, 15, SOCF_RES },
    { ENABLE_FROMCPU_PACKETf, 1, 1, SOCF_RES },
    { ENABLE_SCHAN_REQUESTf, 1, 0, SOCF_RES },
    { ENABLE_TOCPU_PACKETf, 1, 2, SOCF_RES },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 17, SOCF_RES },
    { LMAC0_MATCHf, 1, 4, SOCF_RES },
    { LMAC1_MATCHf, 1, 5, SOCF_RES },
    { MH_SRC_PID_ENABLEf, 1, 14, SOCF_RES },
    { MH_TC_MAP_ENABLEf, 1, 16, SOCF_RES },
    { RESERVED_1f, 14, 18, SOCF_LE|SOCF_RES },
    { TOCPU_TRUNCATION_SIZEf, 8, 6, SOCF_LE|SOCF_RES },
    { VLAN_MATCHf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM88030_A0r_fields[] = {
    { CPU_TC_ENABLEf, 1, 15, 0 },
    { ENABLE_CMIC_REQUESTf, 1, 18, 0 },
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 17, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { LMAC1_MATCHf, 1, 5, 0 },
    { MH_SRC_PID_ENABLEf, 1, 14, 0 },
    { MH_TC_MAP_ENABLEf, 1, 16, 0 },
    { TOCPU_TRUNCATION_SIZEf, 8, 6, SOCF_LE },
    { VLAN_MATCHf, 1, 3, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM88650_A0r_fields[] = {
    { CPU_TC_ENABLEf, 1, 15, SOCF_SIG },
    { ENABLE_CMIC_REQUESTf, 1, 18, SOCF_SIG },
    { ENABLE_FROMCPU_PACKETf, 1, 1, SOCF_SIG },
    { ENABLE_SCHAN_REQUESTf, 1, 0, SOCF_SIG },
    { ENABLE_TOCPU_PACKETf, 1, 2, SOCF_SIG },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 17, SOCF_SIG },
    { LMAC0_MATCHf, 1, 4, SOCF_SIG },
    { LMAC1_MATCHf, 1, 5, SOCF_SIG },
    { MH_SRC_PID_ENABLEf, 1, 14, SOCF_SIG },
    { MH_TC_MAP_ENABLEf, 1, 16, SOCF_SIG },
    { TOCPU_TRUNCATION_SIZEf, 8, 6, SOCF_LE|SOCF_SIG },
    { VLAN_MATCHf, 1, 3, SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_CTRL_BCM88750_A0r_fields[] = {
    { CPU_TC_ENABLEf, 1, 15, 0 },
    { ENABLE_FROMCPU_PACKETf, 1, 1, 0 },
    { ENABLE_SCHAN_REQUESTf, 1, 0, 0 },
    { ENABLE_TOCPU_PACKETf, 1, 2, 0 },
    { IEEE_802_1_PRI_MAP_ENABLEf, 1, 17, 0 },
    { LMAC0_MATCHf, 1, 4, 0 },
    { LMAC1_MATCHf, 1, 5, 0 },
    { MH_SRC_PID_ENABLEf, 1, 14, 0 },
    { MH_TC_MAP_ENABLEf, 1, 16, 0 },
    { RESERVED_1f, 14, 18, SOCF_LE|SOCF_RES },
    { TOCPU_TRUNCATION_SIZEf, 8, 6, SOCF_LE },
    { VLAN_MATCHf, 1, 3, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_ETHER_SIGr_fields[] = {
    { ETHERTYPEf, 16, 16, SOCF_LE },
    { SIGNATUREf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_ETHER_SIG_BCM88030_A0r_fields[] = {
    { ETHERTYPEf, 16, 16, SOCF_LE },
    { SIGNATUREf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_ETHER_SIG_BCM88650_A0r_fields[] = {
    { ETHERTYPEf, 16, 16, SOCF_LE|SOCF_SIG },
    { SIGNATUREf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_ETHER_SIG_BCM88750_A0r_fields[] = {
    { ETHERTYPEf, 16, 16, SOCF_LE },
    { SIGNATUREf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_PKT_HEADERr_fields[] = {
    { FORMATf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_PKT_LMAC0_HIr_fields[] = {
    { MAC0_HIf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PKT_LMAC0_HI_BCM56440_A0r_fields[] = {
    { MAC0_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_LMAC0_HI_BCM56624_A0r_fields[] = {
    { MAC0_HIf, 16, 0, SOCF_LE },
    { RESERVED_1f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_LMAC0_HI_BCM88030_A0r_fields[] = {
    { MAC0_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_LMAC0_HI_BCM88650_A0r_fields[] = {
    { MAC0_HIf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_LMAC0_HI_BCM88750_A0r_fields[] = {
    { MAC0_HIf, 16, 0, SOCF_LE },
    { RESERVED_1f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_LMAC0_LOr_fields[] = {
    { MAC0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_LMAC0_LO_BCM88030_A0r_fields[] = {
    { MAC0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_LMAC0_LO_BCM88650_A0r_fields[] = {
    { MAC0_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_LMAC0_LO_BCM88750_A0r_fields[] = {
    { MAC0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_PKT_LMAC1_HIr_fields[] = {
    { MAC1_HIf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PKT_LMAC1_HI_BCM56440_A0r_fields[] = {
    { MAC1_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_LMAC1_HI_BCM56624_A0r_fields[] = {
    { MAC1_HIf, 16, 0, SOCF_LE },
    { RESERVED_1f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_LMAC1_HI_BCM88030_A0r_fields[] = {
    { MAC1_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_LMAC1_HI_BCM88650_A0r_fields[] = {
    { MAC1_HIf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_LMAC1_HI_BCM88750_A0r_fields[] = {
    { MAC1_HIf, 16, 0, SOCF_LE },
    { RESERVED_1f, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_LMAC1_LOr_fields[] = {
    { MAC1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_LMAC1_LO_BCM88030_A0r_fields[] = {
    { MAC1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_LMAC1_LO_BCM88650_A0r_fields[] = {
    { MAC1_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_LMAC1_LO_BCM88750_A0r_fields[] = {
    { MAC1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_PORTSr_fields[] = {
    { PORTSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_PORTS_0r_fields[] = {
    { PORTSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_PORTS_1r_fields[] = {
    { PORTS_HIf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_PORTS_0_BCM88030_A0r_fields[] = {
    { PORTSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_PORTS_1_BCM88030_A0r_fields[] = {
    { PORTS_HIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_PORTS_BCM88750_A0r_fields[] = {
    { PORTSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_PORTS_HIr_fields[] = {
    { PORTS_HIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_PORTS_HI_BCM88750_A0r_fields[] = {
    { PORTS_HIf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_PRI_MAP_TABLEr_fields[] = {
    { CPU_TCf, 8, 7, SOCF_LE },
    { IEEE_802_1_Pf, 3, 0, SOCF_LE },
    { MH_TCf, 4, 3, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_PRI_MAP_TABLE_BCM88750_A0r_fields[] = {
    { CPU_TCf, 8, 7, SOCF_LE },
    { IEEE_802_1_Pf, 3, 0, SOCF_LE },
    { MH_TCf, 4, 3, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_fields[] = {
    { CPU_TCf, 8, 7, SOCF_LE|SOCF_SIG },
    { IEEE_802_1_Pf, 3, 0, SOCF_LE|SOCF_SIG },
    { MH_TCf, 4, 3, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM56440_A0r_fields[] = {
    { CPU_TCf, 8, 7, SOCF_LE },
    { IEEE_802_1_Pf, 3, 0, SOCF_LE },
    { MH_TCf, 4, 3, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0_BCM88030_A0r_fields[] = {
    { CPU_TCf, 8, 7, SOCF_LE },
    { IEEE_802_1_Pf, 3, 0, SOCF_LE },
    { MH_TCf, 4, 3, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_REASONr_fields[] = {
    { REASONSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_REASON_0_TYPEr_fields[] = {
    { REASONSf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_REASON_0_TYPE_BCM88030_A0r_fields[] = {
    { REASONSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_REASON_2_TYPEr_fields[] = {
    { REASONSf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_REASON_2_TYPE_BCM88030_A0r_fields[] = {
    { REASONSf, 1, 0, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_REASON_BCM88750_A0r_fields[] = {
    { REASONSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_RMACr_fields[] = {
    { MAC_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_RMAC_BCM88030_A0r_fields[] = {
    { MAC_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_RMAC_BCM88650_A0r_fields[] = {
    { MAC_LOf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_RMAC_BCM88750_A0r_fields[] = {
    { MAC_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_RMAC_HIr_fields[] = {
    { MAC_HIf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PKT_RMAC_HI_BCM56440_A0r_fields[] = {
    { MAC_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_RMAC_HI_BCM88030_A0r_fields[] = {
    { MAC_HIf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_RMAC_HI_BCM88650_A0r_fields[] = {
    { MAC_HIf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_RMAC_HI_BCM88750_A0r_fields[] = {
    { MAC_HIf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_RMH0r_fields[] = {
    { MH0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_RMH1r_fields[] = {
    { MH1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_RMH2r_fields[] = {
    { MH2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_RMH3r_fields[] = {
    { MH3f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_RMH0_BCM88030_A0r_fields[] = {
    { MH0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_RMH0_BCM88650_A0r_fields[] = {
    { MH0f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_RMH0_BCM88750_A0r_fields[] = {
    { MH0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_RMH1_BCM88030_A0r_fields[] = {
    { MH1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_RMH1_BCM88650_A0r_fields[] = {
    { MH1f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_RMH1_BCM88750_A0r_fields[] = {
    { MH1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_RMH2_BCM88030_A0r_fields[] = {
    { MH2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_RMH2_BCM88650_A0r_fields[] = {
    { MH2f, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_RMH2_BCM88750_A0r_fields[] = {
    { MH2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_PKT_RMH3_BCM56440_A0r_fields[] = {
    { MH3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_RMH3_BCM88030_A0r_fields[] = {
    { MH3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_PKT_VLANr_fields[] = {
    { TPIDf, 16, 16, SOCF_LE },
    { VLAN_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_PKT_VLAN_BCM88030_A0r_fields[] = {
    { TPIDf, 16, 16, SOCF_LE },
    { VLAN_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_PKT_VLAN_BCM88650_A0r_fields[] = {
    { TPIDf, 16, 16, SOCF_LE|SOCF_SIG },
    { VLAN_IDf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_PKT_VLAN_BCM88750_A0r_fields[] = {
    { TPIDf, 16, 16, SOCF_LE },
    { VLAN_IDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0)
soc_field_info_t soc_CMIC_QGPHY_QSGMII_CONTROLr_fields[] = {
    { ENABLE_EXT_QGPHY_CLK_OUTf, 1, 1, 0 },
    { EXT_QGPHY_CLK_SEL_CLK125f, 1, 5, 0 },
    { LINK_STATUS_SELf, 1, 2, 0 },
    { QGPHY_MODE_SEL_DEFf, 2, 6, SOCF_LE },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RES },
    { SEL_LEDRAM_SERIAL_DATAf, 1, 3, 0 },
    { SEL_QSGMII_REF_CLK_SRCf, 1, 0, 0 },
    { SEL_SWAP_LED_LINK_ACT_STATUSf, 1, 4, 0 }
};

#endif
#if defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_QGPHY_QSGMII_CONTROL_BCM53324_A0r_fields[] = {
    { DISABLE_HW_IDLE_PWRDWNf, 1, 10, 0 },
    { DISABLE_IPEP_IDLE_PWRDWNf, 1, 11, 0 },
    { DISABLE_MMU_IDLE_PWRDWNf, 1, 12, 0 },
    { ENABLE_EXT_QGPHY_CLK_OUTf, 1, 1, 0 },
    { ENABLE_GPORT_IDLE_PWRDWNf, 1, 14, 0 },
    { ENABLE_SW_IDLE_PWRDWNf, 1, 13, 0 },
    { EXT_QGPHY_CLK_SEL_CLK125f, 1, 5, 0 },
    { LINK_STATUS_SELf, 1, 2, 0 },
    { QGPHY_EEE_DISABLEf, 1, 8, 0 },
    { QGPHY_ENABLE_BIAS_10BTEf, 1, 9, 0 },
    { QGPHY_MODE_SEL_DEFf, 2, 6, SOCF_LE },
    { RESERVED_1f, 17, 15, SOCF_LE|SOCF_RES },
    { SEL_LEDRAM_SERIAL_DATAf, 1, 3, 0 },
    { SEL_QSGMII_REF_CLK_SRCf, 1, 0, 0 },
    { SEL_SWAP_LED_LINK_ACT_STATUSf, 1, 4, 0 }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_RATE_ADJUSTr_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56218_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56504_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56514_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56634_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE|SOCF_RES },
    { DIVISORf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM56800_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM88030_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_BCM88750_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RATE_ADJUST_EXT_MDIOr_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE|SOCF_SIG },
    { DIVISORf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_I2Cr_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE|SOCF_RES },
    { DIVISORf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_I2C_BCM56840_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_I2C_BCM88750_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RATE_ADJUST_INT_MDIOr_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE|SOCF_SIG },
    { DIVISORf, 16, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RATE_ADJUST_INT_MDIO_BCM88030_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_RATE_ADJUST_INT_MDIO_BCM88750_A0r_fields[] = {
    { DIVIDENDf, 16, 16, SOCF_LE },
    { DIVISORf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RPE_IRQ_STAT0r_fields[] = {
    { MIIM_OP_DONEf, 1, 0, SOCF_RO },
    { SW_INTRf, 4, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RPE_IRQ_STAT0_BCM56440_A0r_fields[] = {
    { MIIM_OP_DONEf, 1, 0, SOCF_RO },
    { SW_INTRf, 4, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RPE_IRQ_STAT0_BCM88030_A0r_fields[] = {
    { MIIM_OP_DONEf, 1, 0, SOCF_RO },
    { SW_INTRf, 4, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RPE_MAX_CELL_LIMITr_fields[] = {
    { MAX_CELL_LIMITf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RPE_MAX_CELL_LIMIT_BCM56440_A0r_fields[] = {
    { MAX_CELL_LIMITf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RPE_MAX_CELL_LIMIT_BCM88030_A0r_fields[] = {
    { MAX_CELL_LIMITf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RPE_PCIE_IRQ_MASK0r_fields[] = {
    { MIIM_OP_DONEf, 1, 0, SOCF_SIG },
    { SW_INTRf, 4, 1, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM56440_A0r_fields[] = {
    { MIIM_OP_DONEf, 1, 0, 0 },
    { SW_INTRf, 4, 1, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RPE_PCIE_IRQ_MASK0_BCM88030_A0r_fields[] = {
    { MIIM_OP_DONEf, 1, 0, 0 },
    { SW_INTRf, 4, 1, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RPE_STATr_fields[] = {
    { RPE0_ECCERRf, 1, 1, SOCF_RO },
    { RPE1_ECCERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RPE_STAT_BCM56440_A0r_fields[] = {
    { RPE0_ECCERRf, 1, 1, SOCF_RO },
    { RPE1_ECCERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RPE_STAT_BCM88030_A0r_fields[] = {
    { RPE0_ECCERRf, 1, 1, SOCF_RO },
    { RPE1_ECCERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RPE_STAT_CLRr_fields[] = {
    { RPE0_ECCERR_CLRf, 1, 1, SOCF_SIG },
    { RPE1_ECCERR_CLRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RPE_STAT_CLR_BCM56440_A0r_fields[] = {
    { RPE0_ECCERR_CLRf, 1, 1, 0 },
    { RPE1_ECCERR_CLRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RPE_STAT_CLR_BCM88030_A0r_fields[] = {
    { RPE0_ECCERR_CLRf, 1, 1, 0 },
    { RPE1_ECCERR_CLRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_fields[] = {
    { BLOCK_ALLOCf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RXBUF_BLOCK_DATABUF_ALLOC_BCM56440_A0r_fields[] = {
    { BLOCK_ALLOCf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RXBUF_BLOCK_DATABUF_ALLOC_BCM88030_A0r_fields[] = {
    { BLOCK_ALLOCf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RXBUF_CONFIGr_fields[] = {
    { CMC0_ECC_CHECK_ENf, 1, 0, SOCF_SIG },
    { CMC1_ECC_CHECK_ENf, 1, 1, SOCF_SIG },
    { CMC2_ECC_CHECK_ENf, 1, 2, SOCF_SIG },
    { FLUSH_EPINTFBUFf, 1, 28, SOCF_SIG },
    { RPE_ECC_CHECK_ENf, 1, 3, SOCF_SIG },
    { RXDATABUF_MEM_DCMf, 1, 27, SOCF_SIG },
    { RXDATABUF_MEM_TMf, 10, 17, SOCF_LE|SOCF_SIG },
    { RXPKTBUF_ECC_PROTECTION_ENf, 1, 4, SOCF_SIG },
    { RXSTATUSBUF_ECC_PROTECTION_ENf, 1, 5, SOCF_SIG },
    { RXSTATUSBUF_MEM_DCMf, 1, 16, SOCF_SIG },
    { RXSTATUSBUF_MEM_TMf, 10, 6, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RXBUF_CONFIG_BCM56440_A0r_fields[] = {
    { CMC0_ECC_CHECK_ENf, 1, 0, 0 },
    { CMC1_ECC_CHECK_ENf, 1, 1, 0 },
    { CMC2_ECC_CHECK_ENf, 1, 2, 0 },
    { RPE_ECC_CHECK_ENf, 1, 3, 0 },
    { RXPKTBUF_ECC_PROTECTION_ENf, 1, 4, 0 },
    { RXSTATUSBUF_ECC_PROTECTION_ENf, 1, 5, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RXBUF_CONFIG_BCM88030_A0r_fields[] = {
    { CMC0_ECC_CHECK_ENf, 1, 0, 0 },
    { CMC1_ECC_CHECK_ENf, 1, 1, 0 },
    { CMC2_ECC_CHECK_ENf, 1, 2, 0 },
    { FLUSH_EPINTFBUFf, 1, 28, 0 },
    { RPE_ECC_CHECK_ENf, 1, 3, 0 },
    { RXDATABUF_MEM_DCMf, 1, 27, 0 },
    { RXDATABUF_MEM_TMf, 10, 17, SOCF_LE },
    { RXPKTBUF_ECC_PROTECTION_ENf, 1, 4, 0 },
    { RXSTATUSBUF_ECC_PROTECTION_ENf, 1, 5, 0 },
    { RXSTATUSBUF_MEM_DCMf, 1, 16, 0 },
    { RXSTATUSBUF_MEM_TMf, 10, 6, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_fields[] = {
    { MAX_NUMBER_OF_ENTRIES_ENCf, 3, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM56440_A0r_fields[] = {
    { MAX_NUMBER_OF_ENTRIES_ENCf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM88030_A0r_fields[] = {
    { MAX_NUMBER_OF_ENTRIES_ENCf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_fields[] = {
    { NUMBER_OF_FREE_ENTRIESf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_BCM56440_A0r_fields[] = {
    { NUMBER_OF_FREE_ENTRIESf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIES_BCM88030_A0r_fields[] = {
    { NUMBER_OF_FREE_ENTRIESf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RXBUF_ECCERR_CONTROLr_fields[] = {
    { INJECT_1BIT_ECC_ERROR_IN_DATABUFf, 1, 2, SOCF_SIG },
    { INJECT_1BIT_ECC_ERROR_IN_STATUSBUFf, 1, 0, SOCF_SIG },
    { INJECT_2BIT_ECC_ERROR_IN_DATABUFf, 1, 3, SOCF_SIG },
    { INJECT_2BIT_ECC_ERROR_IN_STATUSBUFf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RXBUF_ECCERR_CONTROL_BCM88030_A0r_fields[] = {
    { INJECT_1BIT_ECC_ERROR_IN_DATABUFf, 1, 2, 0 },
    { INJECT_1BIT_ECC_ERROR_IN_STATUSBUFf, 1, 0, 0 },
    { INJECT_2BIT_ECC_ERROR_IN_DATABUFf, 1, 3, 0 },
    { INJECT_2BIT_ECC_ERROR_IN_STATUSBUFf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RXBUF_EPINTF_BUF_DEPTHr_fields[] = {
    { BUF_DEPTHf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RXBUF_EPINTF_BUF_DEPTH_BCM56440_A0r_fields[] = {
    { BUF_DEPTHf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RXBUF_EPINTF_BUF_DEPTH_BCM88030_A0r_fields[] = {
    { BUF_DEPTHf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr_fields[] = {
    { MAX_CREDITSf, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS_BCM56440_A0r_fields[] = {
    { MAX_CREDITSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITS_BCM88030_A0r_fields[] = {
    { MAX_CREDITSf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr_fields[] = {
    { RELEASE_ALL_CREDITSf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS_BCM56440_A0r_fields[] = {
    { RELEASE_ALL_CREDITSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITS_BCM88030_A0r_fields[] = {
    { RELEASE_ALL_CREDITSf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RX_PAUSE_CAPABILITYr_fields[] = {
    { RX_PAUSE_CAPABILITYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RX_PAUSE_OVERRIDE_CONTROLr_fields[] = {
    { RX_PAUSE_OVERRIDE_CONTROLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_RX_PAUSE_STATr_fields[] = {
    { PAUSE_STATf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAPr_fields[] = {
    { RING_NUM_SBUS_ID_0f, 2, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 2, 2, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 2, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 2, 22, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 2, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 2, 26, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 2, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 2, 30, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 2, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 2, 6, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 2, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 2, 10, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 2, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 2, 14, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 2, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_3r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_4r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_5r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_40f, 3, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_41f, 3, 4, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_42f, 3, 8, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_43f, 3, 12, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_44f, 3, 16, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_45f, 3, 20, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_46f, 3, 24, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_47f, 3, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_6r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_48f, 3, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_49f, 3, 4, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_50f, 3, 8, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_51f, 3, 12, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_52f, 3, 16, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_53f, 3, 20, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_54f, 3, 24, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_55f, 3, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_7r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_56f, 3, 0, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_57f, 3, 4, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_58f, 3, 8, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_59f, 3, 12, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_60f, 3, 16, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_61f, 3, 20, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_62f, 3, 24, SOCF_LE|SOCF_RES },
    { RING_NUM_SBUS_ID_63f, 3, 28, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_7r_fields[] = {
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_7_BCM56440_A0r_fields[] = {
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_7_BCM88030_A0r_fields[] = {
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_BCM88230_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_BCM88732_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_0_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_0f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_16_23r_fields[] = {
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_16_23_BCM56440_A0r_fields[] = {
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_16_23_BCM88030_A0r_fields[] = {
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1_BCM88230_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1_BCM88732_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_1_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_24_31r_fields[] = {
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_24_31_BCM56440_A0r_fields[] = {
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_24_31_BCM88030_A0r_fields[] = {
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2_BCM56334_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2_BCM88230_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2_BCM88732_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_2_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_16f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_17f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_18f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_19f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_20f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_21f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_22f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_23f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_32_39r_fields[] = {
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_32_39_BCM56440_A0r_fields[] = {
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_32_39_BCM88030_A0r_fields[] = {
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_3_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_3_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_3_BCM56840_B0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_3_BCM88230_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_3_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_24f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_25f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_26f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_27f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_28f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_29f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_30f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_31f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_40_47r_fields[] = {
    { RING_NUM_SBUS_ID_40f, 3, 0, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_41f, 3, 4, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_42f, 3, 8, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_43f, 3, 12, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_44f, 3, 16, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_45f, 3, 20, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_46f, 3, 24, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_47f, 3, 28, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_40_47_BCM56440_A0r_fields[] = {
    { RING_NUM_SBUS_ID_40f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_41f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_42f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_43f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_44f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_45f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_46f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_47f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_40_47_BCM88030_A0r_fields[] = {
    { RING_NUM_SBUS_ID_40f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_41f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_42f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_43f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_44f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_45f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_46f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_47f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_48_55r_fields[] = {
    { RING_NUM_SBUS_ID_48f, 3, 0, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_49f, 3, 4, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_50f, 3, 8, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_51f, 3, 12, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_52f, 3, 16, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_53f, 3, 20, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_54f, 3, 24, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_55f, 3, 28, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_48_55_BCM56440_A0r_fields[] = {
    { RING_NUM_SBUS_ID_48f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_49f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_50f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_51f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_52f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_53f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_54f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_55f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_48_55_BCM88030_A0r_fields[] = {
    { RING_NUM_SBUS_ID_48f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_49f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_50f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_51f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_52f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_53f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_54f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_55f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_4_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_4_BCM88230_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_4_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_32f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_33f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_34f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_35f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_36f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_37f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_38f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_39f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_56_63r_fields[] = {
    { RING_NUM_SBUS_ID_56f, 3, 0, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_57f, 3, 4, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_58f, 3, 8, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_59f, 3, 12, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_60f, 3, 16, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_61f, 3, 20, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_62f, 3, 24, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_63f, 3, 28, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_56_63_BCM56440_A0r_fields[] = {
    { RING_NUM_SBUS_ID_56f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_57f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_58f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_59f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_60f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_61f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_62f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_63f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_56_63_BCM88030_A0r_fields[] = {
    { RING_NUM_SBUS_ID_56f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_57f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_58f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_59f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_60f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_61f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_62f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_63f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_5_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_40f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_41f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_42f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_43f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_44f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_45f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_46f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_47f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_5_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_40f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_41f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_42f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_43f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_44f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_45f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_46f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_47f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_6_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_48f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_49f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_50f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_51f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_52f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_53f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_54f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_55f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_6_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_48f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_49f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_50f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_51f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_52f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_53f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_54f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_55f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_7_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_56f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_57f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_58f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_59f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_60f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_61f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_62f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_63f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_7_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RES },
    { RESERVED_3f, 1, 15, SOCF_RES },
    { RESERVED_4f, 1, 19, SOCF_RES },
    { RESERVED_5f, 1, 23, SOCF_RES },
    { RESERVED_6f, 1, 27, SOCF_RES },
    { RESERVED_7f, 1, 31, SOCF_RES },
    { RING_NUM_SBUS_IDf, 32, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_56f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_57f, 3, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_58f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_59f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_60f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_61f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_62f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_63f, 3, 28, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_8_15r_fields[] = {
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE|SOCF_SIG },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_8_15_BCM56440_A0r_fields[] = {
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_8_15_BCM88030_A0r_fields[] = {
    { RING_NUM_SBUS_ID_10f, 3, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 3, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 3, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 3, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 3, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 3, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 3, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_SBUS_RING_MAP_BCM53314_A0r_fields[] = {
    { RING_NUM_SBUS_ID_0f, 2, 0, SOCF_LE },
    { RING_NUM_SBUS_ID_1f, 2, 2, SOCF_LE },
    { RING_NUM_SBUS_ID_10f, 2, 20, SOCF_LE },
    { RING_NUM_SBUS_ID_11f, 2, 22, SOCF_LE },
    { RING_NUM_SBUS_ID_12f, 2, 24, SOCF_LE },
    { RING_NUM_SBUS_ID_13f, 2, 26, SOCF_LE },
    { RING_NUM_SBUS_ID_14f, 2, 28, SOCF_LE },
    { RING_NUM_SBUS_ID_15f, 2, 30, SOCF_LE },
    { RING_NUM_SBUS_ID_2f, 2, 4, SOCF_LE },
    { RING_NUM_SBUS_ID_3f, 2, 6, SOCF_LE },
    { RING_NUM_SBUS_ID_4f, 2, 8, SOCF_LE },
    { RING_NUM_SBUS_ID_5f, 2, 10, SOCF_LE },
    { RING_NUM_SBUS_ID_6f, 2, 12, SOCF_LE },
    { RING_NUM_SBUS_ID_7f, 2, 14, SOCF_LE },
    { RING_NUM_SBUS_ID_8f, 2, 16, SOCF_LE },
    { RING_NUM_SBUS_ID_9f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUTr_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUT_BCM56624_A0r_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUT_BCM56634_A0r_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUT_BCM88030_A0r_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SBUS_TIMEOUT_BCM88650_A0r_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SBUS_TIMEOUT_BCM88750_A0r_fields[] = {
    { TIMEOUT_VALf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_SCAN_PORTSr_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_SCAN_PORTS_BCM53314_A0r_fields[] = {
    { PORT_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRLr_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { LINK_STAT_MSGf, 1, 8, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, SOCF_RO },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, SOCF_RO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO },
    { NOT_USEDf, 12, 20, SOCF_LE|SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM53314_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_PAUSE_SCAN_ENf, 1, 20, 0 },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 1, 13, SOCF_RO|SOCF_RES },
    { RESERVED_4f, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_6f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RX_PAUSE_STATUS_CHANGEf, 1, 12, SOCF_RO },
    { TIMEOUTf, 1, 22, SOCF_RO },
    { TX_PAUSE_STATUS_CHANGEf, 1, 11, SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56334_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, SOCF_RO },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, SOCF_RO },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_6f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { RPIO_PRIORITY_ABOVE_SWPIOf, 1, 15, SOCF_RO },
    { SER_CHECK_FAILf, 1, 20, SOCF_RO },
    { TIMEOUTf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56504_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_4f, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_5f, 1, 20, SOCF_RO|SOCF_RES },
    { RESERVED_6f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUTf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56624_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_5f, 1, 20, SOCF_RO|SOCF_RES },
    { RESERVED_6f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RPIO_PRIORITY_ABOVE_SWPIOf, 1, 15, 0 },
    { TIMEOUTf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56634_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO|SOCF_RES },
    { BIT_VALf, 1, 7, SOCF_WO|SOCF_RES },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO|SOCF_RES },
    { MIIM_LINK_SCAN_ENf, 1, 19, SOCF_RES },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO|SOCF_RES },
    { MIIM_RD_STARTf, 1, 16, SOCF_RES },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO|SOCF_RES },
    { MIIM_WR_STARTf, 1, 17, SOCF_RES },
    { MSG_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { MSG_STARTf, 1, 0, SOCF_RO|SOCF_RES },
    { NACKf, 1, 21, SOCF_RO|SOCF_RES },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO|SOCF_RES },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO|SOCF_RES },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_6f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { RPIO_PRIORITY_ABOVE_SWPIOf, 1, 15, SOCF_RES },
    { SER_CHECK_FAILf, 1, 20, SOCF_RES },
    { TIMEOUTf, 1, 22, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM56634_B0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_6f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { RPIO_PRIORITY_ABOVE_SWPIOf, 1, 15, 0 },
    { SER_CHECK_FAILf, 1, 20, 0 },
    { TIMEOUTf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SCHAN_CTRL_BCM88750_A0r_fields[] = {
    { BIT_POSf, 5, 0, SOCF_LE|SOCF_WO },
    { BIT_VALf, 1, 7, SOCF_WO },
    { LINK_STATUS_CHANGEf, 1, 8, SOCF_RO },
    { MIIM_LINK_SCAN_ENf, 1, 19, 0 },
    { MIIM_OP_DONEf, 1, 18, SOCF_RO },
    { MIIM_RD_STARTf, 1, 16, 0 },
    { MIIM_SCAN_BUSYf, 1, 14, SOCF_RO },
    { MIIM_WR_STARTf, 1, 17, 0 },
    { MSG_DONEf, 1, 1, SOCF_RO },
    { MSG_STARTf, 1, 0, SOCF_RO },
    { NACKf, 1, 21, SOCF_RO },
    { PCI_FATAL_ERRf, 1, 9, SOCF_RO },
    { PCI_PARITY_ERRf, 1, 10, SOCF_RO },
    { RESERVED_1f, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 3, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_6f, 9, 23, SOCF_LE|SOCF_RO|SOCF_RES },
    { RPIO_PRIORITY_ABOVE_SWPIOf, 1, 15, 0 },
    { SER_CHECK_FAILf, 1, 20, 0 },
    { TIMEOUTf, 1, 22, SOCF_RO }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_SCHAN_ERRr_fields[] = {
    { DST_PORTf, 8, 23, SOCF_LE },
    { ERR_CODEf, 8, 0, SOCF_LE },
    { OP_CODEf, 7, 8, SOCF_LE },
    { SRC_PORTf, 8, 15, SOCF_LE },
    { VALIDf, 1, 31, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SCHAN_ERR_BCM56504_A0r_fields[] = {
    { DATA_LENf, 7, 7, SOCF_LE },
    { DST_PORTf, 6, 20, SOCF_LE },
    { ERRBITf, 1, 6, 0 },
    { ERR_CODEf, 2, 4, SOCF_LE },
    { NACKf, 1, 0, 0 },
    { OP_CODEf, 6, 26, SOCF_LE },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRC_PORTf, 6, 14, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SCHAN_ERR_BCM88750_A0r_fields[] = {
    { DATA_LENf, 7, 7, SOCF_LE },
    { DST_PORTf, 6, 20, SOCF_LE },
    { ERRBITf, 1, 6, 0 },
    { ERR_CODEf, 2, 4, SOCF_LE },
    { NACKf, 1, 0, 0 },
    { OP_CODEf, 6, 26, SOCF_LE },
    { RESERVED_1f, 3, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRC_PORTf, 6, 14, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_5675_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SCHAN_MESSAGEr_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SCHAN_MESSAGE_BCM88750_A0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SEMAPHORE_1r_fields[] = {
    { SEMAPHOREf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SEMAPHORE_10_SHADOWr_fields[] = {
    { SEMAPHOREf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SEMAPHORE_10_SHADOW_BCM56440_A0r_fields[] = {
    { SEMAPHOREf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SEMAPHORE_10_SHADOW_BCM88030_A0r_fields[] = {
    { SEMAPHOREf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SEMAPHORE_1_BCM56440_A0r_fields[] = {
    { SEMAPHOREf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SEMAPHORE_1_BCM88030_A0r_fields[] = {
    { SEMAPHOREf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_END_ADDR_0r_fields[] = {
    { END_ADDRf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_END_ADDR_0_BCM88030_A0r_fields[] = {
    { END_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_FAIL_CNTr_fields[] = {
    { PARITY_CHECK_FAIL_CNTf, 31, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_FAIL_CNT_BCM88030_A0r_fields[] = {
    { PARITY_CHECK_FAIL_CNTf, 31, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_FAIL_ENTRYr_fields[] = {
    { SBUS_ADDRESSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_FAIL_ENTRY_BCM88030_A0r_fields[] = {
    { SBUS_ADDRESSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_INTERLEAVE_PARITYr_fields[] = {
    { INTERLEAVE_PARITYf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_INTERLEAVE_PARITY_BCM88030_A0r_fields[] = {
    { INTERLEAVE_PARITYf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_MEM_ADDRr_fields[] = {
    { MEM_ADDRESSf, 17, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_MEM_ADDR_0r_fields[] = {
    { MEM_START_ADDRf, 17, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_MEM_ADDR_0_BCM88030_A0r_fields[] = {
    { MEM_START_ADDRf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_MEM_ADDR_BCM88030_A0r_fields[] = {
    { MEM_ADDRESSf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_PARITY_MODE_SEL_15_0r_fields[] = {
    { RANGE_0_PARITY_BITSf, 2, 0, SOCF_LE|SOCF_SIG },
    { RANGE_10_PARITY_BITSf, 2, 20, SOCF_LE|SOCF_SIG },
    { RANGE_11_PARITY_BITSf, 2, 22, SOCF_LE|SOCF_SIG },
    { RANGE_12_PARITY_BITSf, 2, 24, SOCF_LE|SOCF_SIG },
    { RANGE_13_PARITY_BITSf, 2, 26, SOCF_LE|SOCF_SIG },
    { RANGE_14_PARITY_BITSf, 2, 28, SOCF_LE|SOCF_SIG },
    { RANGE_15_PARITY_BITSf, 2, 30, SOCF_LE|SOCF_SIG },
    { RANGE_1_PARITY_BITSf, 2, 2, SOCF_LE|SOCF_SIG },
    { RANGE_2_PARITY_BITSf, 2, 4, SOCF_LE|SOCF_SIG },
    { RANGE_3_PARITY_BITSf, 2, 6, SOCF_LE|SOCF_SIG },
    { RANGE_4_PARITY_BITSf, 2, 8, SOCF_LE|SOCF_SIG },
    { RANGE_5_PARITY_BITSf, 2, 10, SOCF_LE|SOCF_SIG },
    { RANGE_6_PARITY_BITSf, 2, 12, SOCF_LE|SOCF_SIG },
    { RANGE_7_PARITY_BITSf, 2, 14, SOCF_LE|SOCF_SIG },
    { RANGE_8_PARITY_BITSf, 2, 16, SOCF_LE|SOCF_SIG },
    { RANGE_9_PARITY_BITSf, 2, 18, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_PARITY_MODE_SEL_15_0_BCM88030_A0r_fields[] = {
    { RANGE_0_PARITY_BITSf, 2, 0, SOCF_LE },
    { RANGE_10_PARITY_BITSf, 2, 20, SOCF_LE },
    { RANGE_11_PARITY_BITSf, 2, 22, SOCF_LE },
    { RANGE_12_PARITY_BITSf, 2, 24, SOCF_LE },
    { RANGE_13_PARITY_BITSf, 2, 26, SOCF_LE },
    { RANGE_14_PARITY_BITSf, 2, 28, SOCF_LE },
    { RANGE_15_PARITY_BITSf, 2, 30, SOCF_LE },
    { RANGE_1_PARITY_BITSf, 2, 2, SOCF_LE },
    { RANGE_2_PARITY_BITSf, 2, 4, SOCF_LE },
    { RANGE_3_PARITY_BITSf, 2, 6, SOCF_LE },
    { RANGE_4_PARITY_BITSf, 2, 8, SOCF_LE },
    { RANGE_5_PARITY_BITSf, 2, 10, SOCF_LE },
    { RANGE_6_PARITY_BITSf, 2, 12, SOCF_LE },
    { RANGE_7_PARITY_BITSf, 2, 14, SOCF_LE },
    { RANGE_8_PARITY_BITSf, 2, 16, SOCF_LE },
    { RANGE_9_PARITY_BITSf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_PARITY_MODE_SEL_31_16r_fields[] = {
    { RANGE_16_PARITY_BITSf, 2, 0, SOCF_LE|SOCF_SIG },
    { RANGE_17_PARITY_BITSf, 2, 2, SOCF_LE|SOCF_SIG },
    { RANGE_18_PARITY_BITSf, 2, 4, SOCF_LE|SOCF_SIG },
    { RANGE_19_PARITY_BITSf, 2, 6, SOCF_LE|SOCF_SIG },
    { RANGE_20_PARITY_BITSf, 2, 8, SOCF_LE|SOCF_SIG },
    { RANGE_21_PARITY_BITSf, 2, 10, SOCF_LE|SOCF_SIG },
    { RANGE_22_PARITY_BITSf, 2, 12, SOCF_LE|SOCF_SIG },
    { RANGE_23_PARITY_BITSf, 2, 14, SOCF_LE|SOCF_SIG },
    { RANGE_24_PARITY_BITSf, 2, 16, SOCF_LE|SOCF_SIG },
    { RANGE_25_PARITY_BITSf, 2, 18, SOCF_LE|SOCF_SIG },
    { RANGE_26_PARITY_BITSf, 2, 20, SOCF_LE|SOCF_SIG },
    { RANGE_27_PARITY_BITSf, 2, 22, SOCF_LE|SOCF_SIG },
    { RANGE_28_PARITY_BITSf, 2, 24, SOCF_LE|SOCF_SIG },
    { RANGE_29_PARITY_BITSf, 2, 26, SOCF_LE|SOCF_SIG },
    { RANGE_30_PARITY_BITSf, 2, 28, SOCF_LE|SOCF_SIG },
    { RANGE_31_PARITY_BITSf, 2, 30, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_PARITY_MODE_SEL_31_16_BCM88030_A0r_fields[] = {
    { RANGE_16_PARITY_BITSf, 2, 0, SOCF_LE },
    { RANGE_17_PARITY_BITSf, 2, 2, SOCF_LE },
    { RANGE_18_PARITY_BITSf, 2, 4, SOCF_LE },
    { RANGE_19_PARITY_BITSf, 2, 6, SOCF_LE },
    { RANGE_20_PARITY_BITSf, 2, 8, SOCF_LE },
    { RANGE_21_PARITY_BITSf, 2, 10, SOCF_LE },
    { RANGE_22_PARITY_BITSf, 2, 12, SOCF_LE },
    { RANGE_23_PARITY_BITSf, 2, 14, SOCF_LE },
    { RANGE_24_PARITY_BITSf, 2, 16, SOCF_LE },
    { RANGE_25_PARITY_BITSf, 2, 18, SOCF_LE },
    { RANGE_26_PARITY_BITSf, 2, 20, SOCF_LE },
    { RANGE_27_PARITY_BITSf, 2, 22, SOCF_LE },
    { RANGE_28_PARITY_BITSf, 2, 24, SOCF_LE },
    { RANGE_29_PARITY_BITSf, 2, 26, SOCF_LE },
    { RANGE_30_PARITY_BITSf, 2, 28, SOCF_LE },
    { RANGE_31_PARITY_BITSf, 2, 30, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_POWER_DOWN_MEM_LOWERr_fields[] = {
    { POWER_DOWNf, 2, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_POWER_DOWN_MEM_LOWER_BCM88030_A0r_fields[] = {
    { POWER_DOWNf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_PROTECT_ADDR_RANGE_VALIDr_fields[] = {
    { VALID_RANGE_BITMAPf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_PROTECT_ADDR_RANGE_VALID_BCM88030_A0r_fields[] = {
    { VALID_RANGE_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_RANGE0_DATAENTRY_LENr_fields[] = {
    { ENTRY_LENf, 10, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_RANGE0_DATAENTRY_LEN_BCM88030_A0r_fields[] = {
    { ENTRY_LENf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SER0_START_ADDR_0r_fields[] = {
    { START_ADDRf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SER0_START_ADDR_0_BCM88030_A0r_fields[] = {
    { START_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SER_END_ADDR_0r_fields[] = {
    { END_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_END_ADDR_0_BCM88750_A0r_fields[] = {
    { END_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SER_FAIL_CNTr_fields[] = {
    { PARITY_CHECK_FAIL_CNTf, 31, 0, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SER_FAIL_CNT_BCM56440_A0r_fields[] = {
    { PARITY_CHECK_FAIL_CNTf, 31, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_FAIL_CNT_BCM88750_A0r_fields[] = {
    { PARITY_CHECK_FAIL_CNTf, 31, 0, SOCF_LE },
    { RESERVEDf, 1, 31, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SER_FAIL_ENTRYr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SER_FAIL_ENTRY_BCM56440_A0r_fields[] = {
    { SBUS_ADDRESSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_FAIL_ENTRY_BCM88750_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_ADDRESSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SER_INTERLEAVE_PARITYr_fields[] = {
    { INTERLEAVE_PARITYf, 1, 0, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SER_MEM_ADDRr_fields[] = {
    { MEM_ADDRESSf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SER_MEM_ADDR_0r_fields[] = {
    { MEM_START_ADDRf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SER_MEM_ADDR_0_BCM56440_A0r_fields[] = {
    { MEM_START_ADDRf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_MEM_ADDR_0_BCM88750_A0r_fields[] = {
    { MEM_START_ADDRf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SER_MEM_ADDR_BCM56440_A0r_fields[] = {
    { MEM_ADDRESSf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_MEM_ADDR_BCM88750_A0r_fields[] = {
    { MEM_ADDRESSf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_MEM_DATAr_fields[] = {
    { DATAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SER_PARITY_MODE_SELr_fields[] = {
    { RANGE_0_PARITY_BITSf, 2, 0, SOCF_LE },
    { RANGE_10_PARITY_BITSf, 2, 20, SOCF_LE },
    { RANGE_11_PARITY_BITSf, 2, 22, SOCF_LE },
    { RANGE_12_PARITY_BITSf, 2, 24, SOCF_LE },
    { RANGE_13_PARITY_BITSf, 2, 26, SOCF_LE },
    { RANGE_14_PARITY_BITSf, 2, 28, SOCF_LE },
    { RANGE_15_PARITY_BITSf, 2, 30, SOCF_LE },
    { RANGE_1_PARITY_BITSf, 2, 2, SOCF_LE },
    { RANGE_2_PARITY_BITSf, 2, 4, SOCF_LE },
    { RANGE_3_PARITY_BITSf, 2, 6, SOCF_LE },
    { RANGE_4_PARITY_BITSf, 2, 8, SOCF_LE },
    { RANGE_5_PARITY_BITSf, 2, 10, SOCF_LE },
    { RANGE_6_PARITY_BITSf, 2, 12, SOCF_LE },
    { RANGE_7_PARITY_BITSf, 2, 14, SOCF_LE },
    { RANGE_8_PARITY_BITSf, 2, 16, SOCF_LE },
    { RANGE_9_PARITY_BITSf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SER_PARITY_MODE_SEL_31_16r_fields[] = {
    { RANGE_16_PARITY_BITSf, 2, 0, SOCF_LE },
    { RANGE_17_PARITY_BITSf, 2, 2, SOCF_LE },
    { RANGE_18_PARITY_BITSf, 2, 4, SOCF_LE },
    { RANGE_19_PARITY_BITSf, 2, 6, SOCF_LE },
    { RANGE_20_PARITY_BITSf, 2, 8, SOCF_LE },
    { RANGE_21_PARITY_BITSf, 2, 10, SOCF_LE },
    { RANGE_22_PARITY_BITSf, 2, 12, SOCF_LE },
    { RANGE_23_PARITY_BITSf, 2, 14, SOCF_LE },
    { RANGE_24_PARITY_BITSf, 2, 16, SOCF_LE },
    { RANGE_25_PARITY_BITSf, 2, 18, SOCF_LE },
    { RANGE_26_PARITY_BITSf, 2, 20, SOCF_LE },
    { RANGE_27_PARITY_BITSf, 2, 22, SOCF_LE },
    { RANGE_28_PARITY_BITSf, 2, 24, SOCF_LE },
    { RANGE_29_PARITY_BITSf, 2, 26, SOCF_LE },
    { RANGE_30_PARITY_BITSf, 2, 28, SOCF_LE },
    { RANGE_31_PARITY_BITSf, 2, 30, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_PARITY_MODE_SEL_BCM88750_A0r_fields[] = {
    { RANGE_0_PARITY_BITSf, 2, 0, SOCF_LE },
    { RANGE_10_PARITY_BITSf, 2, 20, SOCF_LE },
    { RANGE_11_PARITY_BITSf, 2, 22, SOCF_LE },
    { RANGE_12_PARITY_BITSf, 2, 24, SOCF_LE },
    { RANGE_13_PARITY_BITSf, 2, 26, SOCF_LE },
    { RANGE_14_PARITY_BITSf, 2, 28, SOCF_LE },
    { RANGE_15_PARITY_BITSf, 2, 30, SOCF_LE },
    { RANGE_1_PARITY_BITSf, 2, 2, SOCF_LE },
    { RANGE_2_PARITY_BITSf, 2, 4, SOCF_LE },
    { RANGE_3_PARITY_BITSf, 2, 6, SOCF_LE },
    { RANGE_4_PARITY_BITSf, 2, 8, SOCF_LE },
    { RANGE_5_PARITY_BITSf, 2, 10, SOCF_LE },
    { RANGE_6_PARITY_BITSf, 2, 12, SOCF_LE },
    { RANGE_7_PARITY_BITSf, 2, 14, SOCF_LE },
    { RANGE_8_PARITY_BITSf, 2, 16, SOCF_LE },
    { RANGE_9_PARITY_BITSf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SER_POWER_DOWN_MEM_LOWERr_fields[] = {
    { POWER_DOWNf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SER_PROTECT_ADDR_RANGE_VALIDr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALID_RANGE_BITMAPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56440_A0r_fields[] = {
    { VALID_RANGE_BITMAPf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM56634_B0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALID_RANGE_BITMAPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_PROTECT_ADDR_RANGE_VALID_BCM88750_A0r_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALID_RANGE_BITMAPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SER_RANGE0_DATAENTRY_LENr_fields[] = {
    { ENTRY_LENf, 10, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM56440_A0r_fields[] = {
    { ENTRY_LENf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_RANGE0_DATAENTRY_LEN_BCM88750_A0r_fields[] = {
    { ENTRY_LENf, 10, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SER_START_ADDR_0r_fields[] = {
    { START_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SER_START_ADDR_0_BCM88750_A0r_fields[] = {
    { START_ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_SKIP_STATS_CFGr_fields[] = {
    { SKIP_F_STAT_REGf, 10, 0, SOCF_LE },
    { SKIP_L_STAT_REGf, 10, 16, SOCF_LE },
    { SKIP_SOME_STAT_REGSf, 1, 31, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CFGr_fields[] = {
    { ABORTf, 1, 1, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { DONEf, 1, 2, 0 },
    { ENf, 1, 0, 0 },
    { ERRORf, 1, 3, 0 },
    { ORDERf, 1, 21, 0 },
    { RESERVED_1f, 12, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_MODULO_COUNTf, 6, 22, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CFG_BCM56624_A0r_fields[] = {
    { ABORTf, 1, 1, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { DONEf, 1, 2, 0 },
    { ENf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, 0 },
    { ERRORf, 1, 3, 0 },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE },
    { ORDERf, 1, 21, 0 },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_MODULO_COUNTf, 6, 22, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CFG_BCM56634_A0r_fields[] = {
    { ABORTf, 1, 1, SOCF_RES },
    { BEATSf, 5, 16, SOCF_LE|SOCF_RES },
    { DONEf, 1, 2, SOCF_RES },
    { ENf, 1, 0, SOCF_RES },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, SOCF_RES },
    { ERRORf, 1, 3, SOCF_RES },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE|SOCF_RES },
    { ORDERf, 1, 21, SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_MODULO_COUNTf, 6, 22, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CFG_BCM88750_A0r_fields[] = {
    { ABORTf, 1, 1, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { DONEf, 1, 2, 0 },
    { ENf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, 0 },
    { ERRORf, 1, 3, 0 },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE },
    { ORDERf, 1, 21, 0 },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { REV_MODULO_COUNTf, 6, 22, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_CUR_ENTRY_SBUS_ADDRr_fields[] = {
    { ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56680_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_ENTRY_COUNTr_fields[] = {
    { COUNTf, 24, 0, SOCF_LE },
    { RESERVED_1f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56624_B0r_fields[] = {
    { COUNTf, 24, 0, SOCF_LE },
    { RESERVED_1f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_ADDR_INCREMENT_STEPf, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM56820_A0r_fields[] = {
    { COUNTf, 24, 0, SOCF_LE },
    { RESERVED_1f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_ADDR_INCREMENT_STEPf, 5, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SLAM_DMA_ENTRY_COUNT_BCM88750_A0r_fields[] = {
    { COUNTf, 24, 0, SOCF_LE },
    { RESERVED_1f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_ADDR_INCREMENT_STEPf, 5, 24, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REGr_fields[] = {
    { CMIC_BSAFE_CLKGEN_RST_Lf, 1, 12, 0 },
    { CMIC_BSAFE_RST_Lf, 1, 11, 0 },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 },
    { CMIC_GX4_RST_Lf, 1, 1, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_XGXS_RST_Lf, 1, 5, 0 },
    { CMIC_XG_PLL_RST_Lf, 1, 17, 0 },
    { CMIC_XP_RST_Lf, 1, 4, 0 },
    { RESERVED_0f, 2, 2, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 8, SOCF_RES },
    { RESERVED_2f, 1, 10, SOCF_RES },
    { RESERVED_3f, 4, 13, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 14, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_2r_fields[] = {
    { NS_RST_Lf, 1, 6, SOCF_RES },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES },
    { XQ0_HOTSWAP_RST_Lf, 1, 0, SOCF_RES },
    { XQ1_HOTSWAP_RST_Lf, 1, 1, SOCF_RES },
    { XQ2_HOTSWAP_RST_Lf, 1, 2, SOCF_RES },
    { XQ3_HOTSWAP_RST_Lf, 1, 3, SOCF_RES },
    { XQ4_HOTSWAP_RST_Lf, 1, 4, SOCF_RES },
    { XQ5_HOTSWAP_RST_Lf, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_2_BCM56334_A0r_fields[] = {
    { RESERVEDf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_2_BCM56634_B0r_fields[] = {
    { NS_RST_Lf, 1, 6, 0 },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RES },
    { XQ0_HOTSWAP_RST_Lf, 1, 0, 0 },
    { XQ1_HOTSWAP_RST_Lf, 1, 1, 0 },
    { XQ2_HOTSWAP_RST_Lf, 1, 2, 0 },
    { XQ3_HOTSWAP_RST_Lf, 1, 3, 0 },
    { XQ4_HOTSWAP_RST_Lf, 1, 4, 0 },
    { XQ5_HOTSWAP_RST_Lf, 1, 5, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_2_BCM56840_A0r_fields[] = {
    { NS_RST_Lf, 1, 6, 0 },
    { SOFT_RESET_REG_2f, 32, 0, SOCF_LE },
    { XQ0_HOTSWAP_RST_Lf, 1, 0, 0 },
    { XQ1_HOTSWAP_RST_Lf, 1, 1, 0 },
    { XQ2_HOTSWAP_RST_Lf, 1, 2, 0 },
    { XQ3_HOTSWAP_RST_Lf, 1, 3, 0 },
    { XQ4_HOTSWAP_RST_Lf, 1, 4, 0 },
    { XQ5_HOTSWAP_RST_Lf, 1, 5, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_2_BCM88732_A0r_fields[] = {
    { NS_RST_Lf, 1, 0, 0 },
    { RESERVED_31_1f, 31, 1, SOCF_LE|SOCF_RES },
    { SOFT_RESET_REG_2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_2_BCM88750_A0r_fields[] = {
    { NS_RST_Lf, 1, 6, 0 },
    { SOFT_RESET_REG_2f, 32, 0, SOCF_LE },
    { XQ0_HOTSWAP_RST_Lf, 1, 0, 0 },
    { XQ1_HOTSWAP_RST_Lf, 1, 1, 0 },
    { XQ2_HOTSWAP_RST_Lf, 1, 2, 0 },
    { XQ3_HOTSWAP_RST_Lf, 1, 3, 0 },
    { XQ4_HOTSWAP_RST_Lf, 1, 4, 0 },
    { XQ5_HOTSWAP_RST_Lf, 1, 5, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM53314_A0r_fields[] = {
    { CMIC_BSAFE_RST_Lf, 1, 10, SOCF_RES },
    { CMIC_EP_RST_Lf, 1, 8, 0 },
    { CMIC_FP_RST_Lf, 1, 1, SOCF_RES },
    { CMIC_G2P50_RST_Lf, 1, 4, SOCF_RES },
    { CMIC_G2P51_RST_Lf, 1, 5, SOCF_RES },
    { CMIC_G2P52_RST_Lf, 1, 11, SOCF_RES },
    { CMIC_G2P53_RST_Lf, 1, 12, SOCF_RES },
    { CMIC_GP_RST_Lf, 1, 0, 0 },
    { CMIC_GX12_RST_Lf, 1, 2, SOCF_RES },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_QGPHY0_RST_Lf, 1, 14, SOCF_RES },
    { CMIC_QGPHY1_RST_Lf, 1, 13, SOCF_RES },
    { CMIC_QSGMII2X0_RST_Lf, 1, 16, SOCF_RES },
    { CMIC_QSGMII2X1_RST_Lf, 1, 15, SOCF_RES },
    { CMIC_XG_PLL_RST_Lf, 1, 9, 0 },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 15, 17, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56142_A0r_fields[] = {
    { CMIC_EP_RST_Lf, 1, 6, 0 },
    { CMIC_GP0_RST_Lf, 1, 7, 0 },
    { CMIC_GP1_RST_Lf, 1, 8, 0 },
    { CMIC_GP2_RST_Lf, 1, 9, 0 },
    { CMIC_IP_RST_Lf, 1, 5, 0 },
    { CMIC_MMU_RST_Lf, 1, 4, 0 },
    { CMIC_OTPC_RST_Lf, 1, 14, 0 },
    { CMIC_QSGMII2X_SERDES_0_RST_Lf, 1, 10, 0 },
    { CMIC_QSGMII2X_SERDES_1_RST_Lf, 1, 11, 0 },
    { CMIC_QSGMII2X_SERDES_2_RST_Lf, 1, 12, 0 },
    { CMIC_XG0_PLL_RST_Lf, 1, 13, 0 },
    { CMIC_XQP0_RST_Lf, 1, 0, 0 },
    { CMIC_XQP1_RST_Lf, 1, 1, 0 },
    { CMIC_XQP2_RST_Lf, 1, 2, 0 },
    { CMIC_XQP3_RST_Lf, 1, 3, 0 },
    { NS_RST_Lf, 1, 15, 0 },
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { THERMAL_MON_PWRDWNf, 1, 20, 0 },
    { THERMAL_MON_RESETf, 1, 21, 0 },
    { XQ0_HOTSWAP_RST_Lf, 1, 16, 0 },
    { XQ1_HOTSWAP_RST_Lf, 1, 17, 0 },
    { XQ2_HOTSWAP_RST_Lf, 1, 18, 0 },
    { XQ3_HOTSWAP_RST_Lf, 1, 19, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56218_A0r_fields[] = {
    { CMIC_BSAFE_RST_Lf, 1, 10, SOCF_RES },
    { CMIC_EP_RST_Lf, 1, 8, 0 },
    { CMIC_FP_RST_Lf, 1, 1, 0 },
    { CMIC_G2P50_RST_Lf, 1, 4, 0 },
    { CMIC_G2P51_RST_Lf, 1, 5, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 },
    { CMIC_GX12_RST_Lf, 1, 2, 0 },
    { CMIC_GX2_RST_Lf, 1, 3, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_XG_PLL_RST_Lf, 1, 9, 0 },
    { RESERVED_1f, 21, 11, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56224_A0r_fields[] = {
    { CMIC_BSAFE_RST_Lf, 1, 10, SOCF_RES },
    { CMIC_EP_RST_Lf, 1, 8, 0 },
    { CMIC_FP_RST_Lf, 1, 1, 0 },
    { CMIC_G2P50_RST_Lf, 1, 4, 0 },
    { CMIC_G2P51_RST_Lf, 1, 5, 0 },
    { CMIC_G2P52_RST_Lf, 1, 11, 0 },
    { CMIC_G2P53_RST_Lf, 1, 12, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 },
    { CMIC_GX12_RST_Lf, 1, 2, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_XG_PLL_RST_Lf, 1, 9, 0 },
    { RESERVED_0f, 1, 3, SOCF_RES },
    { RESERVED_1f, 19, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56304_B0r_fields[] = {
    { CMIC_BSAFE_CLKGEN_RST_Lf, 1, 12, 0 },
    { CMIC_BSAFE_RST_Lf, 1, 11, 0 },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 },
    { CMIC_GX4_RST_Lf, 1, 1, 0 },
    { CMIC_GXP_RST_Lf, 1, 3, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_XGXS_RST_Lf, 1, 5, 0 },
    { CMIC_XG_PLL_RST_Lf, 1, 17, 0 },
    { CMIC_XP_RST_Lf, 1, 4, 0 },
    { RESERVED_0f, 1, 2, SOCF_RES },
    { RESERVED_1f, 1, 8, SOCF_RES },
    { RESERVED_2f, 1, 10, SOCF_RES },
    { RESERVED_3f, 4, 13, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 14, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56334_A0r_fields[] = {
    { CMIC_EP_RST_Lf, 1, 6, 0 },
    { CMIC_GP0_RST_Lf, 1, 7, 0 },
    { CMIC_GP1_RST_Lf, 1, 8, 0 },
    { CMIC_GP2_RST_Lf, 1, 9, 0 },
    { CMIC_GX8_SERDES_0_RST_Lf, 1, 10, 0 },
    { CMIC_GX8_SERDES_1_RST_Lf, 1, 11, 0 },
    { CMIC_GX8_SERDES_2_RST_Lf, 1, 12, 0 },
    { CMIC_IP_RST_Lf, 1, 5, 0 },
    { CMIC_MMU_RST_Lf, 1, 4, 0 },
    { CMIC_OTPC_RST_Lf, 1, 15, 0 },
    { CMIC_XG0_PLL_RST_Lf, 1, 13, 0 },
    { CMIC_XG1_PLL_RST_Lf, 1, 21, 0 },
    { CMIC_XQP0_RST_Lf, 1, 0, 0 },
    { CMIC_XQP1_RST_Lf, 1, 1, 0 },
    { CMIC_XQP2_RST_Lf, 1, 2, 0 },
    { CMIC_XQP3_RST_Lf, 1, 3, 0 },
    { NS_RST_Lf, 1, 16, 0 },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 14, SOCF_RES },
    { THERMAL_MON_PWRDWNf, 1, 22, 0 },
    { THERMAL_MON_RESETf, 1, 23, 0 },
    { XQ0_HOTSWAP_RST_Lf, 1, 17, 0 },
    { XQ1_HOTSWAP_RST_Lf, 1, 18, 0 },
    { XQ2_HOTSWAP_RST_Lf, 1, 19, 0 },
    { XQ3_HOTSWAP_RST_Lf, 1, 20, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56624_A0r_fields[] = {
    { CMIC_DDR0_RST_Lf, 1, 21, 0 },
    { CMIC_DDR1_RST_Lf, 1, 22, 0 },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { CMIC_ESM_RST_Lf, 1, 5, 0 },
    { CMIC_GX8_0_RST_Lf, 1, 14, 0 },
    { CMIC_GX8_1_RST_Lf, 1, 15, 0 },
    { CMIC_GX8_2_RST_Lf, 1, 16, 0 },
    { CMIC_GX9_RST_Lf, 1, 17, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_PVT_RST_Lf, 1, 20, 0 },
    { CMIC_SP_RST_Lf, 1, 4, 0 },
    { CMIC_TCAM_RST_Lf, 1, 8, 0 },
    { CMIC_XGP0_RST_Lf, 1, 10, 0 },
    { CMIC_XGP1_RST_Lf, 1, 11, 0 },
    { CMIC_XGP2_RST_Lf, 1, 12, 0 },
    { CMIC_XGP3_RST_Lf, 1, 13, 0 },
    { CMIC_XG_PLL0_RST_Lf, 1, 18, 0 },
    { CMIC_XG_PLL1_RST_Lf, 1, 19, 0 },
    { CMIC_XP0_RST_Lf, 1, 0, 0 },
    { CMIC_XP1_RST_Lf, 1, 1, 0 },
    { CMIC_XP2_RST_Lf, 1, 2, 0 },
    { CMIC_XP3_RST_Lf, 1, 3, 0 },
    { EXT_TCAM_RSTf, 1, 25, 0 },
    { QGP_RST_Lf, 1, 23, 0 },
    { RESERVED_0f, 6, 26, SOCF_LE|SOCF_RES },
    { XG_PLL2_RST_Lf, 1, 24, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56634_A0r_fields[] = {
    { CMIC_DDR0_RST_Lf, 1, 21, SOCF_RES },
    { CMIC_DDR1_RST_Lf, 1, 22, SOCF_RES },
    { CMIC_EP_RST_Lf, 1, 9, SOCF_RES },
    { CMIC_ESM_RST_Lf, 1, 5, SOCF_RES },
    { CMIC_GP0_RST_Lf, 1, 10, SOCF_RES },
    { CMIC_GP1_RST_Lf, 1, 11, SOCF_RES },
    { CMIC_GX8_0_RST_Lf, 1, 14, SOCF_RES },
    { CMIC_GX8_1_RST_Lf, 1, 15, SOCF_RES },
    { CMIC_GX8_2_RST_Lf, 1, 16, SOCF_RES },
    { CMIC_GX9_RST_Lf, 1, 17, SOCF_RES },
    { CMIC_IP_RST_Lf, 1, 7, SOCF_RES },
    { CMIC_MMU_RST_Lf, 1, 6, SOCF_RES },
    { CMIC_PVT_RST_Lf, 1, 20, SOCF_RES },
    { CMIC_SP_RST_Lf, 1, 4, SOCF_RES },
    { CMIC_TCAM_RST_Lf, 1, 8, SOCF_RES },
    { CMIC_XG_PLL0_RST_Lf, 1, 18, SOCF_RES },
    { CMIC_XG_PLL1_RST_Lf, 1, 19, SOCF_RES },
    { CMIC_XP0_RST_Lf, 1, 0, SOCF_RES },
    { CMIC_XP1_RST_Lf, 1, 1, SOCF_RES },
    { CMIC_XP2_RST_Lf, 1, 2, SOCF_RES },
    { CMIC_XP3_RST_Lf, 1, 3, SOCF_RES },
    { EXT_TCAM_RSTf, 1, 25, SOCF_RES },
    { QGP_RST_Lf, 1, 23, SOCF_RES },
    { RESERVEDf, 2, 12, SOCF_LE|SOCF_RES },
    { SIRIUS__CHIP_RST_Nf, 1, 31, SOCF_RES },
    { SIRIUS__XP4_RST_Lf, 1, 26, SOCF_RES },
    { SIRIUS__XP5_5ST_Lf, 1, 27, SOCF_RES },
    { SIRIUS__XP6_RST_Lf, 1, 28, SOCF_RES },
    { SIRIUS__XP7_RST_Lf, 1, 29, SOCF_RES },
    { XG_PLL2_RST_Lf, 1, 24, SOCF_RES },
    { XQ0_RST_Lf, 1, 26, SOCF_RES },
    { XQ1_RST_Lf, 1, 27, SOCF_RES },
    { XQ2_RST_Lf, 1, 28, SOCF_RES },
    { XQ3_RST_Lf, 1, 29, SOCF_RES },
    { XQ4_RST_Lf, 1, 30, SOCF_RES },
    { XQ5_RST_Lf, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56634_B0r_fields[] = {
    { CMIC_DDR0_RST_Lf, 1, 21, 0 },
    { CMIC_DDR1_RST_Lf, 1, 22, 0 },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { CMIC_ESM_RST_Lf, 1, 5, 0 },
    { CMIC_GP0_RST_Lf, 1, 10, 0 },
    { CMIC_GP1_RST_Lf, 1, 11, 0 },
    { CMIC_GX8_0_RST_Lf, 1, 14, 0 },
    { CMIC_GX8_1_RST_Lf, 1, 15, 0 },
    { CMIC_GX8_2_RST_Lf, 1, 16, 0 },
    { CMIC_GX9_RST_Lf, 1, 17, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_PVT_RST_Lf, 1, 20, 0 },
    { CMIC_SP_RST_Lf, 1, 4, 0 },
    { CMIC_TCAM_RST_Lf, 1, 8, 0 },
    { CMIC_XG_PLL0_RST_Lf, 1, 18, 0 },
    { CMIC_XG_PLL1_RST_Lf, 1, 19, 0 },
    { CMIC_XP0_RST_Lf, 1, 0, 0 },
    { CMIC_XP1_RST_Lf, 1, 1, 0 },
    { CMIC_XP2_RST_Lf, 1, 2, 0 },
    { CMIC_XP3_RST_Lf, 1, 3, 0 },
    { EXT_TCAM_RSTf, 1, 25, 0 },
    { QGP_RST_Lf, 1, 23, 0 },
    { RESERVEDf, 2, 12, SOCF_LE|SOCF_RES },
    { SIRIUS__CHIP_RST_Nf, 1, 31, 0 },
    { SIRIUS__XP4_RST_Lf, 1, 26, 0 },
    { SIRIUS__XP5_5ST_Lf, 1, 27, 0 },
    { SIRIUS__XP6_RST_Lf, 1, 28, 0 },
    { SIRIUS__XP7_RST_Lf, 1, 29, 0 },
    { XG_PLL2_RST_Lf, 1, 24, 0 },
    { XQ0_RST_Lf, 1, 26, 0 },
    { XQ1_RST_Lf, 1, 27, 0 },
    { XQ2_RST_Lf, 1, 28, 0 },
    { XQ3_RST_Lf, 1, 29, 0 },
    { XQ4_RST_Lf, 1, 30, 0 },
    { XQ5_RST_Lf, 1, 31, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56800_A0r_fields[] = {
    { CMIC_BSAFE_CLKGEN_RST_Lf, 1, 12, 0 },
    { CMIC_BSAFE_RST_Lf, 1, 11, 0 },
    { CMIC_EP_RST_Lf, 1, 9, 0 },
    { CMIC_GP_RST_Lf, 1, 0, 0 },
    { CMIC_GX4_RST_Lf, 1, 1, 0 },
    { CMIC_IP_RST_Lf, 1, 7, 0 },
    { CMIC_MMU_RST_Lf, 1, 6, 0 },
    { CMIC_XGXS_RST_Lf, 1, 5, 0 },
    { CMIC_XG_PLL0_RST_Lf, 1, 17, 0 },
    { CMIC_XG_PLL1_RST_Lf, 1, 18, 0 },
    { CMIC_XP_RST_Lf, 1, 4, 0 },
    { RESERVED_0f, 2, 2, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 8, SOCF_RES },
    { RESERVED_2f, 1, 10, SOCF_RES },
    { RESERVED_3f, 4, 13, SOCF_LE|SOCF_RES },
    { RESERVED_4f, 13, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM56840_A0r_fields[] = {
    { CMIC_EP_RST_Lf, 1, 6, 0 },
    { CMIC_IP_RST_Lf, 1, 5, 0 },
    { CMIC_MMU_RST_Lf, 1, 4, 0 },
    { CMIC_PG0_RST_Lf, 1, 0, 0 },
    { CMIC_PG1_RST_Lf, 1, 1, 0 },
    { CMIC_PG2_RST_Lf, 1, 2, 0 },
    { CMIC_PG3_RST_Lf, 1, 3, 0 },
    { CMIC_TEMP_MON_PEAK_RST_Lf, 1, 11, 0 },
    { CMIC_XG_PLL0_POST_RST_Lf, 1, 12, 0 },
    { CMIC_XG_PLL0_RST_Lf, 1, 7, 0 },
    { CMIC_XG_PLL1_POST_RST_Lf, 1, 13, 0 },
    { CMIC_XG_PLL1_RST_Lf, 1, 8, 0 },
    { CMIC_XG_PLL2_POST_RST_Lf, 1, 14, 0 },
    { CMIC_XG_PLL2_RST_Lf, 1, 9, 0 },
    { CMIC_XG_PLL3_POST_RST_Lf, 1, 15, 0 },
    { CMIC_XG_PLL3_RST_Lf, 1, 10, 0 },
    { SOFT_RESET_VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM88732_A0r_fields[] = {
    { IL0_LOGIC_RESET_Nf, 1, 20, 0 },
    { IL0_SYS_RESET_Nf, 1, 21, 0 },
    { IL1_LOGIC_RESET_Nf, 1, 22, 0 },
    { IL1_SYS_RESET_Nf, 1, 23, 0 },
    { LCPLL0_SYS_RESET_Nf, 1, 28, 0 },
    { LCPLL1_SYS_RESET_Nf, 1, 29, 0 },
    { LCPLL2_SYS_RESET_Nf, 1, 30, 0 },
    { MMU0_SYS_RESET_Nf, 1, 12, 0 },
    { MS0_SYS_RESET_Nf, 1, 17, 0 },
    { MS1_SYS_RESET_Nf, 1, 19, 0 },
    { PD_SYS_RESET_Nf, 1, 24, 0 },
    { PE0_LOGIC_RESET_Nf, 1, 26, 0 },
    { PE0_SYS_RESET_Nf, 1, 27, 0 },
    { PE1_SYS_RESET_Nf, 1, 25, 0 },
    { SOFT_RESET_VALUEf, 32, 0, SOCF_LE },
    { SPARE_16_13f, 4, 13, SOCF_LE },
    { SPARE_18f, 1, 18, 0 },
    { TEMP_MON_PEAK_RESET_Nf, 1, 31, 0 },
    { XLPORT0_LOGIC_RESET_Nf, 1, 1, 0 },
    { XLPORT0_SYS_RESET_Nf, 1, 0, 0 },
    { XLPORT1_LOGIC_RESET_Nf, 1, 3, 0 },
    { XLPORT1_SYS_RESET_Nf, 1, 2, 0 },
    { XLPORT2_LOGIC_RESET_Nf, 1, 5, 0 },
    { XLPORT2_SYS_RESET_Nf, 1, 4, 0 },
    { XLPORT3_LOGIC_RESET_Nf, 1, 7, 0 },
    { XLPORT3_SYS_RESET_Nf, 1, 6, 0 },
    { XLPORT4_LOGIC_RESET_Nf, 1, 9, 0 },
    { XLPORT4_SYS_RESET_Nf, 1, 8, 0 },
    { XLPORT5_LOGIC_RESET_Nf, 1, 11, 0 },
    { XLPORT5_SYS_RESET_Nf, 1, 10, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SOFT_RESET_REG_BCM88750_A0r_fields[] = {
    { CMIC_EP_RST_Lf, 1, 6, 0 },
    { CMIC_IP_RST_Lf, 1, 5, 0 },
    { CMIC_MMU_RST_Lf, 1, 4, 0 },
    { CMIC_PG0_RST_Lf, 1, 0, 0 },
    { CMIC_PG1_RST_Lf, 1, 1, 0 },
    { CMIC_PG2_RST_Lf, 1, 2, 0 },
    { CMIC_PG3_RST_Lf, 1, 3, 0 },
    { CMIC_TEMP_MON_PEAK_RST_Lf, 1, 11, 0 },
    { CMIC_XG_PLL0_POST_RST_Lf, 1, 12, 0 },
    { CMIC_XG_PLL0_RST_Lf, 1, 7, 0 },
    { CMIC_XG_PLL1_POST_RST_Lf, 1, 13, 0 },
    { CMIC_XG_PLL1_RST_Lf, 1, 8, 0 },
    { CMIC_XG_PLL2_POST_RST_Lf, 1, 14, 0 },
    { CMIC_XG_PLL2_RST_Lf, 1, 9, 0 },
    { CMIC_XG_PLL3_POST_RST_Lf, 1, 15, 0 },
    { CMIC_XG_PLL3_RST_Lf, 1, 10, 0 },
    { SOFT_RESET_VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SRAM_TM0_CONTROLr_fields[] = {
    { PCIE_CORE_RB_MEM_PMf, 1, 28, SOCF_SIG },
    { PCIE_DLP2TLP_BUF_STBYf, 1, 26, SOCF_SIG },
    { PCIE_REPLAY_MEM_STBYf, 1, 27, SOCF_SIG },
    { PCIE_TGT_IF_RCV_DATA0_FIFOf, 8, 10, SOCF_LE|SOCF_SIG },
    { PCIE_TGT_IF_RCV_DATA1_FIFOf, 8, 18, SOCF_LE|SOCF_SIG },
    { SER0_MEM0_TMf, 5, 0, SOCF_LE|SOCF_SIG },
    { SER0_MEM1_TMf, 5, 5, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SRAM_TM0_CONTROL_BCM56440_A0r_fields[] = {
    { PCIE_CORE_RB_MEM_PMf, 1, 28, 0 },
    { PCIE_DLP2TLP_BUF_STBYf, 1, 26, 0 },
    { PCIE_REPLAY_MEM_STBYf, 1, 27, 0 },
    { PCIE_TGT_IF_RCV_DATA0_FIFOf, 8, 10, SOCF_LE },
    { PCIE_TGT_IF_RCV_DATA1_FIFOf, 8, 18, SOCF_LE },
    { SER0_MEM_TMf, 5, 0, SOCF_LE },
    { SER1_MEM_TMf, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SRAM_TM0_CONTROL_BCM88030_A0r_fields[] = {
    { PCIE_CORE_RB_MEM_PMf, 1, 28, 0 },
    { PCIE_DLP2TLP_BUF_STBYf, 1, 26, 0 },
    { PCIE_REPLAY_MEM_STBYf, 1, 27, 0 },
    { PCIE_TGT_IF_RCV_DATA0_FIFOf, 8, 10, SOCF_LE },
    { PCIE_TGT_IF_RCV_DATA1_FIFOf, 8, 18, SOCF_LE },
    { SER0_MEM0_TMf, 5, 0, SOCF_LE },
    { SER0_MEM1_TMf, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SRAM_TM1_CONTROLr_fields[] = {
    { CMIC_MCS_PING_PONG_WRBUF0_MEM0_TMf, 8, 0, SOCF_LE|SOCF_SIG },
    { CMIC_MCS_PING_PONG_WRBUF0_MEM1_TMf, 8, 8, SOCF_LE|SOCF_SIG },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM0_TMf, 8, 16, SOCF_LE|SOCF_SIG },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM1_TMf, 8, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SRAM_TM1_CONTROL_BCM56440_A0r_fields[] = {
    { CMIC_MCS_PING_PONG_WRBUF0_MEM0_TMf, 8, 0, SOCF_LE },
    { CMIC_MCS_PING_PONG_WRBUF0_MEM1_TMf, 8, 8, SOCF_LE },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM0_TMf, 8, 16, SOCF_LE },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM1_TMf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SRAM_TM1_CONTROL_BCM88030_A0r_fields[] = {
    { CMIC_MCS_PING_PONG_WRBUF0_MEM0_TMf, 8, 0, SOCF_LE },
    { CMIC_MCS_PING_PONG_WRBUF0_MEM1_TMf, 8, 8, SOCF_LE },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM0_TMf, 8, 16, SOCF_LE },
    { CMIC_MCS_PING_PONG_WRBUF1_MEM1_TMf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SRAM_TM2_CONTROLr_fields[] = {
    { CMIC_MCS_PING_PONG_RDBUF0_MEM0_TMf, 8, 0, SOCF_LE|SOCF_SIG },
    { CMIC_MCS_PING_PONG_RDBUF0_MEM1_TMf, 8, 8, SOCF_LE|SOCF_SIG },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM0_TMf, 8, 16, SOCF_LE|SOCF_SIG },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM1_TMf, 8, 24, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SRAM_TM2_CONTROL_BCM56440_A0r_fields[] = {
    { CMIC_MCS_PING_PONG_RDBUF0_MEM0_TMf, 8, 0, SOCF_LE },
    { CMIC_MCS_PING_PONG_RDBUF0_MEM1_TMf, 8, 8, SOCF_LE },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM0_TMf, 8, 16, SOCF_LE },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM1_TMf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SRAM_TM2_CONTROL_BCM88030_A0r_fields[] = {
    { CMIC_MCS_PING_PONG_RDBUF0_MEM0_TMf, 8, 0, SOCF_LE },
    { CMIC_MCS_PING_PONG_RDBUF0_MEM1_TMf, 8, 8, SOCF_LE },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM0_TMf, 8, 16, SOCF_LE },
    { CMIC_MCS_PING_PONG_RDBUF1_MEM1_TMf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SRAM_TM3_CONTROLr_fields[] = {
    { SER1_MEM0_TMf, 5, 0, SOCF_LE|SOCF_SIG },
    { SER1_MEM1_TMf, 5, 5, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SRAM_TM3_CONTROL_BCM88030_A0r_fields[] = {
    { SER1_MEM0_TMf, 5, 0, SOCF_LE },
    { SER1_MEM1_TMf, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROLr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_MEM_TMf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROL_2r_fields[] = {
    { MMU_CPU_COS_MEM_STBYf, 1, 8, 0 },
    { MMU_CPU_COS_MEM_TMf, 8, 0, SOCF_LE },
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROL_2_BCM88750_A0r_fields[] = {
    { MMU_CPU_COS_MEM_STBYf, 1, 8, 0 },
    { MMU_CPU_COS_MEM_TMf, 8, 0, SOCF_LE },
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROL_BCM56142_A0r_fields[] = {
    { FIFO_DMA0_MEM_TMf, 2, 12, SOCF_LE },
    { FIFO_DMA1_MEM_TMf, 2, 14, SOCF_LE },
    { FIFO_DMA2_MEM_TMf, 2, 16, SOCF_LE },
    { FIFO_DMA3_MEM_TMf, 2, 18, SOCF_LE },
    { LED_MEM_TMf, 2, 20, SOCF_LE },
    { PCIE_CORE_RB_PMf, 1, 26, 0 },
    { PCIE_DLP2TLP_STBYf, 1, 28, 0 },
    { PCIE_REPLAY_ADDR_STBYf, 1, 27, 0 },
    { PCIE_RX_FIFO_TMf, 2, 24, SOCF_LE },
    { PCIE_TX_FIFO_TMf, 2, 22, SOCF_LE },
    { PRI_MAP_MEM_TMf, 2, 4, SOCF_LE },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_MEM_TMf, 4, 0, SOCF_LE },
    { SLDMA_MEM_TMf, 2, 6, SOCF_LE },
    { STDMA_MEM_TMf, 2, 10, SOCF_LE },
    { TBDMA_MEM_TMf, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROL_BCM56334_A0r_fields[] = {
    { FIFO_DMA0_MEM_TMf, 2, 12, SOCF_LE },
    { FIFO_DMA1_MEM_TMf, 2, 14, SOCF_LE },
    { FIFO_DMA2_MEM_TMf, 2, 16, SOCF_LE },
    { FIFO_DMA3_MEM_TMf, 2, 18, SOCF_LE },
    { LED_MEM_TMf, 2, 20, SOCF_LE },
    { PCIE_RX_FIFO_TMf, 2, 24, SOCF_LE },
    { PCIE_TX_FIFO_TMf, 2, 22, SOCF_LE },
    { PRI_MAP_MEM_TMf, 2, 4, SOCF_LE },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_MEM_TMf, 4, 0, SOCF_LE },
    { SLDMA_MEM_TMf, 2, 6, SOCF_LE },
    { STDMA_MEM_TMf, 2, 10, SOCF_LE },
    { TBDMA_MEM_TMf, 2, 8, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROL_BCM56634_B0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_MEM_TMf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROL_BCM56840_A0r_fields[] = {
    { PCIE_DLP2TLP_BUF_STBYf, 1, 23, 0 },
    { PCIE_RCV_FIFO_STBYf, 1, 17, 0 },
    { PCIE_RCV_FIFO_TMf, 8, 9, SOCF_LE },
    { PCIE_REPLAY_MEM_STBYf, 1, 24, 0 },
    { PCIE_XMT_FIFO_STBYf, 1, 8, 0 },
    { PCIE_XMT_FIFO_TMf, 8, 0, SOCF_LE },
    { RESERVED_0f, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_MEM_TMf, 5, 18, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SRAM_TM_CONTROL_BCM88750_A0r_fields[] = {
    { PCIE_DLP2TLP_BUF_STBYf, 1, 23, 0 },
    { PCIE_RCV_FIFO_STBYf, 1, 17, 0 },
    { PCIE_RCV_FIFO_TMf, 8, 9, SOCF_LE },
    { PCIE_REPLAY_MEM_STBYf, 1, 24, 0 },
    { PCIE_XMT_FIFO_STBYf, 1, 8, 0 },
    { PCIE_XMT_FIFO_TMf, 8, 0, SOCF_LE },
    { RESERVED_0f, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_MEM_TMf, 5, 18, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_95r_fields[] = {
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_95f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_10f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_11f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_12f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_13f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_14f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_10f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_11f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_12f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_13f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_14f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_10f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_11f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_12f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_13f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_14f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_14_10_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_10f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_11f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_12f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_13f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_14f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_15_8r_fields[] = {
    { SBUS_BLKNUM_10f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_11f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_12f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_13f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_14f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_15f, 4, 28, SOCF_LE },
    { SBUS_BLKNUM_8f, 4, 0, SOCF_LE },
    { SBUS_BLKNUM_9f, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_15f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_16f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_17f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_18f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_19f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_15f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_16f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_17f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_18f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_19f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_15f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_16f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_17f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_18f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_19f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_19_15_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_15f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_16f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_17f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_18f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_19f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_23_16r_fields[] = {
    { SBUS_BLKNUM_16f, 4, 0, SOCF_LE },
    { SBUS_BLKNUM_17f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_18f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_19f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_20f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_21f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_22f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_23f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_20f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_21f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_22f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_23f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_24f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_20f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_21f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_22f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_23f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_24f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_20f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_21f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_22f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_23f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_24f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_24_20_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_20f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_21f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_22f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_23f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_24f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_25f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_26f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_27f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_28f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_29f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_25f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_26f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_27f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_28f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_29f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_25f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_26f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_27f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_28f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_29f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_29_25_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_25f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_26f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_27f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_28f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_29f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_31_24r_fields[] = {
    { SBUS_BLKNUM_24f, 4, 0, SOCF_LE },
    { SBUS_BLKNUM_25f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_26f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_27f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_28f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_29f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_30f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_31f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_30f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_31f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_32f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_33f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_34f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_30f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_31f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_32f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_33f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_34f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_30f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_31f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_32f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_33f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_34f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_34_30_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_30f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_31f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_32f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_33f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_34f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_39_32r_fields[] = {
    { SBUS_BLKNUM_32f, 4, 0, SOCF_LE },
    { SBUS_BLKNUM_33f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_34f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_35f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_36f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_37f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_38f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_39f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_35f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_36f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_37f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_38f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_39f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_35f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_36f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_37f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_38f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_39f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_35f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_36f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_37f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_38f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_39f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_39_35_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_35f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_36f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_37f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_38f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_39f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_40f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_41f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_42f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_43f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_44f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_40f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_41f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_42f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_43f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_44f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_40f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_41f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_42f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_43f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_44f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_44_40_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_40f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_41f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_42f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_43f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_44f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_47_40r_fields[] = {
    { SBUS_BLKNUM_40f, 4, 0, SOCF_LE },
    { SBUS_BLKNUM_41f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_42f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_43f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_44f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_45f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_46f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_47f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_45f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_46f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_47f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_48f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_49f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_45f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_46f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_47f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_48f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_49f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_45f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_46f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_47f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_48f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_49f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_49_45_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_45f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_46f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_47f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_48f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_49f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_0f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_1f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_2f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_3f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_4f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_0f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_1f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_2f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_3f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_4f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_0f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_1f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_2f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_3f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_4f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_4_0_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_0f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_1f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_2f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_3f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_4f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_50f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_51f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_52f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_53f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_54f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_50f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_51f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_52f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_53f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_54f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_50f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_51f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_52f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_53f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_54f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_54_50_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_50f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_51f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_52f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_53f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_54f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_55_48r_fields[] = {
    { SBUS_BLKNUM_48f, 4, 0, SOCF_LE },
    { SBUS_BLKNUM_49f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_50f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_51f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_52f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_53f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_54f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_55f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_55f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_56f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_57f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_58f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_59f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_55f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_56f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_57f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_58f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_59f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_55f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_56f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_57f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_58f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_59f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_59_55_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_55f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_56f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_57f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_58f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_59f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_63_56r_fields[] = {
    { SBUS_BLKNUM_56f, 4, 0, SOCF_LE },
    { SBUS_BLKNUM_57f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_58f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_59f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_60f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_61f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_62f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_63f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_63_60r_fields[] = {
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_60f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_61f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_62f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_63f, 6, 18, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_63_60_BCM56634_B0r_fields[] = {
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_60f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_61f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_62f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_63f, 6, 18, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_64_60r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_60f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_61f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_62f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_63f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_64f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_64_60_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_60f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_61f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_62f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_63f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_64f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_64_60_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_60f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_61f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_62f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_63f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_64f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_69_65r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_65f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_66f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_67f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_68f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_69f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_69_65_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_65f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_66f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_67f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_68f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_69f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_69_65_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_65f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_66f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_67f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_68f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_69f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_74_70r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_70f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_71f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_72f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_73f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_74f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_74_70_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_70f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_71f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_72f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_73f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_74f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_74_70_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_70f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_71f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_72f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_73f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_74f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_79_75r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_75f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_76f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_77f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_78f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_79f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_79_75_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_75f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_76f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_77f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_78f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_79f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_79_75_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_75f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_76f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_77f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_78f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_79f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_7_0r_fields[] = {
    { SBUS_BLKNUM_0f, 4, 0, SOCF_LE },
    { SBUS_BLKNUM_1f, 4, 4, SOCF_LE },
    { SBUS_BLKNUM_2f, 4, 8, SOCF_LE },
    { SBUS_BLKNUM_3f, 4, 12, SOCF_LE },
    { SBUS_BLKNUM_4f, 4, 16, SOCF_LE },
    { SBUS_BLKNUM_5f, 4, 20, SOCF_LE },
    { SBUS_BLKNUM_6f, 4, 24, SOCF_LE },
    { SBUS_BLKNUM_7f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_84_80r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_80f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_81f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_82f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_83f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_84f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_84_80_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_80f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_81f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_82f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_83f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_84f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_84_80_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_80f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_81f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_82f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_83f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_84f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_89_85r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_85f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_86f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_87f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_88f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_89f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_89_85_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_85f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_86f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_87f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_88f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_89f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_89_85_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_85f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_86f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_87f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_88f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_89f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_94_90r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_90f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_91f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_92f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_93f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_94f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_94_90_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_90f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_91f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_92f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_93f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_94f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_94_90_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_90f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_91f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_92f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_93f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_94f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_95_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_95f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_95_BCM88750_A0r_fields[] = {
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_95f, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_5f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_6f, 6, 6, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_7f, 6, 12, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_8f, 6, 18, SOCF_LE|SOCF_RES },
    { SBUS_BLKNUM_9f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56440_A0r_fields[] = {
    { SBUS_BLKNUM_5f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_6f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_7f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_8f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_9f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM56634_B0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_5f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_6f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_7f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_8f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_9f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_BLKNUM_MAP_9_5_BCM88750_A0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_BLKNUM_5f, 6, 0, SOCF_LE },
    { SBUS_BLKNUM_6f, 6, 6, SOCF_LE },
    { SBUS_BLKNUM_7f, 6, 12, SOCF_LE },
    { SBUS_BLKNUM_8f, 6, 18, SOCF_LE },
    { SBUS_BLKNUM_9f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_CURRENTr_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFGr_fields[] = {
    { EGR_ETH_BLK_NUMf, 4, 0, SOCF_LE },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { EGR_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56440_A0r_fields[] = {
    { EGR_ETH_BLK_NUMf, 6, 0, SOCF_LE },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { EGR_STAT_COUNTERS_NUMf, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56634_A0r_fields[] = {
    { EGR_ETH_BLK_NUMf, 6, 0, SOCF_LE|SOCF_RES },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE|SOCF_RES },
    { EGR_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56634_B0r_fields[] = {
    { EGR_ETH_BLK_NUMf, 6, 0, SOCF_LE },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { EGR_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM56840_A0r_fields[] = {
    { EGR_ETH_BLK_NUMf, 6, 0, SOCF_LE },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { EGR_STAT_COUNTERS_NUMf, 7, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_EGR_STATS_CFG_BCM88750_A0r_fields[] = {
    { EGR_ETH_BLK_NUMf, 6, 0, SOCF_LE },
    { EGR_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { EGR_STAT_COUNTERS_NUMf, 7, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFGr_fields[] = {
    { ING_ETH_BLK_NUMf, 4, 0, SOCF_LE },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { ING_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56440_A0r_fields[] = {
    { ING_ETH_BLK_NUMf, 6, 0, SOCF_LE },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { ING_STAT_COUNTERS_NUMf, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56634_A0r_fields[] = {
    { ING_ETH_BLK_NUMf, 6, 0, SOCF_LE|SOCF_RES },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE|SOCF_RES },
    { ING_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56634_B0r_fields[] = {
    { ING_ETH_BLK_NUMf, 6, 0, SOCF_LE },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { ING_STAT_COUNTERS_NUMf, 6, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM56840_A0r_fields[] = {
    { ING_ETH_BLK_NUMf, 6, 0, SOCF_LE },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { ING_STAT_COUNTERS_NUMf, 7, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_ING_STATS_CFG_BCM88750_A0r_fields[] = {
    { ING_ETH_BLK_NUMf, 6, 0, SOCF_LE },
    { ING_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { ING_STAT_COUNTERS_NUMf, 7, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 10, 22, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFGr_fields[] = {
    { CPU_STATS_PORT_NUMf, 5, 24, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 6, 0, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 7, 8, SOCF_LE },
    { RESERVED_1f, 2, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 15, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 2, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_4f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56218_A0r_fields[] = {
    { CPU_STATS_PORT_NUMf, 6, 24, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56224_A0r_fields[] = {
    { CPU_STATS_PORT_NUMf, 6, 24, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { RESERVED_1f, 2, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56440_A0r_fields[] = {
    { CPU_STATS_PORT_NUMf, 7, 24, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56634_A0r_fields[] = {
    { CPU_STATS_PORT_NUMf, 6, 24, SOCF_LE|SOCF_RES },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE|SOCF_RES },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE|SOCF_RES },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56634_B0r_fields[] = {
    { CPU_STATS_PORT_NUMf, 6, 24, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { RESERVED_0f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56800_A0r_fields[] = {
    { CPU_STATS_PORT_NUMf, 5, 24, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { RESERVED_3f, 2, 22, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_4f, 3, 29, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM56840_A0r_fields[] = {
    { CPU_STATS_PORT_NUMf, 7, 24, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { RESERVED_0f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_MAC_STATS_CFG_BCM88750_A0r_fields[] = {
    { CPU_STATS_PORT_NUMf, 7, 24, SOCF_LE },
    { MAC_G_STAT_COUNTERS_NUMf, 8, 0, SOCF_LE },
    { MAC_STATS_PIPELINE_STAGE_NUMf, 6, 16, SOCF_LE },
    { MAC_X_STAT_COUNTERS_NUMf, 8, 8, SOCF_LE },
    { RESERVED_0f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 1, 31, SOCF_RES }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_6r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_10f, 5, 20, SOCF_LE },
    { SBUS_PORTNUM_11f, 5, 25, SOCF_LE },
    { SBUS_PORTNUM_6f, 5, 0, SOCF_LE },
    { SBUS_PORTNUM_7f, 5, 5, SOCF_LE },
    { SBUS_PORTNUM_8f, 5, 10, SOCF_LE },
    { SBUS_PORTNUM_9f, 5, 15, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8r_fields[] = {
    { SBUS_PORTNUM_10f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_11f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_8f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_9f, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_10f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_11f, 7, 24, SOCF_LE },
    { SBUS_PORTNUM_8f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_9f, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_10f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_11f, 6, 24, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_8f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_9f, 6, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_10f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_11f, 6, 24, SOCF_LE },
    { SBUS_PORTNUM_8f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_9f, 6, 8, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_10f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_11f, 7, 24, SOCF_LE },
    { SBUS_PORTNUM_8f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_9f, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_11_8_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_10f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_11f, 7, 24, SOCF_LE },
    { SBUS_PORTNUM_8f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_9f, 7, 8, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_8r_fields[] = {
    { SBUS_PORTNUM_10f, 4, 8, SOCF_LE },
    { SBUS_PORTNUM_11f, 4, 12, SOCF_LE },
    { SBUS_PORTNUM_12f, 4, 16, SOCF_LE },
    { SBUS_PORTNUM_13f, 4, 20, SOCF_LE },
    { SBUS_PORTNUM_14f, 4, 24, SOCF_LE },
    { SBUS_PORTNUM_15f, 4, 28, SOCF_LE },
    { SBUS_PORTNUM_8f, 4, 0, SOCF_LE },
    { SBUS_PORTNUM_9f, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12r_fields[] = {
    { SBUS_PORTNUM_12f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_13f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_14f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_15f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_12f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_13f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_14f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_15f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_12f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_13f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_14f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_15f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_12f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_13f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_14f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_15f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_12f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_13f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_14f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_15f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_15_12_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_12f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_13f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_14f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_15f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_17_12r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_12f, 5, 0, SOCF_LE },
    { SBUS_PORTNUM_13f, 5, 5, SOCF_LE },
    { SBUS_PORTNUM_14f, 5, 10, SOCF_LE },
    { SBUS_PORTNUM_15f, 5, 15, SOCF_LE },
    { SBUS_PORTNUM_16f, 5, 20, SOCF_LE },
    { SBUS_PORTNUM_17f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16r_fields[] = {
    { SBUS_PORTNUM_16f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_17f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_18f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_19f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_16f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_17f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_18f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_19f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_16f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_17f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_18f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_19f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_16f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_17f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_18f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_19f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_16f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_17f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_18f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_19f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_19_16_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_16f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_17f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_18f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_19f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_16r_fields[] = {
    { SBUS_PORTNUM_16f, 4, 0, SOCF_LE },
    { SBUS_PORTNUM_17f, 4, 4, SOCF_LE },
    { SBUS_PORTNUM_18f, 4, 8, SOCF_LE },
    { SBUS_PORTNUM_19f, 4, 12, SOCF_LE },
    { SBUS_PORTNUM_20f, 4, 16, SOCF_LE },
    { SBUS_PORTNUM_21f, 4, 20, SOCF_LE },
    { SBUS_PORTNUM_22f, 4, 24, SOCF_LE },
    { SBUS_PORTNUM_23f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_18r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_18f, 5, 0, SOCF_LE },
    { SBUS_PORTNUM_19f, 5, 5, SOCF_LE },
    { SBUS_PORTNUM_20f, 5, 10, SOCF_LE },
    { SBUS_PORTNUM_21f, 5, 15, SOCF_LE },
    { SBUS_PORTNUM_22f, 5, 20, SOCF_LE },
    { SBUS_PORTNUM_23f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20r_fields[] = {
    { SBUS_PORTNUM_20f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_21f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_22f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_23f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_20f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_21f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_22f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_23f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_20f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_21f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_22f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_23f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_20f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_21f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_22f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_23f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_20f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_21f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_22f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_23f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_23_20_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_20f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_21f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_22f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_23f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24r_fields[] = {
    { SBUS_PORTNUM_24f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_25f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_26f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_27f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_24f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_25f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_26f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_27f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_24f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_25f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_26f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_27f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_24f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_25f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_26f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_27f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_24f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_25f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_26f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_27f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_27_24_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_24f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_25f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_26f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_27f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_24r_fields[] = {
    { SBUS_PORTNUM_24f, 4, 0, SOCF_LE },
    { SBUS_PORTNUM_25f, 4, 4, SOCF_LE },
    { SBUS_PORTNUM_26f, 4, 8, SOCF_LE },
    { SBUS_PORTNUM_27f, 4, 12, SOCF_LE },
    { SBUS_PORTNUM_28f, 4, 16, SOCF_LE },
    { SBUS_PORTNUM_29f, 4, 20, SOCF_LE },
    { SBUS_PORTNUM_30f, 4, 24, SOCF_LE },
    { SBUS_PORTNUM_31f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28r_fields[] = {
    { SBUS_PORTNUM_28f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_29f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_30f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_31f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_28f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_29f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_30f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_31f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_28f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_29f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_30f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_31f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_28f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_29f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_30f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_31f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_28f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_29f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_30f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_31f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_31_28_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_28f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_29f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_30f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_31f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32r_fields[] = {
    { SBUS_PORTNUM_32f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_33f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_34f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_35f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_32f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_33f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_34f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_35f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_32f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_33f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_34f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_35f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_32f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_33f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_34f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_35f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_32f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_33f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_34f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_35f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_35_32_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_32f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_33f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_34f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_35f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36r_fields[] = {
    { SBUS_PORTNUM_36f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_37f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_38f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_39f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_36f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_37f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_38f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_39f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_36f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_37f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_38f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_39f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_36f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_37f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_38f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_39f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_36f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_37f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_38f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_39f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_39_36_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_36f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_37f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_38f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_39f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0r_fields[] = {
    { SBUS_PORTNUM_0f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_1f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_2f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_3f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_0f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_1f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_2f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_3f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_0f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_1f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_2f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_3f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_0f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_1f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_2f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_3f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_0f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_1f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_2f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_3f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_3_0_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_0f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_1f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_2f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_3f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40r_fields[] = {
    { SBUS_PORTNUM_40f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_41f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_42f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_43f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_40f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_41f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_42f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_43f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_40f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_41f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_42f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_43f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_40f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_41f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_42f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_43f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_40f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_41f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_42f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_43f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_43_40_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_40f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_41f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_42f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_43f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44r_fields[] = {
    { SBUS_PORTNUM_44f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_45f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_46f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_47f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_44f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_45f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_46f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_47f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_44f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_45f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_46f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_47f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_44f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_45f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_46f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_47f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_44f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_45f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_46f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_47f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_47_44_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_44f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_45f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_46f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_47f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48r_fields[] = {
    { SBUS_PORTNUM_48f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_49f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_50f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_51f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_48f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_49f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_50f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_51f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_48f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_49f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_50f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_51f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_48f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_49f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_50f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_51f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_48f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_49f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_50f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_51f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_51_48_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_48f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_49f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_50f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_51f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52r_fields[] = {
    { SBUS_PORTNUM_52f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_53f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_54f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_55f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_52f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_53f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_54f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_55f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_52f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_53f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_54f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_55f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_52f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_53f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_54f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_55f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_52f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_53f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_54f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_55f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_55_52_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_52f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_53f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_54f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_55f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56r_fields[] = {
    { SBUS_PORTNUM_56f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_57f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_58f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_59f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_56f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_57f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_58f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_59f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_56f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_57f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_58f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_59f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_56f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_57f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_58f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_59f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_56f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_57f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_58f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_59f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_59_56_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_56f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_57f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_58f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_59f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_5_0r_fields[] = {
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_0f, 5, 0, SOCF_LE },
    { SBUS_PORTNUM_1f, 5, 5, SOCF_LE },
    { SBUS_PORTNUM_2f, 5, 10, SOCF_LE },
    { SBUS_PORTNUM_3f, 5, 15, SOCF_LE },
    { SBUS_PORTNUM_4f, 5, 20, SOCF_LE },
    { SBUS_PORTNUM_5f, 5, 25, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60r_fields[] = {
    { SBUS_PORTNUM_60f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_61f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_62f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_63f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_60f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_61f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_62f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_63f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_60f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_61f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_62f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_63f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_60f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_61f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_62f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_63f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_60f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_61f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_62f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_63f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_63_60_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_60f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_61f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_62f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_63f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_67_64r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_64f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_65f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_66f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_67f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_67_64_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_64f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_65f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_66f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_67f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_67_64_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_64f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_65f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_66f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_67f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_71_68r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_68f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_69f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_70f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_71f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_71_68_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_68f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_69f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_70f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_71f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_71_68_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_68f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_69f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_70f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_71f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_75_72r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_72f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_73f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_74f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_75f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_75_72_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_72f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_73f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_74f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_75f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_75_72_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_72f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_73f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_74f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_75f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_79_76r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_76f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_77f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_78f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_79f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_79_76_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_76f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_77f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_78f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_79f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_79_76_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_76f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_77f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_78f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_79f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_0r_fields[] = {
    { SBUS_PORTNUM_0f, 4, 0, SOCF_LE },
    { SBUS_PORTNUM_1f, 4, 4, SOCF_LE },
    { SBUS_PORTNUM_2f, 4, 8, SOCF_LE },
    { SBUS_PORTNUM_3f, 4, 12, SOCF_LE },
    { SBUS_PORTNUM_4f, 4, 16, SOCF_LE },
    { SBUS_PORTNUM_5f, 4, 20, SOCF_LE },
    { SBUS_PORTNUM_6f, 4, 24, SOCF_LE },
    { SBUS_PORTNUM_7f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4r_fields[] = {
    { SBUS_PORTNUM_4f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_5f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_6f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_7f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_4f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_5f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_6f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_7f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56634_A0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_4f, 6, 0, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_5f, 6, 8, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_6f, 6, 16, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_7f, 6, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56634_B0r_fields[] = {
    { RESERVED_0f, 2, 6, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 22, SOCF_LE|SOCF_RES },
    { RESERVED_3f, 2, 30, SOCF_LE|SOCF_RES },
    { SBUS_PORTNUM_4f, 6, 0, SOCF_LE },
    { SBUS_PORTNUM_5f, 6, 8, SOCF_LE },
    { SBUS_PORTNUM_6f, 6, 16, SOCF_LE },
    { SBUS_PORTNUM_7f, 6, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM56840_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_4f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_5f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_6f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_7f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_7_4_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_4f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_5f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_6f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_7f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_83_80r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_80f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_81f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_82f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_83f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_83_80_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_80f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_81f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_82f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_83f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_83_80_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_80f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_81f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_82f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_83f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_87_84r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_84f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_85f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_86f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_87f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_87_84_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_84f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_85f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_86f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_87f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_87_84_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_84f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_85f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_86f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_87f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_91_88r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_88f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_89f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_90f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_91f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_91_88_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_88f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_89f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_90f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_91f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_91_88_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_88f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_89f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_90f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_91f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_95_92r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_92f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_93f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_94f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_95f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_95_92_BCM56440_A0r_fields[] = {
    { SBUS_PORTNUM_92f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_93f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_94f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_95f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTNUM_MAP_95_92_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 1, 7, SOCF_RES },
    { RESERVED_1f, 1, 15, SOCF_RES },
    { RESERVED_2f, 1, 23, SOCF_RES },
    { RESERVED_3f, 1, 31, SOCF_RES },
    { SBUS_PORTNUM_92f, 7, 0, SOCF_LE },
    { SBUS_PORTNUM_93f, 7, 8, SOCF_LE },
    { SBUS_PORTNUM_94f, 7, 16, SOCF_LE },
    { SBUS_PORTNUM_95f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_STAT_DMA_PORTSr_fields[] = {
    { BITMAPf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SBUS_START_ADDRESSr_fields[] = {
    { RESERVED_0f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_START_ADDRESS_GPORTf, 12, 0, SOCF_LE },
    { SBUS_START_ADDRESS_XPORTf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SBUS_START_ADDRESS_BCM88750_A0r_fields[] = {
    { RESERVED_0f, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBUS_START_ADDRESS_GPORTf, 12, 0, SOCF_LE },
    { SBUS_START_ADDRESS_XPORTf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_5675_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SETUPr_fields[] = {
    { ENf, 1, 31, 0 },
    { E_Tf, 1, 30, 0 },
    { TIME_VALf, 14, 16, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SETUP_BCM56504_A0r_fields[] = {
    { ENf, 1, 31, 0 },
    { E_Tf, 1, 30, 0 },
    { RESERVED_1f, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_VALf, 14, 16, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SETUP_BCM56634_A0r_fields[] = {
    { ENf, 1, 31, SOCF_RES },
    { E_Tf, 1, 30, SOCF_RES },
    { RESERVED_1f, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_VALf, 14, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_STAT_DMA_SETUP_BCM88750_A0r_fields[] = {
    { ENf, 1, 31, 0 },
    { E_Tf, 1, 30, 0 },
    { RESERVED_1f, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIME_VALf, 14, 16, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_STRAP_OPTIONSr_fields[] = {
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RES },
    { STRAP_OPTIONSf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_STRAP_OPTIONS_BCM53314_A0r_fields[] = {
    { RESERVED_1f, 12, 20, SOCF_LE|SOCF_RES },
    { STRAP_OPTIONSf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLEr_fields[] = {
    { BOND_FEATURE_ENf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLE_1r_fields[] = {
    { BOND_CBP_BUFFER_SIZEf, 1, 10, SOCF_RO },
    { BOND_FORCE_HIGIG_MODE_BIGMACf, 1, 4, SOCF_RO },
    { BOND_HYPERCORE_ENABLEf, 2, 8, SOCF_LE|SOCF_RO },
    { BOND_L2_ENTRY_SIZEf, 1, 13, SOCF_RO },
    { BOND_L3_ENABLEf, 1, 12, SOCF_RO },
    { BOND_PORT_16_23_ENABLEf, 1, 23, SOCF_RO },
    { BOND_PORT_8_15_ENABLEf, 1, 24, SOCF_RO },
    { BOND_QSGMII_MODE_ENABLEf, 3, 5, SOCF_LE|SOCF_RO },
    { BOND_TEMP_MON_DATA_25Cf, 9, 14, SOCF_LE|SOCF_RO },
    { BOND_VT_ENABLEf, 1, 11, SOCF_RO },
    { BOND_XQPORT0_XMODE_ENf, 1, 3, SOCF_RO },
    { BOND_XQPORT1_XMODE_ENf, 1, 2, SOCF_RO },
    { BOND_XQPORT2_XMODE_ENf, 1, 1, SOCF_RO },
    { BOND_XQPORT3_XMODE_ENf, 1, 0, SOCF_RO },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLE_2r_fields[] = {
    { BOND_FEATURE_ENf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLE_BCM56224_A0r_fields[] = {
    { BOND_FEATURE_ENf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLE_BCM56634_A0r_fields[] = {
    { BOND_FEATURE_ENf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_SWITCH_FEATURE_ENABLE_BCM88750_A0r_fields[] = {
    { BOND_FEATURE_ENf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_SW_PIO_ACK_DATA_BEAT_COUNTr_fields[] = {
    { BEAT_COUNTf, 5, 0, SOCF_LE|SOCF_RO },
    { RESERVED_0f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_SW_RSTr_fields[] = {
    { DMA_IC_RST_OVERRIDEf, 1, 14, SOCF_SIG },
    { GPIO_RST_OVERRIDEf, 1, 4, SOCF_SIG },
    { I2CM_RST_OVERRIDEf, 1, 1, SOCF_SIG },
    { I2CS_RST_OVERRIDEf, 1, 5, SOCF_SIG },
    { MCS_IC_RST_OVERRIDEf, 1, 12, SOCF_SIG },
    { PCIE_I2C_RST_OVERRIDEf, 1, 11, SOCF_SIG },
    { PIO_IC_RST_OVERRIDEf, 1, 13, SOCF_SIG },
    { SPIM_RST_OVERRIDEf, 1, 0, SOCF_SIG },
    { SPIS_RST_OVERRIDEf, 1, 6, SOCF_SIG },
    { TIMER_0_RST_OVERRIDEf, 1, 7, SOCF_SIG },
    { TIMER_1_RST_OVERRIDEf, 1, 8, SOCF_SIG },
    { UART_0_RST_OVERRIDEf, 1, 2, SOCF_SIG },
    { UART_1_RST_OVERRIDEf, 1, 3, SOCF_SIG },
    { WDT_0_RST_OVERRIDEf, 1, 9, SOCF_SIG },
    { WDT_1_RST_OVERRIDEf, 1, 10, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_SW_RST_BCM56440_A0r_fields[] = {
    { DMA_IC_RST_OVERRIDEf, 1, 14, 0 },
    { GPIO_RST_OVERRIDEf, 1, 4, 0 },
    { I2CM_RST_OVERRIDEf, 1, 1, 0 },
    { I2CS_RST_OVERRIDEf, 1, 5, 0 },
    { MCS_IC_RST_OVERRIDEf, 1, 12, 0 },
    { PCIE_I2C_RST_OVERRIDEf, 1, 11, 0 },
    { PIO_IC_RST_OVERRIDEf, 1, 13, 0 },
    { SPIM_RST_OVERRIDEf, 1, 0, 0 },
    { SPIS_RST_OVERRIDEf, 1, 6, 0 },
    { TIMER_0_RST_OVERRIDEf, 1, 7, 0 },
    { TIMER_1_RST_OVERRIDEf, 1, 8, 0 },
    { UART_0_RST_OVERRIDEf, 1, 2, 0 },
    { UART_1_RST_OVERRIDEf, 1, 3, 0 },
    { WDT_0_RST_OVERRIDEf, 1, 9, 0 },
    { WDT_1_RST_OVERRIDEf, 1, 10, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_SW_RST_BCM88030_A0r_fields[] = {
    { DMA_IC_RST_OVERRIDEf, 1, 14, 0 },
    { GPIO_RST_OVERRIDEf, 1, 4, 0 },
    { I2CM_RST_OVERRIDEf, 1, 1, 0 },
    { I2CS_RST_OVERRIDEf, 1, 5, 0 },
    { MCS_IC_RST_OVERRIDEf, 1, 12, 0 },
    { PCIE_I2C_RST_OVERRIDEf, 1, 11, 0 },
    { PIO_IC_RST_OVERRIDEf, 1, 13, 0 },
    { SPIM_RST_OVERRIDEf, 1, 0, 0 },
    { SPIS_RST_OVERRIDEf, 1, 6, 0 },
    { TIMER_0_RST_OVERRIDEf, 1, 7, 0 },
    { TIMER_1_RST_OVERRIDEf, 1, 8, 0 },
    { UART_0_RST_OVERRIDEf, 1, 2, 0 },
    { UART_1_RST_OVERRIDEf, 1, 3, 0 },
    { WDT_0_RST_OVERRIDEf, 1, 9, 0 },
    { WDT_1_RST_OVERRIDEf, 1, 10, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFGr_fields[] = {
    { ABORTf, 1, 1, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { DONEf, 1, 2, 0 },
    { ENf, 1, 0, 0 },
    { ERRORf, 1, 3, 0 },
    { RESERVED_1f, 12, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFG_BCM56624_A0r_fields[] = {
    { ABORTf, 1, 1, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { DONEf, 1, 2, 0 },
    { ENf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, 0 },
    { ERRORf, 1, 3, 0 },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFG_BCM56634_A0r_fields[] = {
    { ABORTf, 1, 1, SOCF_RES },
    { BEATSf, 5, 16, SOCF_LE|SOCF_RES },
    { DONEf, 1, 2, SOCF_RES },
    { ENf, 1, 0, SOCF_RES },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, SOCF_RES },
    { ERRORf, 1, 3, SOCF_RES },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_CHECK_FAILf, 1, 13, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFG_BCM56634_B0r_fields[] = {
    { ABORTf, 1, 1, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { DONEf, 1, 2, 0 },
    { ENf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, 0 },
    { ERRORf, 1, 3, 0 },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_CHECK_FAILf, 1, 13, 0 }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_TABLE_DMA_CFG_BCM88750_A0r_fields[] = {
    { ABORTf, 1, 1, 0 },
    { BEATSf, 5, 16, SOCF_LE },
    { DONEf, 1, 2, 0 },
    { ENf, 1, 0, 0 },
    { ENABLE_MULTIPLE_SBUS_CMDSf, 1, 4, 0 },
    { ERRORf, 1, 3, 0 },
    { MULTIPLE_SBUS_CMD_SPACINGf, 8, 5, SOCF_LE },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 11, 21, SOCF_LE|SOCF_RO|SOCF_RES },
    { SER_CHECK_FAILf, 1, 13, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_TAP_CONTROLr_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_TAP_CONTROL_BCM56634_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { TCKf, 1, 2, SOCF_RES },
    { TDIf, 1, 0, SOCF_RES },
    { TDOf, 1, 4, SOCF_RO|SOCF_RES },
    { TMSf, 1, 1, SOCF_RES },
    { TRSTf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_TAP_CONTROL_BCM88750_A0r_fields[] = {
    { RESERVED_1f, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_THERMAL_MON_CALIBRATIONr_fields[] = {
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATA_25f, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_THERMAL_MON_CALIBRATION_BCM56840_A0r_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATA_25f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_THERMAL_MON_CALIBRATION_BCM88750_A0r_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATA_25f, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_THERMAL_MON_CTRLr_fields[] = {
    { I_TEMPMON_CTRLf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_THERMAL_MON_CTRL_BCM56840_A0r_fields[] = {
    { BG_ADJf, 3, 0, SOCF_LE },
    { I_TEMPMON_CTRLf, 19, 0, SOCF_LE },
    { POWER_DOWNf, 1, 17, 0 },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 1, 18, SOCF_RES },
    { RSVD2f, 13, 3, SOCF_LE|SOCF_RES },
    { VTMON_RSTBf, 1, 16, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_THERMAL_MON_CTRL_BCM88732_A0r_fields[] = {
    { BG_ADJf, 3, 0, SOCF_LE },
    { I_TEMPMON_CTRLf, 19, 0, SOCF_LE },
    { PWDNf, 1, 17, 0 },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 9, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETBf, 1, 16, 0 },
    { TEST_MODEf, 4, 3, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_THERMAL_MON_CTRL_BCM88750_A0r_fields[] = {
    { BG_ADJf, 3, 0, SOCF_LE },
    { I_TEMPMON_CTRLf, 19, 0, SOCF_LE },
    { POWER_DOWNf, 1, 17, 0 },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES },
    { RSVDf, 1, 18, SOCF_RES },
    { RSVD2f, 13, 3, SOCF_LE|SOCF_RES },
    { VTMON_RSTBf, 1, 16, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CMIC_THERMAL_MON_RESULTr_fields[] = {
    { RESERVEDf, 23, 9, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 9, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_THERMAL_MON_RESULT_0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_THERMAL_MON_RESULT_0_BCM88750_A0r_fields[] = {
    { PEAK_TEMP_DATAf, 10, 22, SOCF_LE|SOCF_RO },
    { RESERVEDf, 12, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEMP_DATAf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER1BGLOADr_fields[] = {
    { TIMER1BGLOADf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1BGLOAD_BCM56440_A0r_fields[] = {
    { TIMER1BGLOADf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1BGLOAD_BCM88030_A0r_fields[] = {
    { TIMER1BGLOADf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER1CONTROLr_fields[] = {
    { INTENABLEf, 1, 5, SOCF_SIG },
    { ONESHOTf, 1, 0, SOCF_SIG },
    { RESERVED_0f, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERENf, 1, 7, SOCF_SIG },
    { TIMERMODEf, 1, 6, SOCF_SIG },
    { TIMERPREf, 2, 2, SOCF_LE|SOCF_SIG },
    { TIMERSIZEf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1CONTROL_BCM56440_A0r_fields[] = {
    { INTENABLEf, 1, 5, 0 },
    { ONESHOTf, 1, 0, 0 },
    { RESERVED_0f, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERENf, 1, 7, 0 },
    { TIMERMODEf, 1, 6, 0 },
    { TIMERPREf, 2, 2, SOCF_LE },
    { TIMERSIZEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1CONTROL_BCM88030_A0r_fields[] = {
    { INTENABLEf, 1, 5, 0 },
    { ONESHOTf, 1, 0, 0 },
    { RESERVED_0f, 1, 4, SOCF_RO|SOCF_RES },
    { RESERVED_1f, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERENf, 1, 7, 0 },
    { TIMERMODEf, 1, 6, 0 },
    { TIMERPREf, 2, 2, SOCF_LE },
    { TIMERSIZEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER1INTCLRr_fields[] = {
    { INTCLRf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1INTCLR_BCM56440_A0r_fields[] = {
    { INTCLRf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1INTCLR_BCM88030_A0r_fields[] = {
    { INTCLRf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER1LOADr_fields[] = {
    { TIMER1LOADf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1LOAD_BCM56440_A0r_fields[] = {
    { TIMER1LOADf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1LOAD_BCM88030_A0r_fields[] = {
    { TIMER1LOADf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER1MISr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER1MISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1MIS_BCM56440_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER1MISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1MIS_BCM88030_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER1MISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER1RISr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER1RISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1RIS_BCM56440_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER1RISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1RIS_BCM88030_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER1RISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER1VALUEr_fields[] = {
    { TIMER1VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1VALUE_BCM56440_A0r_fields[] = {
    { TIMER1VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER1VALUE_BCM88030_A0r_fields[] = {
    { TIMER1VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER2BGLOADr_fields[] = {
    { TIMER2BGLOADf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2BGLOAD_BCM56440_A0r_fields[] = {
    { TIMER2BGLOADf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2BGLOAD_BCM88030_A0r_fields[] = {
    { TIMER2BGLOADf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER2LOADr_fields[] = {
    { TIMER2LOADf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2LOAD_BCM56440_A0r_fields[] = {
    { TIMER2LOADf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2LOAD_BCM88030_A0r_fields[] = {
    { TIMER2LOADf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER2MISr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER2MISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2MIS_BCM56440_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER2MISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2MIS_BCM88030_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER2MISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER2RISr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER2RISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2RIS_BCM56440_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER2RISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2RIS_BCM88030_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMER2RISf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMER2VALUEr_fields[] = {
    { TIMER2VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2VALUE_BCM56440_A0r_fields[] = {
    { TIMER2VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMER2VALUE_BCM88030_A0r_fields[] = {
    { TIMER2VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERITCRr_fields[] = {
    { ITENf, 1, 0, SOCF_SIG },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERITCR_BCM56440_A0r_fields[] = {
    { ITENf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERITCR_BCM88030_A0r_fields[] = {
    { ITENf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERITOPr_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMINT1f, 1, 0, 0 },
    { TIMINT2f, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERITOP_BCM56440_A0r_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMINT1f, 1, 0, SOCF_WO },
    { TIMINT2f, 1, 1, SOCF_WO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERITOP_BCM88030_A0r_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMINT1f, 1, 0, SOCF_WO },
    { TIMINT2f, 1, 1, SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID1r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID1f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID2r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID2f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID3r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID0_BCM56440_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID0_BCM88030_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID1_BCM56440_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID1f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID1_BCM88030_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID1f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID2_BCM56440_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID2f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID2_BCM88030_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID2f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID3_BCM56440_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPCELLID3_BCM88030_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMERPCELLID3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID0r_fields[] = {
    { PARTNUMBER0f, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID1r_fields[] = {
    { DESIGNER0f, 4, 4, SOCF_LE|SOCF_RO },
    { PARTNUMBER1f, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID2r_fields[] = {
    { DESIGNER1f, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { REVISIONf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID3r_fields[] = {
    { CONFIGURATIONf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID0_BCM56440_A0r_fields[] = {
    { PARTNUMBER0f, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID0_BCM88030_A0r_fields[] = {
    { PARTNUMBER0f, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID1_BCM56440_A0r_fields[] = {
    { DESIGNER0f, 4, 4, SOCF_LE|SOCF_RO },
    { PARTNUMBER1f, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID1_BCM88030_A0r_fields[] = {
    { DESIGNER0f, 4, 4, SOCF_LE|SOCF_RO },
    { PARTNUMBER1f, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID2_BCM56440_A0r_fields[] = {
    { DESIGNER1f, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { REVISIONf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID2_BCM88030_A0r_fields[] = {
    { DESIGNER1f, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { REVISIONf, 4, 4, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID3_BCM56440_A0r_fields[] = {
    { CONFIGURATIONf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TIM0_TIMERPERIPHID3_BCM88030_A0r_fields[] = {
    { CONFIGURATIONf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_CAPTURE_STATUS_1r_fields[] = {
    { BSYNC0_RX_HB_STATUSf, 1, 2, SOCF_RO },
    { BSYNC0_TX_HB_STATUSf, 1, 1, SOCF_RO },
    { BSYNC1_RX_HB_STATUSf, 1, 4, SOCF_RO },
    { BSYNC1_TX_HB_STATUSf, 1, 3, SOCF_RO },
    { FIFO_DEPTHf, 7, 6, SOCF_LE|SOCF_RO },
    { FIFO_WRITE_COMPLETEf, 1, 5, SOCF_RO },
    { TIME_CAPTURE_COMPLETEf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_fields[] = {
    { BSYNC0_RX_HB_STATUS_CLRf, 1, 2, 0 },
    { BSYNC0_TX_HB_STATUS_CLRf, 1, 1, 0 },
    { BSYNC1_RX_HB_STATUS_CLRf, 1, 4, 0 },
    { BSYNC1_TX_HB_STATUS_CLRf, 1, 3, 0 },
    { FIFO_WRITE_COMPLETE_CLRf, 1, 5, 0 },
    { TIME_CAPTURE_COMPLETE_CLRf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_TIMESYNC_CONTROLr_fields[] = {
    { RESERVEDf, 10, 22, SOCF_LE|SOCF_RES },
    { TIMESYNC_ATTRIBUTESf, 20, 0, SOCF_LE },
    { TIMESYNC_MODEf, 2, 20, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_fields[] = {
    { ENABLE_COMMON_CONTROLf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_FIFO_STATUSr_fields[] = {
    { SOURCE_OVERFLOWf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_fields[] = {
    { DIVISORf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_fields[] = {
    { PHASE_ADJUSTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_fields[] = {
    { EVENT_IDf, 5, 18, SOCF_LE|SOCF_RO },
    { TIMESTAMPf, 16, 0, SOCF_LE|SOCF_RO },
    { TIMESTAMPING_ERRORf, 2, 16, SOCF_LE|SOCF_RO },
    { VALIDf, 1, 23, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_INTERRUPT_CLRr_fields[] = {
    { INTERRUPT_CLRf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_INTERRUPT_ENABLEr_fields[] = {
    { INT_ENABLEf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_INTERRUPT_STATUSr_fields[] = {
    { INTERRUPTf, 1, 19, SOCF_RO },
    { INTERRUPT_STATUSf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_TIMESYNC_TIMERr_fields[] = {
    { TIMESYNC_TIMERf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_fields[] = {
    { BSYNC0_RX_HB_STATUS_ENABLEf, 1, 2, 0 },
    { BSYNC0_TX_HB_STATUS_ENABLEf, 1, 1, 0 },
    { BSYNC1_RX_HB_STATUS_ENABLEf, 1, 4, 0 },
    { BSYNC1_TX_HB_STATUS_ENABLEf, 1, 3, 0 },
    { TIME_CAPTURE_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_fields[] = {
    { TIME_CAPTURE_MODEf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_fields[] = {
    { NSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_fields[] = {
    { NSf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_TO_CORE_PLL_CONTROL_1r_fields[] = {
    { FREQ_DET_DISf, 1, 9, 0 },
    { ICPXf, 6, 10, SOCF_LE },
    { KVCO_XFf, 3, 21, SOCF_LE },
    { KVCO_XSf, 3, 24, SOCF_LE },
    { P1_DIVIDERf, 4, 0, SOCF_LE },
    { P2_DIVIDERf, 4, 4, SOCF_LE },
    { PH_DET_DISf, 1, 8, 0 },
    { RXf, 2, 16, SOCF_LE },
    { TESTA_ENf, 1, 31, 0 },
    { TESTD_ENf, 1, 27, 0 },
    { TESTD_SELf, 3, 28, SOCF_LE },
    { VCO_RNGf, 2, 19, SOCF_LE },
    { VC_ENf, 1, 18, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_TO_CORE_PLL_CONTROL_2r_fields[] = {
    { ATTEN_FREFf, 1, 2, 0 },
    { DIV_BY_2f, 1, 3, 0 },
    { PWRDN_CK_DRIVERf, 1, 31, 0 },
    { RESERVEDf, 27, 4, SOCF_LE|SOCF_RES },
    { TESTA_SELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_TO_CORE_PLL_X2_1_CONTROL_1r_fields[] = {
    { FREQ_DET_DISf, 1, 9, 0 },
    { ICPXf, 6, 10, SOCF_LE },
    { KVCO_XFf, 3, 21, SOCF_LE },
    { KVCO_XSf, 3, 24, SOCF_LE },
    { P1_DIVIDERf, 4, 0, SOCF_LE },
    { P2_DIVIDERf, 4, 4, SOCF_LE },
    { PH_DET_DISf, 1, 8, 0 },
    { RXf, 2, 16, SOCF_LE },
    { TESTA_ENf, 1, 31, 0 },
    { TESTD_ENf, 1, 27, 0 },
    { TESTD_SELf, 3, 28, SOCF_LE },
    { VCO_RNGf, 2, 19, SOCF_LE },
    { VC_ENf, 1, 18, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_CAPTURE_STATUSr_fields[] = {
    { FIFO_DEPTHf, 7, 18, SOCF_LE|SOCF_RO },
    { FIFO_WRITE_COMPLETEf, 1, 3, SOCF_RO },
    { INTERRUPTf, 1, 17, SOCF_RO },
    { INTERRUPT_STATUSf, 13, 4, SOCF_LE|SOCF_RO },
    { RX_HB_STATUSf, 1, 2, SOCF_RO },
    { TIME_CAPTURE_COMPLETEf, 1, 0, SOCF_RO },
    { TX_HB_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_CAPTURE_STATUS_BCM56440_A0r_fields[] = {
    { FIFO_DEPTHf, 7, 18, SOCF_LE|SOCF_RO },
    { FIFO_WRITE_COMPLETEf, 1, 3, SOCF_RO },
    { INTERRUPTf, 1, 17, SOCF_RO },
    { INTERRUPT_STATUSf, 13, 4, SOCF_LE|SOCF_RO },
    { RX_HB_STATUSf, 1, 2, SOCF_RO },
    { TIME_CAPTURE_COMPLETEf, 1, 0, SOCF_RO },
    { TX_HB_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_CAPTURE_STATUS_BCM88030_A0r_fields[] = {
    { FIFO_DEPTHf, 7, 18, SOCF_LE|SOCF_RO },
    { FIFO_WRITE_COMPLETEf, 1, 3, SOCF_RO },
    { INTERRUPTf, 1, 17, SOCF_RO },
    { INTERRUPT_STATUSf, 13, 4, SOCF_LE|SOCF_RO },
    { RX_HB_STATUSf, 1, 2, SOCF_RO },
    { TIME_CAPTURE_COMPLETEf, 1, 0, SOCF_RO },
    { TX_HB_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_CAPTURE_STATUS_CLRr_fields[] = {
    { FIFO_WRITE_COMPLETE_CLRf, 1, 3, SOCF_SIG },
    { INTERRUPT_CLRf, 13, 4, SOCF_LE|SOCF_SIG },
    { RX_HB_STATUS_CLRf, 1, 2, SOCF_SIG },
    { TIME_CAPTURE_COMPLETE_CLRf, 1, 0, SOCF_SIG },
    { TX_HB_STATUS_CLRf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_CAPTURE_STATUS_CLR_BCM56440_A0r_fields[] = {
    { FIFO_WRITE_COMPLETE_CLRf, 1, 3, 0 },
    { INTERRUPT_CLRf, 13, 4, SOCF_LE },
    { RX_HB_STATUS_CLRf, 1, 2, 0 },
    { TIME_CAPTURE_COMPLETE_CLRf, 1, 0, 0 },
    { TX_HB_STATUS_CLRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_CAPTURE_STATUS_CLR_BCM88030_A0r_fields[] = {
    { FIFO_WRITE_COMPLETE_CLRf, 1, 3, 0 },
    { INTERRUPT_CLRf, 13, 4, SOCF_LE },
    { RX_HB_STATUS_CLRf, 1, 2, 0 },
    { TIME_CAPTURE_COMPLETE_CLRf, 1, 0, 0 },
    { TX_HB_STATUS_CLRf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_FIFO_STATUSr_fields[] = {
    { SOURCE_OVERFLOWf, 13, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_FIFO_STATUS_BCM56440_A0r_fields[] = {
    { SOURCE_OVERFLOWf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_FIFO_STATUS_BCM88030_A0r_fields[] = {
    { SOURCE_OVERFLOWf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_FREQ_CTRL_LOWERr_fields[] = {
    { FRACf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_FREQ_CTRL_LOWER_BCM56440_A0r_fields[] = {
    { FRACf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_FREQ_CTRL_LOWER_BCM88030_A0r_fields[] = {
    { FRACf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_FREQ_CTRL_UPPERr_fields[] = {
    { ENABLEf, 1, 28, SOCF_SIG },
    { NSf, 28, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_FREQ_CTRL_UPPER_BCM56440_A0r_fields[] = {
    { ENABLEf, 1, 28, 0 },
    { NSf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_FREQ_CTRL_UPPER_BCM88030_A0r_fields[] = {
    { ENABLEf, 1, 28, 0 },
    { NSf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_GPIO_1_CTRLr_fields[] = {
    { ENABLEf, 1, 0, SOCF_SIG },
    { ONE_SHOTf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_GPIO_1_CTRL_BCM56440_A0r_fields[] = {
    { OUTPUT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_GPIO_1_CTRL_BCM88030_A0r_fields[] = {
    { ENABLEf, 1, 0, 0 },
    { ONE_SHOTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRLr_fields[] = {
    { INTERVAL_LENGTHf, 30, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM56440_A0r_fields[] = {
    { ENABLEf, 1, 30, 0 },
    { INTERVAL_LENGTHf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_GPIO_1_DOWN_EVENT_CTRL_BCM88030_A0r_fields[] = {
    { INTERVAL_LENGTHf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_GPIO_1_OUTPUT_ENABLEr_fields[] = {
    { OUTPUT_ENABLEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_GPIO_1_OUTPUT_ENABLE_BCM88030_A0r_fields[] = {
    { OUTPUT_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_GPIO_1_PHASE_ADJUSTr_fields[] = {
    { PHASE_ADJUSTf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_GPIO_1_PHASE_ADJUST_BCM88030_A0r_fields[] = {
    { PHASE_ADJUSTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_INPUT_TIME_FIFO_IDr_fields[] = {
    { EVENT_IDf, 4, 1, SOCF_LE|SOCF_RO },
    { VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_INPUT_TIME_FIFO_ID_BCM56440_A0r_fields[] = {
    { EVENT_IDf, 4, 1, SOCF_LE|SOCF_RO },
    { VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_INPUT_TIME_FIFO_ID_BCM88030_A0r_fields[] = {
    { EVENT_IDf, 4, 1, SOCF_LE|SOCF_RO },
    { VALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_INPUT_TIME_FIFO_TSr_fields[] = {
    { TIMESTAMPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_INPUT_TIME_FIFO_TS_BCM56440_A0r_fields[] = {
    { TIMESTAMPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_INPUT_TIME_FIFO_TS_BCM88030_A0r_fields[] = {
    { TIMESTAMPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRLr_fields[] = {
    { DIVISORf, 28, 0, SOCF_LE|SOCF_SIG },
    { ENABLEf, 1, 28, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM56440_A0r_fields[] = {
    { DIVISORf, 28, 0, SOCF_LE },
    { ENABLEf, 1, 28, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_L1_CLK_RECOVERED_CLK_BKUP_COUNT_CTRL_BCM88030_A0r_fields[] = {
    { DIVISORf, 28, 0, SOCF_LE },
    { ENABLEf, 1, 28, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TS_TIME_CAPTURE_CTRLr_fields[] = {
    { INT_ENABLEf, 13, 3, SOCF_LE|SOCF_SIG },
    { RX_HB_STATUS_ENABLEf, 1, 2, SOCF_SIG },
    { TIME_CAPTURE_ENABLEf, 1, 0, SOCF_SIG },
    { TIME_CAPTURE_MODEf, 13, 16, SOCF_LE|SOCF_SIG },
    { TX_HB_STATUS_ENABLEf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TS_TIME_CAPTURE_CTRL_BCM56440_A0r_fields[] = {
    { INT_ENABLEf, 13, 3, SOCF_LE },
    { RX_HB_STATUS_ENABLEf, 1, 2, 0 },
    { TIME_CAPTURE_ENABLEf, 1, 0, 0 },
    { TIME_CAPTURE_MODEf, 13, 16, SOCF_LE },
    { TX_HB_STATUS_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TS_TIME_CAPTURE_CTRL_BCM88030_A0r_fields[] = {
    { INT_ENABLEf, 13, 3, SOCF_LE },
    { RX_HB_STATUS_ENABLEf, 1, 2, 0 },
    { TIME_CAPTURE_ENABLEf, 1, 0, 0 },
    { TIME_CAPTURE_MODEf, 13, 16, SOCF_LE },
    { TX_HB_STATUS_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_CONFIGr_fields[] = {
    { FIRST_SERVE_BUFFERS_WITH_EOP_CELLSf, 1, 2, SOCF_SIG },
    { TXPKTBUF_ECC_PROTECTION_ENf, 1, 0, SOCF_SIG },
    { TXSTATUSBUF_ECC_PROTECTION_ENf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TXBUF_CONFIG_BCM56440_A0r_fields[] = {
    { FIRST_SERVE_BUFFERS_WITH_EOP_CELLSf, 1, 2, 0 },
    { TXPKTBUF_ECC_PROTECTION_ENf, 1, 0, 0 },
    { TXSTATUSBUF_ECC_PROTECTION_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_CONFIG_BCM88030_A0r_fields[] = {
    { FIRST_SERVE_BUFFERS_WITH_EOP_CELLSf, 1, 2, 0 },
    { TXPKTBUF_ECC_PROTECTION_ENf, 1, 0, 0 },
    { TXSTATUSBUF_ECC_PROTECTION_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_fields[] = {
    { MAX_NUMBER_OF_ENTRIES_ENCf, 3, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIES_BCM88030_A0r_fields[] = {
    { MAX_NUMBER_OF_ENTRIES_ENCf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_fields[] = {
    { NUMBER_OF_FREE_ENTRIESf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIES_BCM88030_A0r_fields[] = {
    { NUMBER_OF_FREE_ENTRIESf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_DEBUGr_fields[] = {
    { CURR_CMC0_CELLCNTf, 6, 8, SOCF_LE|SOCF_RO },
    { CURR_CMC1_CELLCNTf, 6, 14, SOCF_LE|SOCF_RO },
    { CURR_CMC2_CELLCNTf, 6, 20, SOCF_LE|SOCF_RO },
    { CURR_IP_INTF_OWNER_IDf, 2, 0, SOCF_LE|SOCF_RO },
    { CURR_RPE_CELLCNTf, 6, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TXBUF_DEBUG_BCM56440_A0r_fields[] = {
    { CURR_CMC0_CELLCNTf, 6, 8, SOCF_LE|SOCF_RO },
    { CURR_CMC1_CELLCNTf, 6, 14, SOCF_LE|SOCF_RO },
    { CURR_CMC2_CELLCNTf, 6, 20, SOCF_LE|SOCF_RO },
    { CURR_IP_INTF_OWNER_IDf, 2, 0, SOCF_LE|SOCF_RO },
    { CURR_RPE_CELLCNTf, 6, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_DEBUG_BCM88030_A0r_fields[] = {
    { CURR_CMC0_CELLCNTf, 6, 8, SOCF_LE|SOCF_RO },
    { CURR_CMC1_CELLCNTf, 6, 14, SOCF_LE|SOCF_RO },
    { CURR_CMC2_CELLCNTf, 6, 20, SOCF_LE|SOCF_RO },
    { CURR_IP_INTF_OWNER_IDf, 2, 0, SOCF_LE|SOCF_RO },
    { CURR_RPE_CELLCNTf, 6, 2, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_ECCERR_CONTROLr_fields[] = {
    { INJECT_1BIT_ECC_ERROR_IN_DATABUFf, 1, 2, SOCF_SIG },
    { INJECT_1BIT_ECC_ERROR_IN_MHDRBUFf, 1, 0, SOCF_SIG },
    { INJECT_2BIT_ECC_ERROR_IN_DATABUFf, 1, 3, SOCF_SIG },
    { INJECT_2BIT_ECC_ERROR_IN_MHDRBUFf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_ECCERR_CONTROL_BCM88030_A0r_fields[] = {
    { INJECT_1BIT_ECC_ERROR_IN_DATABUFf, 1, 2, 0 },
    { INJECT_1BIT_ECC_ERROR_IN_MHDRBUFf, 1, 0, 0 },
    { INJECT_2BIT_ECC_ERROR_IN_DATABUFf, 1, 3, 0 },
    { INJECT_2BIT_ECC_ERROR_IN_MHDRBUFf, 1, 1, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr_fields[] = {
    { FLUSH_IP_INTF_BUFFERf, 1, 7, SOCF_SIG },
    { IP_INTF_CREDITSf, 6, 0, SOCF_LE|SOCF_SIG },
    { WR_IP_INTF_CREDITSf, 1, 6, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TXBUF_IPINTF_INTERFACE_CREDITS_BCM56440_A0r_fields[] = {
    { FLUSH_IP_INTF_BUFFERf, 1, 7, 0 },
    { IP_INTF_CREDITSf, 6, 0, SOCF_LE },
    { WR_IP_INTF_CREDITSf, 1, 6, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_IPINTF_INTERFACE_CREDITS_BCM88030_A0r_fields[] = {
    { FLUSH_IP_INTF_BUFFERf, 1, 7, 0 },
    { IP_INTF_CREDITSf, 6, 0, SOCF_LE },
    { WR_IP_INTF_CREDITSf, 1, 6, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_MAX_BUF_LIMITSr_fields[] = {
    { CMC0_MAX_BUFLIMITf, 6, 6, SOCF_LE|SOCF_SIG },
    { CMC1_MAX_BUFLIMITf, 6, 12, SOCF_LE|SOCF_SIG },
    { CMC2_MAX_BUFLIMITf, 6, 18, SOCF_LE|SOCF_SIG },
    { RPE_MAX_BUFLIMITf, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TXBUF_MAX_BUF_LIMITS_BCM56440_A0r_fields[] = {
    { CMC0_MAX_BUFLIMITf, 6, 6, SOCF_LE },
    { CMC1_MAX_BUFLIMITf, 6, 12, SOCF_LE },
    { CMC2_MAX_BUFLIMITf, 6, 18, SOCF_LE },
    { RPE_MAX_BUFLIMITf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_MAX_BUF_LIMITS_BCM88030_A0r_fields[] = {
    { CMC0_MAX_BUFLIMITf, 6, 6, SOCF_LE },
    { CMC1_MAX_BUFLIMITf, 6, 12, SOCF_LE },
    { CMC2_MAX_BUFLIMITf, 6, 18, SOCF_LE },
    { RPE_MAX_BUFLIMITf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_MIN_BUF_LIMITSr_fields[] = {
    { CMC0_MIN_BUFLIMITf, 6, 6, SOCF_LE|SOCF_SIG },
    { CMC1_MIN_BUFLIMITf, 6, 12, SOCF_LE|SOCF_SIG },
    { CMC2_MIN_BUFLIMITf, 6, 18, SOCF_LE|SOCF_SIG },
    { RPE_MIN_BUFLIMITf, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TXBUF_MIN_BUF_LIMITS_BCM56440_A0r_fields[] = {
    { CMC0_MIN_BUFLIMITf, 6, 6, SOCF_LE },
    { CMC1_MIN_BUFLIMITf, 6, 12, SOCF_LE },
    { CMC2_MIN_BUFLIMITf, 6, 18, SOCF_LE },
    { RPE_MIN_BUFLIMITf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_MIN_BUF_LIMITS_BCM88030_A0r_fields[] = {
    { CMC0_MIN_BUFLIMITf, 6, 6, SOCF_LE },
    { CMC1_MIN_BUFLIMITf, 6, 12, SOCF_LE },
    { CMC2_MIN_BUFLIMITf, 6, 18, SOCF_LE },
    { RPE_MIN_BUFLIMITf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_STATr_fields[] = {
    { TXPKTBUF_ECC_ERRORf, 1, 0, SOCF_RO },
    { TXSTATUSBUF_ECC_ERRORf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TXBUF_STAT_BCM56440_A0r_fields[] = {
    { TXPKTBUF_ECC_ERRORf, 1, 0, SOCF_RO },
    { TXSTATUSBUF_ECC_ERRORf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_STAT_BCM88030_A0r_fields[] = {
    { TXPKTBUF_ECC_ERRORf, 1, 0, SOCF_RO },
    { TXSTATUSBUF_ECC_ERRORf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_TXBUF_STAT_CLRr_fields[] = {
    { TXPKTBUF_ECC_ERROR_CLRf, 1, 0, SOCF_SIG },
    { TXSTATUSBUF_ECC_ERROR_CLRf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TXBUF_STAT_CLR_BCM56440_A0r_fields[] = {
    { TXPKTBUF_ECC_ERROR_CLRf, 1, 0, 0 },
    { TXSTATUSBUF_ECC_ERROR_CLRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_TXBUF_STAT_CLR_BCM88030_A0r_fields[] = {
    { TXPKTBUF_ECC_ERROR_CLRf, 1, 0, 0 },
    { TXSTATUSBUF_ECC_ERROR_CLRf, 1, 1, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TX_PAUSE_CAPABILITYr_fields[] = {
    { TX_PAUSE_CAPABILITYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_TX_PAUSE_OVERRIDE_CONTROLr_fields[] = {
    { TX_PAUSE_OVERRIDE_CONTROLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_CPRr_fields[] = {
    { CPRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_CPR_BCM56440_A0r_fields[] = {
    { CPRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_CPR_BCM88030_A0r_fields[] = {
    { CPRf, 24, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_CTRr_fields[] = {
    { PERIPHERAL_IDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_CTR_BCM56440_A0r_fields[] = {
    { PERIPHERAL_IDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_CTR_BCM88030_A0r_fields[] = {
    { PERIPHERAL_IDf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_DLH_IERr_fields[] = {
    { DLH_IERf, 8, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_DLH_IER_BCM56440_A0r_fields[] = {
    { DLH_IERf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_DLH_IER_BCM88030_A0r_fields[] = {
    { DLH_IERf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_DMASAr_fields[] = {
    { DMASAf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_DMASA_BCM56440_A0r_fields[] = {
    { DMASAf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_DMASA_BCM88030_A0r_fields[] = {
    { DMASAf, 1, 0, SOCF_WO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_FARr_fields[] = {
    { FARf, 1, 0, SOCF_SIG },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_FAR_BCM56440_A0r_fields[] = {
    { FARf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_FAR_BCM88030_A0r_fields[] = {
    { FARf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_HTXr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { STETf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_HTX_BCM56440_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { STETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_HTX_BCM88030_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { STETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_IIR_FCRr_fields[] = {
    { IIR_FCRf, 8, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_IIR_FCR_BCM56440_A0r_fields[] = {
    { IIR_FCRf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_IIR_FCR_BCM88030_A0r_fields[] = {
    { IIR_FCRf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_LCRr_fields[] = {
    { BCf, 1, 6, SOCF_SIG },
    { DLABf, 1, 7, SOCF_SIG },
    { DLSf, 2, 0, SOCF_LE|SOCF_SIG },
    { EPSf, 1, 4, SOCF_SIG },
    { PENf, 1, 3, SOCF_SIG },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 5, SOCF_RO|SOCF_RES },
    { STOPf, 1, 2, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_LCR_BCM56440_A0r_fields[] = {
    { BCf, 1, 6, 0 },
    { DLABf, 1, 7, 0 },
    { DLSf, 2, 0, SOCF_LE },
    { EPSf, 1, 4, 0 },
    { PENf, 1, 3, 0 },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 5, SOCF_RO|SOCF_RES },
    { STOPf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_LCR_BCM88030_A0r_fields[] = {
    { BCf, 1, 6, 0 },
    { DLABf, 1, 7, 0 },
    { DLSf, 2, 0, SOCF_LE },
    { EPSf, 1, 4, 0 },
    { PENf, 1, 3, 0 },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 5, SOCF_RO|SOCF_RES },
    { STOPf, 1, 2, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_LPDLHr_fields[] = {
    { LPDLHf, 8, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_LPDLH_BCM56440_A0r_fields[] = {
    { LPDLHf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_LPDLH_BCM88030_A0r_fields[] = {
    { LPDLHf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_LPDLLr_fields[] = {
    { LPDLLf, 8, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_LPDLL_BCM56440_A0r_fields[] = {
    { LPDLLf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_LPDLL_BCM88030_A0r_fields[] = {
    { LPDLLf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_LSRr_fields[] = {
    { LSRf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_LSR_BCM56440_A0r_fields[] = {
    { LSRf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_LSR_BCM88030_A0r_fields[] = {
    { LSRf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_MCRr_fields[] = {
    { MCRf, 7, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_MCR_BCM56440_A0r_fields[] = {
    { MCRf, 7, 0, SOCF_LE },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_MCR_BCM88030_A0r_fields[] = {
    { MCRf, 7, 0, SOCF_LE },
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_MSRr_fields[] = {
    { MSRf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_MSR_BCM56440_A0r_fields[] = {
    { MSRf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_MSR_BCM88030_A0r_fields[] = {
    { MSRf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_RBR_THR_DLLr_fields[] = {
    { RBR_THR_DLLf, 8, 0, SOCF_LE|SOCF_SIG },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_RBR_THR_DLL_BCM56440_A0r_fields[] = {
    { RBR_THR_DLLf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_RBR_THR_DLL_BCM88030_A0r_fields[] = {
    { RBR_THR_DLLf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_RFLr_fields[] = {
    { RFLf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_RFL_BCM56440_A0r_fields[] = {
    { RFLf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_RFL_BCM88030_A0r_fields[] = {
    { RFLf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_RFWr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RFWf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_RFW_BCM56440_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RFWf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_RFW_BCM88030_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { RFWf, 8, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_SBCRr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBCRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_SBCR_BCM56440_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBCRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_SBCR_BCM88030_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SBCRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_SCRr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCRf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_SCR_BCM56440_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_SCR_BCM88030_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SCRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_SDMAMr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDMAMf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_SDMAM_BCM56440_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDMAMf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_SDMAM_BCM88030_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDMAMf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_SFEr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SFEf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_SFE_BCM56440_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SFEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_SFE_BCM88030_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SFEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_SRBR_STHRr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRBR_STHRf, 8, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_SRBR_STHR_BCM56440_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRBR_STHRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_SRBR_STHR_BCM88030_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRBR_STHRf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_SRRr_fields[] = {
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRRf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_SRR_BCM56440_A0r_fields[] = {
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRRf, 3, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_SRR_BCM88030_A0r_fields[] = {
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRRf, 3, 0, SOCF_LE|SOCF_WO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_SRTr_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRTf, 2, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_SRTSr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRTSf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_SRTS_BCM56440_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRTSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_SRTS_BCM88030_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRTSf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_SRT_BCM56440_A0r_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_SRT_BCM88030_A0r_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_STETr_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { STETf, 2, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_STET_BCM56440_A0r_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { STETf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_STET_BCM88030_A0r_fields[] = {
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { STETf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_TFLr_fields[] = {
    { TFLf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_TFL_BCM56440_A0r_fields[] = {
    { TFLf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_TFL_BCM88030_A0r_fields[] = {
    { TFLf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_TFRr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TFRf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_TFR_BCM56440_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TFRf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_TFR_BCM88030_A0r_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TFRf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_UCVr_fields[] = {
    { CPRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_UCV_BCM56440_A0r_fields[] = {
    { CPRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_UCV_BCM88030_A0r_fields[] = {
    { CPRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UART0_USRr_fields[] = {
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { USRf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UART0_USR_BCM56440_A0r_fields[] = {
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { USRf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UART0_USR_BCM88030_A0r_fields[] = {
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { USRf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_CMIC_UC0_CONFIGr_fields[] = {
    { ACT_LOW_INTRf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CMIC_UC0_CONFIG_BCM56440_A0r_fields[] = {
    { ACT_LOW_INTRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CMIC_UC0_CONFIG_BCM88030_A0r_fields[] = {
    { ACT_LOW_INTRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1r_fields[] = {
    { BIAS_CTRLf, 2, 6, SOCF_LE },
    { CAPRESTARTf, 1, 26, 0 },
    { CAPSELECTM_ENf, 1, 27, 0 },
    { CAPSELECT_3_0f, 4, 28, SOCF_LE },
    { CAP_RETRY_ENf, 1, 15, 0 },
    { FREQDETRESTART_ENf, 1, 17, 0 },
    { FREQDETRETRY_ENf, 1, 18, 0 },
    { FREQ_MONITOR_ENf, 1, 16, 0 },
    { LCP_CTRLf, 3, 3, SOCF_LE },
    { OACf, 3, 0, SOCF_LE },
    { PLLFORCECAPDONEf, 1, 23, 0 },
    { PLLFORCECAPDONE_ENf, 1, 22, 0 },
    { PLLFORCECAPPASSf, 1, 25, 0 },
    { PLLFORCECAPPASS_ENf, 1, 24, 0 },
    { PLLFORCEDONE_ENf, 1, 19, 0 },
    { PLLFORCEFDONEf, 1, 20, 0 },
    { PLLFORCEFPASSf, 1, 21, 0 },
    { PLL_OBSERVEf, 3, 8, SOCF_LE },
    { PLL_SEQSTARTf, 1, 13, 0 },
    { RESERVED_0f, 1, 14, SOCF_RES },
    { VTH_CTRLf, 2, 11, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_2r_fields[] = {
    { CAPFORCESLOWDOWNf, 1, 2, 0 },
    { CAPFORCESLOWDOWN_ENf, 1, 1, 0 },
    { CAPSELECT_4f, 1, 0, 0 },
    { CMIC_XGPLL_LOCKf, 1, 25, SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { SLOWDOWN_XORf, 1, 3, 0 },
    { XGPLL_BYPASS_CLK156f, 1, 7, 0 },
    { XGPLL_BYPASS_CMLf, 1, 5, 0 },
    { XGPLL_BYPASS_CMOSf, 1, 6, 0 },
    { XGPLL_CONTROL_PWRDNf, 1, 8, 0 },
    { XGPLL_EN125f, 1, 4, 0 },
    { XGPLL_STATUSf, 16, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_3r_fields[] = {
    { PLLCTRL95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_4r_fields[] = {
    { PLLCTRL127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56142_A0r_fields[] = {
    { PLLCTRL31_0f, 15, 0, SOCF_LE },
    { RESERVEDf, 2, 16, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 12, 20, SOCF_LE|SOCF_RES },
    { TESTOUT_15f, 1, 15, 0 },
    { TESTOUT_18_19f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56624_A0r_fields[] = {
    { PLLCTRL31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56634_A0r_fields[] = {
    { PLLCTRL31_0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1_BCM56840_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE },
    { PLLCTRL31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88732_A0r_fields[] = {
    { PLLCTRL31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_1_BCM88750_A0r_fields[] = {
    { CH0_MDIVf, 8, 0, SOCF_LE },
    { CH3_MDIVf, 8, 8, SOCF_LE },
    { CH4_MDIVf, 8, 16, SOCF_LE },
    { CH5_MDIVf, 8, 24, SOCF_LE },
    { PLLCTRL31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56624_A0r_fields[] = {
    { PLLCTRL63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56634_A0r_fields[] = {
    { PLLCTRL63_32f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_2_BCM56840_A0r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE },
    { PLLCTRL63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88732_A0r_fields[] = {
    { PLLCTRL63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_2_BCM88750_A0r_fields[] = {
    { HOLD_CHf, 6, 0, SOCF_LE },
    { KAf, 3, 12, SOCF_LE },
    { KIf, 3, 15, SOCF_LE },
    { KPf, 4, 18, SOCF_LE },
    { LOAD_EN_CHf, 6, 6, SOCF_LE },
    { PDIVf, 3, 22, SOCF_LE },
    { PLLCTRL63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56634_A0r_fields[] = {
    { PLLCTRL95_64f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_3_BCM56840_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { NDIV_INTf, 8, 0, SOCF_LE },
    { PLLCTRL95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88732_A0r_fields[] = {
    { PLLCTRL95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_3_BCM88750_A0r_fields[] = {
    { CH0_MDELf, 3, 8, SOCF_LE },
    { CH3_MDELf, 3, 11, SOCF_LE },
    { CH4_MDELf, 3, 14, SOCF_LE },
    { CH5_MDELf, 3, 17, SOCF_LE },
    { NDIV_INTf, 8, 0, SOCF_LE },
    { PLLCTRL95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56634_A0r_fields[] = {
    { PLLCTRL127_96f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_4_BCM56840_A0r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { PLLCTRL127_96f, 32, 0, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88732_A0r_fields[] = {
    { PLLCTRL127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_CONTROL_4_BCM88750_A0r_fields[] = {
    { ANA_LDO_CTRLf, 2, 24, SOCF_LE },
    { AUX_CTRLf, 1, 19, 0 },
    { CML_2ED_OUT_ENf, 1, 28, 0 },
    { CML_BYP_ENf, 1, 21, 0 },
    { CML_OUTPUT_ENf, 1, 22, 0 },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { DIG_LDO_CTRLf, 2, 26, SOCF_LE },
    { PLLCTRL127_96f, 32, 0, SOCF_LE },
    { REFCLKOUTf, 1, 18, 0 },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTOUT2_ENf, 1, 29, 0 },
    { TESTOUT_ENf, 1, 23, 0 },
    { VCODIV2f, 1, 20, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_STATUSr_fields[] = {
    { CMIC_XGPLL_LOCKf, 1, 31, SOCF_RO },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_STATUS_BCM56634_A0r_fields[] = {
    { CMIC_XGPLL_LOCKf, 1, 31, SOCF_RO|SOCF_RES },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_XGXS0_PLL_STATUS_BCM88750_A0r_fields[] = {
    { CMIC_XGPLL_LOCKf, 1, 31, SOCF_RO },
    { XGPLL_STATUSf, 31, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CMIC_XGXS1_PLL_CONTROL_1r_fields[] = {
    { MDC1_OEB_CTRLf, 1, 0, 0 },
    { MDC2_OEB_CTRLf, 1, 1, 0 },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RES },
    { XGMDC1_OEB_CTRLf, 1, 2, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_XGXS1_PLL_CONTROL_2r_fields[] = {
    { CAPFORCESLOWDOWNf, 1, 2, 0 },
    { CAPFORCESLOWDOWN_ENf, 1, 1, 0 },
    { CAPSELECT_4f, 1, 0, 0 },
    { CMIC_XGPLL_LOCKf, 1, 25, SOCF_RO },
    { RESERVEDf, 6, 26, SOCF_LE|SOCF_RES },
    { SLOWDOWN_XORf, 1, 3, 0 },
    { XGPLL_BYPASS_CLK156f, 1, 7, 0 },
    { XGPLL_BYPASS_CMLf, 1, 5, 0 },
    { XGPLL_BYPASS_CMOSf, 1, 6, 0 },
    { XGPLL_CONTROL_PWRDNf, 1, 8, 0 },
    { XGPLL_EN125f, 1, 4, 0 },
    { XGPLL_STATUSf, 16, 9, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS1_PLL_CONTROL_4r_fields[] = {
    { PLLCTRL127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS2_PLL_CONTROL_1r_fields[] = {
    { PLLCTRL31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS2_PLL_CONTROL_2r_fields[] = {
    { PLLCTRL63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS2_PLL_CONTROL_3r_fields[] = {
    { PLLCTRL95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS2_PLL_CONTROL_4r_fields[] = {
    { PLLCTRL127_96f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56800_A0)
soc_field_info_t soc_CMIC_XGXS_MDIO_CONFIG_0r_fields[] = {
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE },
    { MD_DEVADf, 5, 8, SOCF_LE },
    { MD_STf, 1, 13, 0 },
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56624_A0r_fields[] = {
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE },
    { MD_DEVADf, 5, 8, SOCF_LE },
    { MD_STf, 1, 13, 0 },
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56634_A0)
soc_field_info_t soc_CMIC_XGXS_MDIO_CONFIG_0_BCM56634_A0r_fields[] = {
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE|SOCF_RES },
    { MD_DEVADf, 5, 8, SOCF_LE|SOCF_RES },
    { MD_STf, 1, 13, SOCF_RES },
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88750_A0) || defined(BCM_88750_B0) || \
    defined(BCM_88754_A0)
soc_field_info_t soc_CMIC_XGXS_MDIO_CONFIG_0_BCM88750_A0r_fields[] = {
    { IEEE_DEVICES_IN_PKGf, 8, 0, SOCF_LE },
    { MD_DEVADf, 5, 8, SOCF_LE },
    { MD_STf, 1, 13, 0 },
    { RESERVED_0f, 18, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1r_fields[] = {
    { PLL_CONTROL_10f, 1, 10, 0 },
    { PLL_CONTROL_11f, 1, 11, 0 },
    { PLL_CONTROL_12f, 1, 12, 0 },
    { PLL_CONTROL_13f, 1, 13, 0 },
    { PLL_CONTROL_31_14f, 18, 14, SOCF_LE },
    { PLL_CONTROL_9_0f, 10, 0, SOCF_LE },
    { RESETf, 1, 20, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_2r_fields[] = {
    { CMIC_XG_PLL_LOCKf, 1, 31, SOCF_RO },
    { PLL_CONTROL_43_32f, 12, 0, SOCF_LE },
    { PLL_SM_FREQ_PASSf, 1, 14, SOCF_RO },
    { PLL_STATUSf, 18, 13, SOCF_LE|SOCF_RO },
    { XGPLL_CONTROL_PWRDN_INDEXf, 1, 12, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_3r_fields[] = {
    { PLL_CONTROL_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_4r_fields[] = {
    { LCPLL_PWRDWNf, 1, 31, 0 },
    { PLL_CONTROL_124_96f, 29, 0, SOCF_LE },
    { RESERVEDf, 2, 29, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1_BCM53314_A0r_fields[] = {
    { PLL_CONTROL_0f, 1, 0, 0 },
    { PLL_CONTROL_14_5f, 10, 5, SOCF_LE },
    { PLL_CONTROL_20_15f, 6, 15, SOCF_LE },
    { PLL_CONTROL_26_21f, 6, 21, SOCF_LE },
    { PLL_CONTROL_31_27f, 5, 27, SOCF_LE },
    { PLL_CONTROL_4_1f, 4, 1, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1_BCM56218_A0r_fields[] = {
    { PLL_CONTROL_10f, 1, 10, SOCF_RES },
    { PLL_CONTROL_11f, 1, 11, SOCF_RES },
    { PLL_CONTROL_12f, 1, 12, SOCF_RES },
    { PLL_CONTROL_13f, 1, 13, SOCF_RES },
    { PLL_CONTROL_31_14f, 18, 14, SOCF_LE },
    { PLL_CONTROL_9_1f, 9, 1, SOCF_LE },
    { RESETf, 1, 20, 0 },
    { SEL_DIFF_CLOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1_BCM56224_A0r_fields[] = {
    { PLL_CONTROL_0f, 1, 0, 0 },
    { PLL_CONTROL_14_5f, 10, 5, SOCF_LE },
    { PLL_CONTROL_20_15f, 6, 15, SOCF_LE },
    { PLL_CONTROL_26_21f, 6, 21, SOCF_LE },
    { PLL_CONTROL_31_27f, 5, 27, SOCF_LE },
    { PLL_CONTROL_4_1f, 4, 1, SOCF_LE },
    { RESETf, 1, 20, 0 },
    { SEL_DIFF_CLOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_1_BCM56224_B0r_fields[] = {
    { PLL_CONTROL_14_5f, 10, 5, SOCF_LE },
    { PLL_CONTROL_20_15f, 6, 15, SOCF_LE },
    { PLL_CONTROL_26_21f, 6, 21, SOCF_LE },
    { PLL_CONTROL_31_27f, 5, 27, SOCF_LE },
    { PLL_CONTROL_4_1f, 4, 1, SOCF_LE },
    { RESETf, 1, 20, 0 },
    { SEL_DIFF_CLOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_CONTROL_2_BCM56224_A0r_fields[] = {
    { PLL_CONTROL_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CMIC_XGXS_PLL_STATUSr_fields[] = {
    { CMIC_XG_PLL_LOCKf, 1, 31, SOCF_RO },
    { PLL_STATUSf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVED_1f, 15, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CMIC_XGXS_PLL_STATUS_BCM53314_A0r_fields[] = {
    { CMIC_XG_PLL_LOCKf, 1, 31, SOCF_RO },
    { PLL_STATUSf, 16, 0, SOCF_LE|SOCF_RO },
    { QGPHY0_PLL_LOCKf, 1, 29, SOCF_RO },
    { QGPHY1_PLL_LOCKf, 1, 30, SOCF_RO },
    { RESERVED_1f, 13, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_BACKGROUND_EJECT_ENABLEr_fields[] = {
    { ENABLEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_BACKGROUND_EJECT_RATEr_fields[] = {
    { RATEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_BACKGROUND_EJECT_STATUSr_fields[] = {
    { CURRENT_IDf, 21, 0, SOCF_LE|SOCF_RO },
    { CURRENT_SEGMENTf, 5, 21, SOCF_LE|SOCF_RO },
    { IN_PROGRESSf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_CF0_MAX_DEPTHr_fields[] = {
    { MAX_DEPTHf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_CONTROL_REGISTERr_fields[] = {
    { CM_RESET_Nf, 1, 0, SOCF_RES },
    { DUAL_EJECT_MODEf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_DEBUG_CONTROL_REGISTERr_fields[] = {
    { DISABLE_LRP_INTERFACEf, 1, 2, SOCF_RES },
    { EJECT_ALLf, 1, 0, SOCF_RES },
    { STACE_ALLf, 1, 1, SOCF_RES },
    { TREX2_DEBUG_ENABLEf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_DISABLED_SEGMENT_ERRORr_fields[] = {
    { SEGMENT_0f, 1, 0, SOCF_W1TC },
    { SEGMENT_1f, 1, 1, SOCF_W1TC },
    { SEGMENT_10f, 1, 10, SOCF_W1TC },
    { SEGMENT_11f, 1, 11, SOCF_W1TC },
    { SEGMENT_12f, 1, 12, SOCF_W1TC },
    { SEGMENT_13f, 1, 13, SOCF_W1TC },
    { SEGMENT_14f, 1, 14, SOCF_W1TC },
    { SEGMENT_15f, 1, 15, SOCF_W1TC },
    { SEGMENT_16f, 1, 16, SOCF_W1TC },
    { SEGMENT_17f, 1, 17, SOCF_W1TC },
    { SEGMENT_18f, 1, 18, SOCF_W1TC },
    { SEGMENT_19f, 1, 19, SOCF_W1TC },
    { SEGMENT_2f, 1, 2, SOCF_W1TC },
    { SEGMENT_20f, 1, 20, SOCF_W1TC },
    { SEGMENT_21f, 1, 21, SOCF_W1TC },
    { SEGMENT_22f, 1, 22, SOCF_W1TC },
    { SEGMENT_23f, 1, 23, SOCF_W1TC },
    { SEGMENT_24f, 1, 24, SOCF_W1TC },
    { SEGMENT_25f, 1, 25, SOCF_W1TC },
    { SEGMENT_26f, 1, 26, SOCF_W1TC },
    { SEGMENT_27f, 1, 27, SOCF_W1TC },
    { SEGMENT_28f, 1, 28, SOCF_W1TC },
    { SEGMENT_29f, 1, 29, SOCF_W1TC },
    { SEGMENT_3f, 1, 3, SOCF_W1TC },
    { SEGMENT_30f, 1, 30, SOCF_W1TC },
    { SEGMENT_31f, 1, 31, SOCF_W1TC },
    { SEGMENT_4f, 1, 4, SOCF_W1TC },
    { SEGMENT_5f, 1, 5, SOCF_W1TC },
    { SEGMENT_6f, 1, 6, SOCF_W1TC },
    { SEGMENT_7f, 1, 7, SOCF_W1TC },
    { SEGMENT_8f, 1, 8, SOCF_W1TC },
    { SEGMENT_9f, 1, 9, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_DISABLED_SEGMENT_ERROR_MASKr_fields[] = {
    { SEGMENT_0_DISINTf, 1, 0, 0 },
    { SEGMENT_10_DISINTf, 1, 10, 0 },
    { SEGMENT_11_DISINTf, 1, 11, 0 },
    { SEGMENT_12_DISINTf, 1, 12, 0 },
    { SEGMENT_13_DISINTf, 1, 13, 0 },
    { SEGMENT_14_DISINTf, 1, 14, 0 },
    { SEGMENT_15_DISINTf, 1, 15, 0 },
    { SEGMENT_16_DISINTf, 1, 16, 0 },
    { SEGMENT_17_DISINTf, 1, 17, 0 },
    { SEGMENT_18_DISINTf, 1, 18, 0 },
    { SEGMENT_19_DISINTf, 1, 19, 0 },
    { SEGMENT_1_DISINTf, 1, 1, 0 },
    { SEGMENT_20_DISINTf, 1, 20, 0 },
    { SEGMENT_21_DISINTf, 1, 21, 0 },
    { SEGMENT_22_DISINTf, 1, 22, 0 },
    { SEGMENT_23_DISINTf, 1, 23, 0 },
    { SEGMENT_24_DISINTf, 1, 24, 0 },
    { SEGMENT_25_DISINTf, 1, 25, 0 },
    { SEGMENT_26_DISINTf, 1, 26, 0 },
    { SEGMENT_27_DISINTf, 1, 27, 0 },
    { SEGMENT_28_DISINTf, 1, 28, 0 },
    { SEGMENT_29_DISINTf, 1, 29, 0 },
    { SEGMENT_2_DISINTf, 1, 2, 0 },
    { SEGMENT_30_DISINTf, 1, 30, 0 },
    { SEGMENT_31_DISINTf, 1, 31, 0 },
    { SEGMENT_3_DISINTf, 1, 3, 0 },
    { SEGMENT_4_DISINTf, 1, 4, 0 },
    { SEGMENT_5_DISINTf, 1, 5, 0 },
    { SEGMENT_6_DISINTf, 1, 6, 0 },
    { SEGMENT_7_DISINTf, 1, 7, 0 },
    { SEGMENT_8_DISINTf, 1, 8, 0 },
    { SEGMENT_9_DISINTf, 1, 9, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_DEBUG_0r_fields[] = {
    { OI0_DISABLE_ECCf, 1, 15, 0 },
    { OI0_FORCE_ERRORf, 2, 16, SOCF_LE },
    { OI1_DISABLE_ECCf, 1, 12, 0 },
    { OI1_FORCE_ERRORf, 2, 13, SOCF_LE },
    { PPB0_0_DISABLE_ECCf, 1, 6, 0 },
    { PPB0_0_FORCE_ERRORf, 2, 7, SOCF_LE },
    { PPB0_1_DISABLE_ECCf, 1, 9, 0 },
    { PPB0_1_FORCE_ERRORf, 2, 10, SOCF_LE },
    { PPB1_0_DISABLE_ECCf, 1, 0, 0 },
    { PPB1_0_FORCE_ERRORf, 2, 1, SOCF_LE },
    { PPB1_1_DISABLE_ECCf, 1, 3, 0 },
    { PPB1_1_FORCE_ERRORf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_DEBUG_1r_fields[] = {
    { CF0_0_DISABLE_ECCf, 1, 18, 0 },
    { CF0_0_FORCE_ERRORf, 2, 19, SOCF_LE },
    { CF0_1_DISABLE_ECCf, 1, 21, 0 },
    { CF0_1_FORCE_ERRORf, 2, 22, SOCF_LE },
    { CF1_0_DISABLE_ECCf, 1, 12, 0 },
    { CF1_0_FORCE_ERRORf, 2, 13, SOCF_LE },
    { CF1_1_DISABLE_ECCf, 1, 15, 0 },
    { CF1_1_FORCE_ERRORf, 2, 16, SOCF_LE },
    { EF_0_DISABLE_ECCf, 1, 0, 0 },
    { EF_0_FORCE_ERRORf, 2, 1, SOCF_LE },
    { EF_1_DISABLE_ECCf, 1, 3, 0 },
    { EF_1_FORCE_ERRORf, 2, 4, SOCF_LE },
    { EF_2_DISABLE_ECCf, 1, 6, 0 },
    { EF_2_FORCE_ERRORf, 2, 7, SOCF_LE },
    { EF_3_DISABLE_ECCf, 1, 9, 0 },
    { EF_3_FORCE_ERRORf, 2, 10, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_ERRORr_fields[] = {
    { CF0_0_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { CF0_0_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { CF0_1_CORRECTED_ERRORf, 1, 15, SOCF_W1TC },
    { CF0_1_UNCORRECTED_ERRORf, 1, 14, SOCF_W1TC },
    { CF1_0_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { CF1_0_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { CF1_1_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { CF1_1_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC },
    { EF_0_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { EF_0_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { EF_1_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { EF_1_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { EF_2_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { EF_2_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { EF_3_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { EF_3_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { OI0_CORRECTED_ERRORf, 1, 27, SOCF_W1TC },
    { OI0_UNCORRECTED_ERRORf, 1, 26, SOCF_W1TC },
    { OI1_CORRECTED_ERRORf, 1, 25, SOCF_W1TC },
    { OI1_UNCORRECTED_ERRORf, 1, 24, SOCF_W1TC },
    { PPB0_0_CORRECTED_ERRORf, 1, 21, SOCF_W1TC },
    { PPB0_0_UNCORRECTED_ERRORf, 1, 20, SOCF_W1TC },
    { PPB0_1_CORRECTED_ERRORf, 1, 23, SOCF_W1TC },
    { PPB0_1_UNCORRECTED_ERRORf, 1, 22, SOCF_W1TC },
    { PPB1_0_CORRECTED_ERRORf, 1, 17, SOCF_W1TC },
    { PPB1_0_UNCORRECTED_ERRORf, 1, 16, SOCF_W1TC },
    { PPB1_1_CORRECTED_ERRORf, 1, 19, SOCF_W1TC },
    { PPB1_1_UNCORRECTED_ERRORf, 1, 18, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_ERROR_MASKr_fields[] = {
    { CF0_0_CORRECTED_ERROR_DISINTf, 1, 13, 0 },
    { CF0_0_UNCORRECTED_ERROR_DISINTf, 1, 12, 0 },
    { CF0_1_CORRECTED_ERROR_DISINTf, 1, 15, 0 },
    { CF0_1_UNCORRECTED_ERROR_DISINTf, 1, 14, 0 },
    { CF1_0_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { CF1_0_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { CF1_1_CORRECTED_ERROR_DISINTf, 1, 11, 0 },
    { CF1_1_UNCORRECTED_ERROR_DISINTf, 1, 10, 0 },
    { EF_0_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { EF_0_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { EF_1_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { EF_1_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { EF_2_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { EF_2_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { EF_3_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { EF_3_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { OI0_CORRECTED_ERROR_DISINTf, 1, 27, 0 },
    { OI0_UNCORRECTED_ERROR_DISINTf, 1, 26, 0 },
    { OI1_CORRECTED_ERROR_DISINTf, 1, 25, 0 },
    { OI1_UNCORRECTED_ERROR_DISINTf, 1, 24, 0 },
    { PPB0_0_CORRECTED_ERROR_DISINTf, 1, 21, 0 },
    { PPB0_0_UNCORRECTED_ERROR_DISINTf, 1, 20, 0 },
    { PPB0_1_CORRECTED_ERROR_DISINTf, 1, 23, 0 },
    { PPB0_1_UNCORRECTED_ERROR_DISINTf, 1, 22, 0 },
    { PPB1_0_CORRECTED_ERROR_DISINTf, 1, 17, 0 },
    { PPB1_0_UNCORRECTED_ERROR_DISINTf, 1, 16, 0 },
    { PPB1_1_CORRECTED_ERROR_DISINTf, 1, 19, 0 },
    { PPB1_1_UNCORRECTED_ERROR_DISINTf, 1, 18, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_STATUS0r_fields[] = {
    { CF0_0_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { CF0_1_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_STATUS1r_fields[] = {
    { CF1_0_ECC_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { CF1_1_ECC_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_STATUS2r_fields[] = {
    { EF_0_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW },
    { EF_1_ECC_ERROR_ADDRESSf, 8, 8, SOCF_LE|SOCF_RWBW },
    { EF_2_ECC_ERROR_ADDRESSf, 8, 16, SOCF_LE|SOCF_RWBW },
    { EF_3_ECC_ERROR_ADDRESSf, 8, 24, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_STATUS3r_fields[] = {
    { PPB0_0_ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW },
    { PPB0_1_ECC_ERROR_ADDRESSf, 6, 6, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_STATUS4r_fields[] = {
    { PPB1_0_ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW },
    { PPB1_1_ECC_ERROR_ADDRESSf, 6, 6, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_STATUS5r_fields[] = {
    { OI0_ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ECC_STATUS6r_fields[] = {
    { OI1_ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_EF_FIFO_THRESHr_fields[] = {
    { ALMOST_FULL_THRESHf, 10, 10, SOCF_LE },
    { FULL_THRESHf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ERROR_STATUSr_fields[] = {
    { COMMAND_FIFO_0_OVERFLOWf, 1, 0, SOCF_W1TC },
    { COMMAND_FIFO_1_OVERFLOWf, 1, 1, SOCF_W1TC },
    { COUNTER_UPDATE_0_FIFO_OVERFLOWf, 1, 5, SOCF_W1TC },
    { COUNTER_UPDATE_0_OCM_FIFO_OVERFLOWf, 1, 8, SOCF_W1TC },
    { COUNTER_UPDATE_0_OCM_SYNC_ERRORf, 1, 10, SOCF_W1TC },
    { COUNTER_UPDATE_1_FIFO_OVERFLOWf, 1, 6, SOCF_W1TC },
    { COUNTER_UPDATE_1_OCM_FIFO_OVERFLOWf, 1, 9, SOCF_W1TC },
    { COUNTER_UPDATE_1_OCM_SYNC_ERRORf, 1, 11, SOCF_W1TC },
    { EJECTION_FIFO_OVERFLOWf, 1, 2, SOCF_W1TC },
    { EJECTION_FIFO_STAGE_OVERFLOWf, 1, 4, SOCF_W1TC },
    { EJECTION_FIFO_UNDERFLOWf, 1, 3, SOCF_W1TC },
    { INTERNAL_PARITY_ERRORf, 1, 7, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_ERROR_STATUS_MASKr_fields[] = {
    { COMMAND_FIFO_0_OVERFLOW_DISINTf, 1, 0, 0 },
    { COMMAND_FIFO_1_OVERFLOW_DISINTf, 1, 1, 0 },
    { COUNTER_UPDATE_0_FIFO_OVERFLOW_DISINTf, 1, 5, 0 },
    { COUNTER_UPDATE_0_OCM_FIFO_OVERFLOW_DISINTf, 1, 8, 0 },
    { COUNTER_UPDATE_0_OCM_SYNC_ERROR_DISINTf, 1, 10, 0 },
    { COUNTER_UPDATE_1_FIFO_OVERFLOW_DISINTf, 1, 6, 0 },
    { COUNTER_UPDATE_1_OCM_FIFO_OVERFLOW_DISINTf, 1, 9, 0 },
    { COUNTER_UPDATE_1_OCM_SYNC_ERROR_DISINTf, 1, 11, 0 },
    { EJECTION_FIFO_OVERFLOW_DISINTf, 1, 2, 0 },
    { EJECTION_FIFO_STAGE_OVERFLOW_DISINTf, 1, 4, 0 },
    { EJECTION_FIFO_UNDERFLOW_DISINTf, 1, 3, 0 },
    { INTERNAL_PARITY_ERROR_DISINTf, 1, 7, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_INTERRUPT_STATUSr_fields[] = {
    { EJECTION_FIFO_READYf, 1, 1, SOCF_W1TC },
    { MANUAL_EJECT_DONEf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_INTERRUPT_STATUS_MASKr_fields[] = {
    { EJECTION_FIFO_READY_DISINTf, 1, 1, 0 },
    { MANUAL_EJECT_DONE_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_MANUAL_EJECT_CONFIGr_fields[] = {
    { ENABLEf, 1, 0, 0 },
    { GOf, 1, 1, SOCF_RES|SOCF_PUNCH },
    { SEGMENTf, 5, 6, SOCF_LE },
    { START_IDf, 21, 11, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_MANUAL_EJECT_LIMITr_fields[] = {
    { LIMITf, 21, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_MANUAL_EJECT_RATEr_fields[] = {
    { RATEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_MANUAL_EJECT_STATUSr_fields[] = {
    { CURRENT_IDf, 21, 0, SOCF_LE|SOCF_RO },
    { IN_PROGRESSf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_MEM_DEBUGr_fields[] = {
    { CF_MEM_TMf, 5, 5, SOCF_LE },
    { EF_BUF_TMf, 5, 0, SOCF_LE },
    { OI_BUF_TMf, 2, 12, SOCF_LE },
    { PP_BUF_TMf, 2, 10, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_PD_ASSIST_DEBUGr_fields[] = {
    { PD0f, 16, 0, SOCF_LE },
    { PD1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_SEGMENT_TABLE_CONFIGr_fields[] = {
    { DISABLE_STACEf, 1, 31, 0 },
    { PORTf, 1, 30, 0 },
    { Tf, 3, 27, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_SEGMENT_TABLE_OCM_BASEr_fields[] = {
    { OCM_BASEf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_SEGMENT_TABLE_PCI_BASEr_fields[] = {
    { PCI_BASEf, 29, 3, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_STACE_LFSR_CONTROLr_fields[] = {
    { DISABLE_LFSRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_STACE_LFSR_SEEDr_fields[] = {
    { SEEDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_LRP_CAPT_0r_fields[] = {
    { COUNTER_IDf, 21, 0, SOCF_LE|SOCF_RWBW },
    { SEGMENTf, 5, 21, SOCF_LE|SOCF_RWBW },
    { VALIDf, 1, 26, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_LRP_CAPT_1r_fields[] = {
    { COUNT_VALUEf, 16, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_LRP_CONTROLr_fields[] = {
    { HALT_ENABLEf, 1, 0, 0 },
    { THRESHOLDf, 16, 2, SOCF_LE },
    { TP_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_LRP_FIELD_MASK0r_fields[] = {
    { COUNTER_ID_MASKf, 21, 0, SOCF_LE },
    { SEGMENT_MASKf, 5, 21, SOCF_LE },
    { VALID_MASKf, 1, 26, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_LRP_FIELD_MASK1r_fields[] = {
    { COUNT_VALUE_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_LRP_FIELD_VALUE0r_fields[] = {
    { COUNTER_IDf, 21, 0, SOCF_LE },
    { SEGMENTf, 5, 21, SOCF_LE },
    { VALIDf, 1, 26, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_LRP_FIELD_VALUE1r_fields[] = {
    { COUNT_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_CAPT_0r_fields[] = {
    { ADDRf, 20, 3, SOCF_LE|SOCF_RWBW },
    { CMD_VLDf, 1, 0, SOCF_RWBW },
    { RERRORf, 1, 23, SOCF_RWBW },
    { RVLDf, 1, 2, SOCF_RWBW },
    { RWf, 1, 1, SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_CAPT_1r_fields[] = {
    { WDATA_31_0f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_CAPT_2r_fields[] = {
    { WDATA_63_32f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_CAPT_3r_fields[] = {
    { RDATA_31_0f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_CAPT_4r_fields[] = {
    { RDATA_63_32f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_MASK0r_fields[] = {
    { ADDR_MASKf, 20, 3, SOCF_LE },
    { CMD_VLD_MASKf, 1, 0, 0 },
    { RERROR_MASKf, 1, 23, 0 },
    { RVLD_MASKf, 1, 2, 0 },
    { RW_MASKf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_MASK1r_fields[] = {
    { WDATA_31_0_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_MASK2r_fields[] = {
    { WDATA_63_32_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_MASK3r_fields[] = {
    { RDATA_31_0_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_MASK4r_fields[] = {
    { RDATA_63_32_MASKf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE0r_fields[] = {
    { ADDRf, 20, 3, SOCF_LE },
    { CMD_VLDf, 1, 0, 0 },
    { RERRORf, 1, 23, 0 },
    { RVLDf, 1, 2, 0 },
    { RWf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE1r_fields[] = {
    { WDATA_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE2r_fields[] = {
    { WDATA_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE3r_fields[] = {
    { RDATA_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_OCM_P0_FIELD_VALUE4r_fields[] = {
    { RDATA_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_STATUSr_fields[] = {
    { LRP_STATUSf, 1, 0, SOCF_W1TC },
    { OCM_P0_STATUSf, 1, 1, SOCF_W1TC },
    { OCM_P1_STATUSf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_TRACE_IF_STATUS_MASKr_fields[] = {
    { LRP_STATUS_DISINTf, 1, 0, SOCF_W1TC },
    { OCM_P0_STATUS_DISINTf, 1, 1, SOCF_W1TC },
    { OCM_P1_STATUS_DISINTf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_CNG0COSDROPRATEr_fields[] = {
    { DROPRATEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CNG0COSDROPRATE_BCM56150_A0r_fields[] = {
    { DROPRATEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGCOSCELLLIMIT0r_fields[] = {
    { CNGCELLSETLIMITf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_CNGCOSPKTLIMIT0r_fields[] = {
    { CNGPKTSETLIMIT0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_CNGCOSPKTLIMIT1r_fields[] = {
    { CNGPKTSETLIMIT1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CNGCOSPKTLIMIT0_BCM56150_A0r_fields[] = {
    { CNGPKTSETLIMIT0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CNGCOSPKTLIMIT0_BCM56224_A0r_fields[] = {
    { CNGPKTSETLIMIT0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGCOSPKTLIMIT0_BCM56514_A0r_fields[] = {
    { CNGPKTSETLIMITf, 9, 2, SOCF_LE },
    { CNGPKTSETLIMIT0f, 9, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CNGCOSPKTLIMIT1_BCM56150_A0r_fields[] = {
    { CNGPKTSETLIMIT1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CNGCOSPKTLIMIT1_BCM56224_A0r_fields[] = {
    { CNGPKTSETLIMIT1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGCOSPKTLIMIT1_BCM56514_A0r_fields[] = {
    { CNGPKTSETLIMITf, 9, 2, SOCF_LE },
    { CNGPKTSETLIMIT1f, 9, 2, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CNGDROPCOUNT0r_fields[] = {
    { DROPPKTCOUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CNGDROPCOUNT0_BCM56150_A0r_fields[] = {
    { DROPPKTCOUNTf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGDYNCELLLIMIT0r_fields[] = {
    { CNGDYNCELLLIMITf, 11, 3, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CNGPORTPKTLIMIT0r_fields[] = {
    { CNGPORTPKTLIMIT0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CNGPORTPKTLIMIT1r_fields[] = {
    { CNGPORTPKTLIMIT1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CNGPORTPKTLIMIT0_BCM56150_A0r_fields[] = {
    { CNGPORTPKTLIMIT0f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CNGPORTPKTLIMIT1_BCM56150_A0r_fields[] = {
    { CNGPORTPKTLIMIT1f, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CNGTOTALDYNCELLLIMIT0r_fields[] = {
    { CNGTOTALDYNCELLLIMITf, 16, 3, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_CNG_MAPr_fields[] = {
    { CFI0_CNGf, 2, 16, SOCF_LE },
    { CFI1_CNGf, 2, 18, SOCF_LE },
    { PRIORITY0_CNGf, 2, 0, SOCF_LE },
    { PRIORITY1_CNGf, 2, 2, SOCF_LE },
    { PRIORITY2_CNGf, 2, 4, SOCF_LE },
    { PRIORITY3_CNGf, 2, 6, SOCF_LE },
    { PRIORITY4_CNGf, 2, 8, SOCF_LE },
    { PRIORITY5_CNGf, 2, 10, SOCF_LE },
    { PRIORITY6_CNGf, 2, 12, SOCF_LE },
    { PRIORITY7_CNGf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CNG_MAP_BCM56150_A0r_fields[] = {
    { CFI0_CNGf, 2, 16, SOCF_LE },
    { CFI1_CNGf, 2, 18, SOCF_LE },
    { PRIORITY0_CNGf, 2, 0, SOCF_LE },
    { PRIORITY1_CNGf, 2, 2, SOCF_LE },
    { PRIORITY2_CNGf, 2, 4, SOCF_LE },
    { PRIORITY3_CNGf, 2, 6, SOCF_LE },
    { PRIORITY4_CNGf, 2, 8, SOCF_LE },
    { PRIORITY5_CNGf, 2, 10, SOCF_LE },
    { PRIORITY6_CNGf, 2, 12, SOCF_LE },
    { PRIORITY7_CNGf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CNG_MAP_BCM56514_A0r_fields[] = {
    { PRIORITY0_CNGf, 2, 0, SOCF_LE },
    { PRIORITY1_CNGf, 2, 2, SOCF_LE },
    { PRIORITY2_CNGf, 2, 4, SOCF_LE },
    { PRIORITY3_CNGf, 2, 6, SOCF_LE },
    { PRIORITY4_CNGf, 2, 8, SOCF_LE },
    { PRIORITY5_CNGf, 2, 10, SOCF_LE },
    { PRIORITY6_CNGf, 2, 12, SOCF_LE },
    { PRIORITY7_CNGf, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMCONTORLr_fields[] = {
    { CNMDISABLECNTAGf, 1, 1, 0 },
    { CNMDUNEHEADERFORMATf, 1, 0, 0 },
    { CNMEXTCPIDMSBf, 4, 8, SOCF_LE },
    { CNMORIGVLANPRIORITYf, 3, 4, SOCF_LE },
    { CNMORIGVLANUSETCf, 1, 3, 0 },
    { CNMSAMPLINGMODEf, 1, 2, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMCPIDTOFCTYPE0r_fields[] = {
    { CNMCPID0TOFCTYPEf, 9, 0, SOCF_LE },
    { CNMCPID1TOFCTYPEf, 9, 9, SOCF_LE },
    { CNMCPID2TOFCTYPEf, 9, 18, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMCPIDTOFCTYPE1r_fields[] = {
    { CNMCPID3TOFCTYPEf, 9, 0, SOCF_LE },
    { CNMCPID4TOFCTYPEf, 9, 9, SOCF_LE },
    { CNMCPID5TOFCTYPEf, 9, 18, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMCPIDTOFCTYPE2r_fields[] = {
    { CNMCPID6TOFCTYPEf, 9, 0, SOCF_LE },
    { CNMCPID7TOFCTYPEf, 9, 9, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMETHERTYPEr_fields[] = {
    { CNMETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMFTMHr_fields[] = {
    { CNMFTMHDPf, 2, 24, SOCF_LE },
    { CNMFTMHMIRRORDISABLEf, 1, 28, 0 },
    { CNMFTMHOTMISITMf, 1, 16, 0 },
    { CNMFTMHOTMPORTf, 7, 17, SOCF_LE },
    { CNMFTMHQSIGf, 2, 26, SOCF_LE },
    { CNMFTMHSRCSYSPORTf, 13, 3, SOCF_LE },
    { CNMFTMHTRAFFICCLASSf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMGENERALCONFIGr_fields[] = {
    { ACTIONPROFILECFMTRAPf, 4, 8, SOCF_LE },
    { ACTIONPROFILECNMINTERCEPTf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMINGRESSVLANEDITCMDMAP_0r_fields[] = {
    { CNMINGRESSVLANEDITCMDMAPf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMMACSAr_fields[] = {
    { CNMMACSAf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMPCKTCNTr_fields[] = {
    { CNMPKTCNTf, 15, 0, SOCF_LE },
    { CNMPKTCNTOVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMPDUr_fields[] = {
    { CNMPDUCPIDBASEf, 16, 16, SOCF_LE },
    { CNMPDURESERVEDVf, 6, 4, SOCF_LE },
    { CNMPDUVERSIONf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMPDUCPIDMSBr_fields[] = {
    { CNMPDUCPIDMSBf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMPPHr_fields[] = {
    { CNMPPHEDITPCPDEIf, 4, 16, SOCF_LE },
    { CNMPPHPKTISCTLf, 1, 0, 0 },
    { CNMPPHVLANEDITCMDWITHCNMf, 6, 4, SOCF_LE },
    { CNMPPHVLANEDITCMDWITHOUTCNMf, 6, 10, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMTIMERGRANULARITYREGr_fields[] = {
    { CNMTIMERGRANULARITYf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNMVLANTAGr_fields[] = {
    { VLANTAGCFIf, 1, 19, 0 },
    { VLANTAGPRIORITYf, 3, 16, SOCF_LE },
    { VLANTAGTPIDf, 16, 0, SOCF_LE },
    { VLANTAGVIDf, 12, 20, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_CNM_VERSION_CONTROLr_fields[] = {
    { CONFIG_CNM_VERSIONf, 4, 2, SOCF_LE },
    { VERSION_CONTROLf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTINTREGr_fields[] = {
    { PRPSOPCNTOVFINTf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTINTREGMASKr_fields[] = {
    { CNTINTREGMASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOADIRECTRDRESULT0r_fields[] = {
    { CRPSADIRECTCNTADDRf, 13, 8, SOCF_LE|SOCF_RO },
    { CRPSADIRECTDATAVALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOADIRECTRDRESULT1r_fields[] = {
    { CRPSADIRECTPKTSCNTf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOADIRECTRDRESULT2r_fields[] = {
    { CRPSADIRECTOCTSCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOARDRESULT0r_fields[] = {
    { CRPSACNTADDRf, 13, 8, SOCF_LE },
    { CRPSADATAVALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOARDRESULT1r_fields[] = {
    { CRPSAPKTSCNTf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOARDRESULT2r_fields[] = {
    { CRPSAOCTSCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOBDIRECTRDRESULT0r_fields[] = {
    { CRPSBDIRECTCNTADDRf, 13, 8, SOCF_LE|SOCF_RO },
    { CRPSBDIRECTDATAVALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOBDIRECTRDRESULT1r_fields[] = {
    { CRPSBDIRECTPKTSCNTf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOBDIRECTRDRESULT2r_fields[] = {
    { CRPSBDIRECTOCTSCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOBRDRESULT0r_fields[] = {
    { CRPSBCNTADDRf, 13, 8, SOCF_LE },
    { CRPSBDATAVALIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOBRDRESULT1r_fields[] = {
    { CRPSBPKTSCNTf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCCESSOBRDRESULT2r_fields[] = {
    { CRPSBOCTSCNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCESSORAREADr_fields[] = {
    { CRPSARDREQf, 1, 0, 0 },
    { CRPSARDREQADDRf, 13, 8, SOCF_LE },
    { CRPSARDREQTYPEf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCESSORASHIFTCFG1r_fields[] = {
    { CRPSABASEQf, 15, 0, SOCF_LE },
    { CRPSATOPQf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCESSORBREADr_fields[] = {
    { CRPSBRDREQf, 1, 0, 0 },
    { CRPSBRDREQADDRf, 13, 8, SOCF_LE },
    { CRPSBRDREQTYPEf, 2, 4, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCESSORBSHIFTCFG1r_fields[] = {
    { CRPSBBASEQf, 15, 0, SOCF_LE },
    { CRPSBTOPQf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCESSORCONFIG1r_fields[] = {
    { CRPSABUBBLEENf, 1, 20, 0 },
    { CRPSACACHEREADENf, 1, 4, 0 },
    { CRPSACNTONERRORSf, 1, 24, 0 },
    { CRPSACNTONQNVALIDf, 1, 22, 0 },
    { CRPSACNTWORKMODEf, 2, 0, SOCF_LE },
    { CRPSAPREFETCHTMRCFGf, 5, 8, SOCF_LE },
    { CRPSBBUBBLEENf, 1, 21, 0 },
    { CRPSBCACHEREADENf, 1, 5, 0 },
    { CRPSBCNTONERRORSf, 1, 25, 0 },
    { CRPSBCNTONQNVALIDf, 1, 23, 0 },
    { CRPSBCNTWORKMODEf, 2, 2, SOCF_LE },
    { CRPSBPREFETCHTMRCFGf, 5, 13, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCESSORCONFIG2r_fields[] = {
    { CRPSAOCTCNTTHRESHf, 15, 16, SOCF_LE },
    { CRPSAPKTCNTTHRESHf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCESSORCONFIG3r_fields[] = {
    { CRPSBOCTCNTTHRESHf, 15, 16, SOCF_LE },
    { CRPSBPKTCNTTHRESHf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTPROCESSORCONFIG4r_fields[] = {
    { CRPSAQUEUESHIFTf, 4, 8, SOCF_LE },
    { CRPSASRCTYPEf, 3, 0, SOCF_LE },
    { CRPSBQUEUESHIFTf, 4, 12, SOCF_LE },
    { CRPSBSRCTYPEf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTRLINTRLVDMODEREGr_fields[] = {
    { CNTRLINTRLVDMODEf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CNTX_AGING_LIMITr_fields[] = {
    { AGING_LIMITf, 13, 0, SOCF_LE },
    { RESERVED_BITSf, 2, 13, SOCF_LE|SOCF_RES },
    { SPEEDUP_MODEf, 1, 15, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CNTX_AGING_LIMIT_BCM56640_A0r_fields[] = {
    { AGING_LIMITf, 13, 0, SOCF_LE },
    { RESERVED_BITSf, 2, 13, SOCF_LE|SOCF_RES },
    { SPEEDUP_MODEf, 1, 15, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CNTX_LRU_ENr_fields[] = {
    { LRU_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CNTX_LRU_EN_BCM56640_A0r_fields[] = {
    { LRU_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COEXISTDUPX2UNICASTBITMAP_0r_fields[] = {
    { COEXISTDUPX2UNICASTBITMAPf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_COE_FLOW_CONTROL_CONFIGr_fields[] = {
    { COE_VLAN_PAUSE_ENABLEf, 1, 0, 0 },
    { COE_VLAN_PAUSE_TOCPUf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_COE_VLAN_PAUSE_RX_ETHER_TYPEr_fields[] = {
    { ETHER_TYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_COLOR_AWAREr_fields[] = {
    { ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_COLOR_AWARE_BCM56840_B0r_fields[] = {
    { CLEAR_POOL_DROP_STATE_ON_COLOR_CONFIGf, 1, 4, 0 },
    { ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_COMMAND_CONFIGr_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_COMMAND_CONFIG_BCM53314_A0r_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LATE_COL_FIXf, 1, 31, SOCF_RO|SOCF_SC },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_COMMAND_CONFIG_BCM56150_A0r_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { EN_INTERNAL_TX_CRSf, 1, 21, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { FCS_CORRUPT_URUN_ENf, 1, 14, 0 },
    { FD_TX_URUN_FIX_ENf, 1, 27, 0 },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { OOB_EFC_ENf, 1, 29, 0 },
    { OVERFLOW_ENf, 1, 12, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { RX_LOW_LATENCY_ENf, 1, 11, 0 },
    { SW_OVERRIDE_RXf, 1, 18, 0 },
    { SW_OVERRIDE_TXf, 1, 17, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_COMMAND_CONFIG_BCM56334_A0r_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { FCS_CORRUPT_URUN_ENf, 1, 14, 0 },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { OVERFLOW_ENf, 1, 12, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_COMMAND_CONFIG_BCM56440_A0r_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { EN_INTERNAL_TX_CRSf, 1, 21, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { FCS_CORRUPT_URUN_ENf, 1, 14, 0 },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { OVERFLOW_ENf, 1, 12, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { RX_LOW_LATENCY_ENf, 1, 11, 0 },
    { SW_OVERRIDE_RXf, 1, 18, 0 },
    { SW_OVERRIDE_TXf, 1, 17, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_COMMAND_CONFIG_BCM56634_A0r_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { OVERFLOW_ENf, 1, 12, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_COMMAND_CONFIG_BCM56820_A0r_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { MAC_LOOP_CONf, 1, 16, SOCF_RES },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { OVERFLOW_ENf, 1, 12, SOCF_RES },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_COMMAND_CONFIG_BCM56840_A0r_fields[] = {
    { CNTL_FRM_ENAf, 1, 23, 0 },
    { CRC_FWDf, 1, 6, 0 },
    { ENA_EXT_CONFIGf, 1, 22, SOCF_RES },
    { EN_INTERNAL_TX_CRSf, 1, 21, 0 },
    { ETH_SPEEDf, 2, 2, SOCF_LE },
    { FCS_CORRUPT_URUN_ENf, 1, 14, 0 },
    { HD_ENAf, 1, 10, 0 },
    { IGNORE_TX_PAUSEf, 1, 28, 0 },
    { LINE_LOOPBACKf, 1, 25, 0 },
    { LOOP_ENAf, 1, 15, 0 },
    { MAC_LOOP_CONf, 1, 16, 0 },
    { NO_LGTH_CHECKf, 1, 24, 0 },
    { OVERFLOW_ENf, 1, 12, 0 },
    { PAD_ENf, 1, 5, 0 },
    { PAUSE_FWDf, 1, 7, 0 },
    { PAUSE_IGNOREf, 1, 8, 0 },
    { PRBL_ENAf, 1, 27, 0 },
    { PROMIS_ENf, 1, 4, 0 },
    { RUNT_FILTER_DISf, 1, 30, 0 },
    { RX_ENAf, 1, 1, 0 },
    { RX_ERR_DISCf, 1, 26, 0 },
    { SW_CTRL_RXTX_AFTER_LKUPf, 1, 29, 0 },
    { SW_OVERRIDE_RXf, 1, 18, 0 },
    { SW_OVERRIDE_TXf, 1, 17, 0 },
    { SW_RESETf, 1, 13, SOCF_RES },
    { TX_ADDR_INSf, 1, 9, 0 },
    { TX_ENAf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CONFIG_EVENT_FIFOr_fields[] = {
    { BAA_EVENT_FIFO_DEPTHf, 4, 0, SOCF_LE },
    { ENQDEQ_FIFO_DEPTHf, 3, 8, SOCF_LE },
    { SHAPER_EVENT_FIFO_DEPTHf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CONFIG_QPP_EVENT_BLOCKr_fields[] = {
    { ACR_BLOCK_AFTER_DEQ_DONEf, 3, 2, SOCF_LE },
    { ACR_BLOCK_AGER_1_IN_2f, 1, 5, 0 },
    { BLOCK01f, 1, 0, 0 },
    { BLOCK23f, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CONFIG_QPP_PUP_BPr_fields[] = {
    { ENABLE1f, 1, 3, 0 },
    { ENABLE2f, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CONGESTION_STATE_BYTESr_fields[] = {
    { DATAf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CONNECTIVITYMAPCHANGEEVENTREGISTERS0r_fields[] = {
    { SRCDVCNGLINKLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CONNECTIVITYMAPCHANGEEVENTREGISTERS1r_fields[] = {
    { SRCDVCNGLINKHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CONNECTIVITYMAPREGISTERS0r_fields[] = {
    { SOURCEDEVICEID_Nf, 11, 0, SOCF_LE|SOCF_RO },
    { SOURCEDEVICELEVEL_Nf, 3, 11, SOCF_LE|SOCF_RO },
    { SOURCEDEVICELINK_Nf, 7, 14, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CONTEXTCELLCOUNTERr_fields[] = {
    { CONTEXTCELLCNTf, 31, 0, SOCF_LE },
    { CONTEXTCELLCNTOf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CONTEXTOUTBOUNDMIRRORr_fields[] = {
    { CONTEXTOUTBOUNDMIRRORf, 80, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CONTROLCELLBURSTREGISTERr_fields[] = {
    { CNTRLBURSTPERIODf, 8, 0, SOCF_LE },
    { CNTRLCELLCHARf, 8, 12, SOCF_LE },
    { MAXCTRLCELLBURSTf, 2, 9, SOCF_LE },
    { TDMFRAGMENTNUMBERf, 9, 20, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CONTROLCELLFIFOBUFFER_0r_fields[] = {
    { CONTROLCELLFIFOBUFFERf, 56, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CONTROLCELLFIFOBUFFER_1r_fields[] = {
    { CONTROLCELLFIFOBUFFERf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_COREIDr_fields[] = {
    { BATM_ARCHf, 1, 15, SOCF_RO|SOCF_RES },
    { BATM_COREIDf, 7, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { BATM_REVIDf, 8, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CORRECTED_ECC_ERRORr_fields[] = {
    { DEBUGRAM_CORRECTED_ERRf, 1, 22, SOCF_RES|SOCF_W1TC },
    { FILTERMATCHCOUNT_CORRECTED_ERRf, 1, 16, SOCF_RES|SOCF_W1TC },
    { RXERRDSCRDSPKTS_CORRECTED_ERRf, 1, 19, SOCF_RES|SOCF_W1TC },
    { RXPACKETTYPE_CORRECTED_ERRf, 1, 0, SOCF_RES|SOCF_W1TC },
    { RXSASTATSINVALIDPKTS_CORRECTED_ERRf, 1, 1, SOCF_RES|SOCF_W1TC },
    { RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERRf, 1, 2, SOCF_RES|SOCF_W1TC },
    { RXSASTATSNOTVALIDPKTS_CORRECTED_ERRf, 1, 3, SOCF_RES|SOCF_W1TC },
    { RXSASTATSOKPKTS_CORRECTED_ERRf, 1, 4, SOCF_RES|SOCF_W1TC },
    { RXSASTATSUNUSEDSAPKTS_CORRECTED_ERRf, 1, 5, SOCF_RES|SOCF_W1TC },
    { RXSCIUNKNOWNNONEPKTS_CORRECTED_ERRf, 1, 18, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSDELAYEDPKTS_CORRECTED_ERRf, 1, 6, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSINVALIDPKTS_CORRECTED_ERRf, 1, 7, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSLATEPKTS_CORRECTED_ERRf, 1, 8, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERRf, 1, 11, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSNOTVALIDPKTS_CORRECTED_ERRf, 1, 9, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERRf, 1, 12, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSOCTETSVALIDATED_CORRECTED_ERRf, 1, 13, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSOKPKTS_CORRECTED_ERRf, 1, 10, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERRf, 1, 14, SOCF_RES|SOCF_W1TC },
    { RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERRf, 1, 15, SOCF_RES|SOCF_W1TC },
    { RXTAGUNTAGNONEBAD_CORRECTED_ERRf, 1, 17, SOCF_RES|SOCF_W1TC },
    { SA1_CORRECTED_ERRf, 1, 21, SOCF_RES|SOCF_W1TC },
    { SA2_CORRECTED_ERRf, 1, 20, SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CORRECTED_ECC_ERROR_MASKr_fields[] = {
    { DEBUGRAM_CORRECTED_ERR_DISINTf, 1, 22, 0 },
    { FILTERMATCHCOUNT_CORRECTED_ERR_DISINTf, 1, 16, 0 },
    { RXERRDSCRDSPKTS_CORRECTED_ERR_DISINTf, 1, 19, 0 },
    { RXPACKETTYPE_CORRECTED_ERR_DISINTf, 1, 0, 0 },
    { RXSASTATSINVALIDPKTS_CORRECTED_ERR_DISINTf, 1, 1, 0 },
    { RXSASTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf, 1, 2, 0 },
    { RXSASTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf, 1, 3, 0 },
    { RXSASTATSOKPKTS_CORRECTED_ERR_DISINTf, 1, 4, 0 },
    { RXSASTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf, 1, 5, 0 },
    { RXSCIUNKNOWNNONEPKTS_CORRECTED_ERR_DISINTf, 1, 18, 0 },
    { RXSCSTATSDELAYEDPKTS_CORRECTED_ERR_DISINTf, 1, 6, 0 },
    { RXSCSTATSINVALIDPKTS_CORRECTED_ERR_DISINTf, 1, 7, 0 },
    { RXSCSTATSLATEPKTS_CORRECTED_ERR_DISINTf, 1, 8, 0 },
    { RXSCSTATSNOTUSINGSAPKTS_CORRECTED_ERR_DISINTf, 1, 11, 0 },
    { RXSCSTATSNOTVALIDPKTS_CORRECTED_ERR_DISINTf, 1, 9, 0 },
    { RXSCSTATSOCTETSDECRYPTED_CORRECTED_ERR_DISINTf, 1, 12, 0 },
    { RXSCSTATSOCTETSVALIDATED_CORRECTED_ERR_DISINTf, 1, 13, 0 },
    { RXSCSTATSOKPKTS_CORRECTED_ERR_DISINTf, 1, 10, 0 },
    { RXSCSTATSUNCHECKEDPKTS_CORRECTED_ERR_DISINTf, 1, 14, 0 },
    { RXSCSTATSUNUSEDSAPKTS_CORRECTED_ERR_DISINTf, 1, 15, 0 },
    { RXTAGUNTAGNONEBAD_CORRECTED_ERR_DISINTf, 1, 17, 0 },
    { SA1_CORRECTED_ERR_DISINTf, 1, 21, 0 },
    { SA2_CORRECTED_ERR_DISINTf, 1, 20, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_COSDP_REMAP_CONTROLr_fields[] = {
    { CNTL_FRAME_COSf, 4, 24, SOCF_LE },
    { CNTL_FRAME_DPf, 2, 22, SOCF_LE },
    { MGMT_FRAME_COSf, 4, 18, SOCF_LE },
    { MGMT_FRAME_DPf, 2, 16, SOCF_LE },
    { SELECT0f, 2, 0, SOCF_LE },
    { SELECT1f, 2, 2, SOCF_LE },
    { SELECT2f, 2, 4, SOCF_LE },
    { SELECT3f, 2, 6, SOCF_LE },
    { SELECT4f, 2, 8, SOCF_LE },
    { SELECT5f, 2, 10, SOCF_LE },
    { SELECT6f, 2, 12, SOCF_LE },
    { SELECT7f, 2, 14, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56142_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_COSLCCOUNTr_fields[] = {
    { LCCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_COSLCCOUNT_BCM56150_A0r_fields[] = {
    { LCCOUNTf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0)
soc_field_info_t soc_COSLCCOUNT_BCM56218_A0r_fields[] = {
    { LCCOUNTf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0)
soc_field_info_t soc_COSLCCOUNT_BCM56314_A0r_fields[] = {
    { LCCOUNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_COSMASKr_fields[] = {
    { COSMASKf, 10, 0, SOCF_LE },
    { COSMASKRXENf, 1, 10, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_COSMASK_BCM56840_A0r_fields[] = {
    { COSMASKf, 7, 0, SOCF_LE },
    { COSMASKRXENf, 1, 7, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_COSMASK_CPUr_fields[] = {
    { COSMASKf, 48, 0, SOCF_LE },
    { COSMASKRXENf, 1, 48, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_COSMASK_CPU1r_fields[] = {
    { COSMASKf, 22, 10, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_COSPKTCOUNTr_fields[] = {
    { PKTCOUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_COSPKTCOUNT_BCM56150_A0r_fields[] = {
    { PKTCOUNTf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COSPROFILEUSAGEr_fields[] = {
    { COSPROFILEUSEL2f, 16, 16, SOCF_LE },
    { COSPROFILEUSEL3f, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88732_A0)
soc_field_info_t soc_COSWEIGHTSr_fields[] = {
    { COSWEIGHTSf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_COS_MAP_SELr_fields[] = {
    { SELECTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_COS_MAP_SEL_BCM56150_A0r_fields[] = {
    { SELECTf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_COS_MODE_64r_fields[] = {
    { COS_MODE_SELf, 62, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_COS_MODE_Xr_fields[] = {
    { COS_MODE_SELf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_COS_MODE_X_64r_fields[] = {
    { SELf, 52, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_COS_MODE_Yr_fields[] = {
    { COS_MODE_SELf, 33, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_COS_MODE_Y_64r_fields[] = {
    { SELf, 53, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_COS_SELr_fields[] = {
    { COS0f, 3, 0, SOCF_LE },
    { COS1f, 3, 3, SOCF_LE },
    { COS2f, 3, 6, SOCF_LE },
    { COS3f, 3, 9, SOCF_LE },
    { COS4f, 3, 12, SOCF_LE },
    { COS5f, 3, 15, SOCF_LE },
    { COS6f, 3, 18, SOCF_LE },
    { COS7f, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_COS_SEL_2r_fields[] = {
    { COS10f, 4, 8, SOCF_LE },
    { COS11f, 4, 12, SOCF_LE },
    { COS12f, 4, 16, SOCF_LE },
    { COS13f, 4, 20, SOCF_LE },
    { COS14f, 4, 24, SOCF_LE },
    { COS15f, 4, 28, SOCF_LE },
    { COS8f, 4, 0, SOCF_LE },
    { COS9f, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_COS_SEL_2_BCM53314_A0r_fields[] = {
    { COS10f, 3, 6, SOCF_LE|SOCF_RES },
    { COS11f, 3, 9, SOCF_LE|SOCF_RES },
    { COS12f, 3, 12, SOCF_LE|SOCF_RES },
    { COS13f, 3, 15, SOCF_LE|SOCF_RES },
    { COS14f, 3, 18, SOCF_LE|SOCF_RES },
    { COS15f, 3, 21, SOCF_LE|SOCF_RES },
    { COS8f, 3, 0, SOCF_LE|SOCF_RES },
    { COS9f, 3, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_COS_SEL_2_BCM56218_A0r_fields[] = {
    { COS10f, 3, 6, SOCF_LE },
    { COS11f, 3, 9, SOCF_LE },
    { COS12f, 3, 12, SOCF_LE },
    { COS13f, 3, 15, SOCF_LE },
    { COS14f, 3, 18, SOCF_LE },
    { COS15f, 3, 21, SOCF_LE },
    { COS8f, 3, 0, SOCF_LE },
    { COS9f, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_COS_SEL_BCM53314_A0r_fields[] = {
    { COS0f, 3, 0, SOCF_LE },
    { COS1f, 3, 3, SOCF_LE },
    { COS2f, 3, 6, SOCF_LE },
    { COS3f, 3, 9, SOCF_LE },
    { COS4f, 3, 12, SOCF_LE },
    { COS5f, 3, 15, SOCF_LE },
    { COS6f, 3, 18, SOCF_LE },
    { COS7f, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_COS_SEL_BCM56800_A0r_fields[] = {
    { COS0f, 4, 0, SOCF_LE },
    { COS1f, 4, 4, SOCF_LE },
    { COS2f, 4, 8, SOCF_LE },
    { COS3f, 4, 12, SOCF_LE },
    { COS4f, 4, 16, SOCF_LE },
    { COS5f, 4, 20, SOCF_LE },
    { COS6f, 4, 24, SOCF_LE },
    { COS7f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COUNTERBASEREG0r_fields[] = {
    { COUNTERBASETMf, 16, 0, SOCF_LE },
    { COUNTERBASEVSIf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COUNTERBASEREG1r_fields[] = {
    { COUNTERBASEOUTLIFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COUNTERDPMAPr_fields[] = {
    { COUNTERDPMAPf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COUNTERRANGEHIGHREG0r_fields[] = {
    { COUNTERRANGEHIGHTMf, 16, 0, SOCF_LE },
    { COUNTERRANGEHIGHVSIf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COUNTERRANGEHIGHREG1r_fields[] = {
    { COUNTERRANGEHIGHOUTLIFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COUNTERRANGELOWREG0r_fields[] = {
    { COUNTERRANGELOWTMf, 16, 0, SOCF_LE },
    { COUNTERRANGELOWVSIf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COUNTERRANGELOWREG1r_fields[] = {
    { COUNTERRANGELOWOUTLIFf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COUNTERSFAPPORTSr_fields[] = {
    { FAPPORT0f, 7, 0, SOCF_LE },
    { FAPPORT1f, 7, 8, SOCF_LE },
    { FAPPORT2f, 7, 16, SOCF_LE },
    { FAPPORT3f, 7, 24, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_COUNTOUTOFRANGEr_fields[] = {
    { COUNTOUTOFRANGEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_CACHE_DATA_ECC_STATUSr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 9, 9, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_ECC_DEBUGr_fields[] = {
    { CACHE_DATA_ENABLE_ECCf, 1, 8, 0 },
    { CACHE_DATA_FORCE_ERRORf, 2, 6, SOCF_LE },
    { METER_MONITOR_COUNTER_ENABLE_ECCf, 1, 2, 0 },
    { METER_MONITOR_COUNTER_FORCE_ERRORf, 2, 0, SOCF_LE },
    { METER_PROFILE_ENABLE_ECCf, 1, 11, 0 },
    { METER_PROFILE_FORCE_ERRORf, 2, 9, SOCF_LE },
    { TIMER_EXPIRED_FIFO_ENABLE_ECCf, 1, 14, 0 },
    { TIMER_EXPIRED_FIFO_FORCE_ERRORf, 2, 12, SOCF_LE },
    { WB_BUFFER_ENABLE_ECCf, 1, 5, 0 },
    { WB_BUFFER_FORCE_ERRORf, 2, 3, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_ECC_ERRORr_fields[] = {
    { CACHE_DATA_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { CACHE_DATA_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { METER_MONITOR_COUNTER_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { METER_MONITOR_COUNTER_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { METER_PROFILE_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { METER_PROFILE_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { TIMER_EXPIRED_FIFO_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { TIMER_EXPIRED_FIFO_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { WB_BUFFER_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { WB_BUFFER_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_ECC_ERROR_MASKr_fields[] = {
    { CACHE_DATA_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { CACHE_DATA_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { METER_MONITOR_COUNTER_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { METER_MONITOR_COUNTER_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { METER_PROFILE_CORRECTED_ERROR_DISINTf, 1, 7, 0 },
    { METER_PROFILE_UNCORRECTED_ERROR_DISINTf, 1, 6, 0 },
    { TIMER_EXPIRED_FIFO_CORRECTED_ERROR_DISINTf, 1, 9, 0 },
    { TIMER_EXPIRED_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 8, 0 },
    { WB_BUFFER_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { WB_BUFFER_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_ERRORr_fields[] = {
    { METER_BUCKET_OVERFLOW_ERRORf, 1, 0, SOCF_W1TC },
    { OCM_CORRUPTED_ERRORf, 1, 2, SOCF_W1TC },
    { PIPELINE_CACHE_OVERFLOW_ERRORf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_ERROR_MASKr_fields[] = {
    { METER_BUCKET_OVERFLOW_ERROR_DISINTf, 1, 0, 0 },
    { OCM_CORRUPTED_ERROR_DISINTf, 1, 2, SOCF_W1TC },
    { PIPELINE_CACHE_OVERFLOW_ERROR_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_GLOBAL_CONFIGr_fields[] = {
    { METER_RSP_BKTf, 1, 15, SOCF_RES },
    { PKT_MODE_LENf, 14, 1, SOCF_LE|SOCF_RES },
    { SOFT_RESETf, 1, 0, SOCF_RES },
    { TREX2_DEBUG_ENABLEf, 1, 16, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_INJECT_CTRLr_fields[] = {
    { ABORTf, 1, 26, 0 },
    { ERRORf, 1, 31, SOCF_RO|SOCF_RES },
    { REQf, 1, 28, SOCF_PUNCH },
    { SEGMENTf, 5, 0, SOCF_LE },
    { STICKY_WAITf, 1, 27, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_INJECT_DATA0r_fields[] = {
    { DATA_31_0f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_INJECT_DATA1r_fields[] = {
    { DATA_63_32f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_INJECT_DATA2r_fields[] = {
    { DATA_95_64f, 32, 0, SOCF_LE },
    { FORCE_EXPIREf, 1, 29, 0 },
    { INT_ENf, 1, 26, 0 },
    { NORESTARTf, 1, 30, 0 },
    { OFFSETf, 26, 0, SOCF_LE },
    { RETURN_NEXTf, 1, 29, 0 },
    { TOPf, 2, 30, SOCF_LE },
    { UPDATE_INT_ENf, 1, 27, 0 },
    { UPDATE_TIMEOUTf, 1, 28, 0 },
    { WEf, 1, 31, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_INJECT_STATUSr_fields[] = {
    { ABORT_ACKf, 1, 0, SOCF_W1TC },
    { ACKf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_INJECT_STATUS_MASKr_fields[] = {
    { ABORT_ACK_DISINTf, 1, 0, 0 },
    { ACK_DISINTf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_MEMORY_INITr_fields[] = {
    { METER_MONITOR_COUNTER_INITf, 1, 1, SOCF_RES|SOCF_PUNCH },
    { METER_PROFILE_INITf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_MEMORY_INIT_DONEr_fields[] = {
    { METER_MONITOR_COUNTER_INIT_DONEf, 1, 1, SOCF_W1TC },
    { METER_PROFILE_INIT_DONEf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_MEM_DEBUGr_fields[] = {
    { CACHE_DATA_TM0f, 2, 8, SOCF_LE },
    { CACHE_DATA_TM1f, 2, 10, SOCF_LE },
    { METER_MONITOR_COUNTER_TM0f, 2, 0, SOCF_LE },
    { METER_MONITOR_COUNTER_TM1f, 2, 2, SOCF_LE },
    { METER_PROFILE_PMf, 1, 17, 0 },
    { METER_PROFILE_TMf, 5, 12, SOCF_LE },
    { TIMER_EXPIRED_FIFO_TMf, 2, 18, SOCF_LE },
    { WB_BUFFER_TM0f, 2, 4, SOCF_LE },
    { WB_BUFFER_TM1f, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_METER_BUCKET_OVERFLOW_STATUSr_fields[] = {
    { BKTC_OVERFLOWf, 1, 25, SOCF_RO },
    { BKTE_OVERFLOWf, 1, 26, SOCF_RO },
    { OFFSETf, 20, 0, SOCF_LE|SOCF_RO },
    { SEGMENTf, 5, 20, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_METER_MONITOR_CONFIGr_fields[] = {
    { ENABLEf, 1, 31, 0 },
    { OFFSETf, 20, 0, SOCF_LE },
    { SEGMENTf, 5, 20, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_METER_MONITOR_COUNTER_ECC_STATUSr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 7, 0, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 7, 7, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_METER_PROFILE_ECC_STATUSr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 10, 0, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 10, 10, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_OCM_CORRUPTED_STATUSr_fields[] = {
    { ADDRESSf, 20, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_PD_ASSISTr_fields[] = {
    { PD_ASSIST0f, 16, 0, SOCF_LE },
    { PD_ASSIST1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_REFRESH_OVERFLOW_ERRORr_fields[] = {
    { REFRESH_OVERFLOW_ERRORf, 32, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_REFRESH_OVERFLOW_ERROR_MASKr_fields[] = {
    { REFRESH_OVERFLOW_ERROR_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_BASEr_fields[] = {
    { BASEf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_CONFIGr_fields[] = {
    { CHECKER_MODE32f, 1, 0, 0 },
    { COHERENT_TABLE_FORMATf, 3, 0, SOCF_LE },
    { COHERENT_TABLE_OVERFLOW_MODEf, 2, 3, SOCF_LE },
    { COHERENT_TABLE_RETURN_NEXTf, 1, 5, 0 },
    { METER_ERROR_COLORf, 2, 1, SOCF_LE },
    { METER_ERROR_MASKf, 1, 0, 0 },
    { MISCf, 6, 0, SOCF_LE },
    { Tf, 2, 6, SOCF_LE },
    { TIMER_MODE64f, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_DISABLE_ERRORr_fields[] = {
    { SEGMENT_DISABLE_ERRORf, 32, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_DISABLE_ERROR_MASKr_fields[] = {
    { SEGMENT_DISABLE_ERROR_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_LIMITr_fields[] = {
    { LIMITf, 26, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_MISC_CONFIG_HIr_fields[] = {
    { SEQUENCE_RANGE_31_16f, 16, 0, SOCF_LE },
    { VISIT_PERIOD_39_20f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_MISC_CONFIG_LOr_fields[] = {
    { SEQUENCE_RANGE_15_0f, 16, 0, SOCF_LE },
    { VISIT_PERIOD_19_0f, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_RANGE_ERRORr_fields[] = {
    { SEGMENT_RANGE_ERRORf, 32, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_RANGE_ERROR_MASKr_fields[] = {
    { SEGMENT_RANGE_ERROR_DISINTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEGMENT_VISIT_INTERVALr_fields[] = {
    { VISIT_INTERVALf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TIMER_EXPIRED_FIFO_ECC_STATUSr_fields[] = {
    { CORRECTABLE_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW },
    { UNCORRECTABLE_ERROR_ADDRESSf, 6, 6, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_CAPT_0r_fields[] = {
    { ADDR_31_0f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_CAPT_1r_fields[] = {
    { ADDR_63_32f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_CAPT_2r_fields[] = {
    { ADDR_95_64f, 32, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_CAPT_3r_fields[] = {
    { CMD_VLDf, 1, 16, SOCF_RWBW },
    { SEGMENTf, 5, 11, SOCF_LE|SOCF_RWBW },
    { TAGf, 11, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_CONTROLr_fields[] = {
    { DISABLE_REFRESH_ON_HALTf, 1, 1, 0 },
    { HALT_ENf, 1, 0, 0 },
    { THRESHOLDf, 16, 3, SOCF_LE },
    { TP_ENf, 1, 2, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_FIELD_MASK0r_fields[] = {
    { ADDR_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_FIELD_MASK1r_fields[] = {
    { ADDR_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_FIELD_MASK2r_fields[] = {
    { ADDR_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_FIELD_MASK3r_fields[] = {
    { CMD_VLDf, 1, 16, 0 },
    { SEGMENTf, 5, 11, SOCF_LE },
    { TAGf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_FIELD_VALUE0r_fields[] = {
    { ADDR_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_FIELD_VALUE1r_fields[] = {
    { ADDR_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_FIELD_VALUE2r_fields[] = {
    { ADDR_95_64f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_LRP_FIELD_VALUE3r_fields[] = {
    { CMD_VLDf, 1, 16, 0 },
    { SEGMENTf, 5, 11, SOCF_LE },
    { TAGf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_OCM_CAPT_2r_fields[] = {
    { RERRORf, 1, 0, SOCF_RWBW },
    { RVLDf, 1, 1, SOCF_RWBW }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_OCM_CONTROLr_fields[] = {
    { HALT_ENf, 1, 0, 0 },
    { THRESHOLDf, 16, 2, SOCF_LE },
    { TP_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_OCM_FIELD_MASK0r_fields[] = {
    { RDATA_31_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_OCM_FIELD_MASK1r_fields[] = {
    { RDATA_63_32f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_OCM_FIELD_MASK2r_fields[] = {
    { RERRORf, 1, 0, 0 },
    { RVLDf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_OCM_FIELD_VALUE2r_fields[] = {
    { RERRORf, 1, 0, 0 },
    { RVLDf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_STATUSr_fields[] = {
    { LRP_STATUSf, 1, 0, SOCF_W1TC },
    { OCM_STATUSf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_TRACE_IF_STATUS_MASKr_fields[] = {
    { LRP_STATUS_DISINTf, 1, 0, SOCF_W1TC },
    { OCM_STATUS_DISINTf, 1, 1, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUSr_fields[] = {
    { NONEMPTYf, 1, 1, SOCF_W1TC },
    { OVERFLOWf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_WATCHDOG_TIMER_EXPIRED_FIFO_STATUS_MASKr_fields[] = {
    { NONEMPTY_DISINTf, 1, 1, 0 },
    { OVERFLOW_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CPATHBISRDBGRDDATAr_fields[] = {
    { BISRRDDATAf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPB_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 11, 2, SOCF_LE|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CPB_PARITY_STATUS_INTR_BCM56450_A0r_fields[] = {
    { ENTRY_IDXf, 7, 2, SOCF_LE|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPCONFIGURATIONr_fields[] = {
    { CNMSHPENf, 1, 31, 0 },
    { CNMSHPINTRVLf, 11, 12, SOCF_LE },
    { CNMSHPMAXBURSTf, 4, 24, SOCF_LE },
    { CNMSHPPKTEVNTf, 1, 28, 0 },
    { CNMSMPMODEENf, 1, 1, 0 },
    { CPEIGHTQSSETMODEf, 1, 2, 0 },
    { CPENQEARLYUPf, 1, 7, 0 },
    { CPQNUMODDSELf, 1, 0, 0 },
    { CPSMPRESSHIFTf, 2, 9, SOCF_LE },
    { ENCNMINGREPf, 1, 4, 0 },
    { ENCNMMCDAf, 1, 3, 0 },
    { ENCNMMIRRf, 1, 6, 0 },
    { ENCNMSNPf, 1, 5, 0 },
    { RSTCPENQONSMPf, 1, 8, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_CONFIGr_fields[] = {
    { HIGIG2_MODEf, 1, 16, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 13, 0 },
    { LLFC_ENf, 1, 15, 0 },
    { MY_MODIDf, 8, 5, SOCF_LE },
    { PFC_ENABLEf, 1, 19, 0 },
    { PORT_CONFIG_RES_0f, 1, 0, SOCF_RES },
    { PORT_CONFIG_RES_13f, 1, 14, SOCF_RES },
    { PORT_CONFIG_RES_4f, 1, 4, SOCF_RES },
    { RX_E2ECC_ENf, 1, 3, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 17, 0 },
    { XPAUSE_TX_ENf, 1, 18, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_ECC_CONTROLr_fields[] = {
    { CDC_RXFIFO_MEM_ENf, 1, 4, 0 },
    { CDC_TXFIFO_MEM_ENf, 1, 3, 0 },
    { RSVD_2_1f, 2, 1, SOCF_LE|SOCF_RES },
    { TXFIFO_MEM_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_EEE_CLOCK_GATEr_fields[] = {
    { CORE0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_ENABLE_REGr_fields[] = {
    { PORT0f, 1, 0, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_FORCE_DOUBLE_BIT_ERRORr_fields[] = {
    { CDC_RXFIFO_MEMf, 1, 4, SOCF_RES },
    { CDC_TXFIFO_MEMf, 1, 3, SOCF_RES },
    { RESERVED9_5f, 5, 5, SOCF_LE|SOCF_RES },
    { TXFIFO0_MEMf, 1, 0, SOCF_RES },
    { TXFIFO1_MEMf, 1, 1, SOCF_RES },
    { TXFIFO2_MEMf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_INTR_ENABLEr_fields[] = {
    { CDC_RXFIFO_MEM_ERRf, 1, 2, SOCF_RO },
    { CDC_TXFIFO_MEM_ERRf, 1, 1, SOCF_RO },
    { RESERVED7_3f, 5, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { TXFIFO0_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_INTR_STATUSr_fields[] = {
    { CDC_RXFIFO_MEM_ERRf, 1, 2, SOCF_RO },
    { CDC_TXFIFO_MEM_ERRf, 1, 1, SOCF_RO },
    { RESERVED7_3f, 5, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { TXFIFO0_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_LAG_FAILOVER_CONFIGr_fields[] = {
    { LINK_STATUS_UPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_LINKSTATUS_DOWNr_fields[] = {
    { PORT0_LINKSTATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_LINKSTATUS_DOWN_CLEARr_fields[] = {
    { PORT0_LINKDOWN_CLEARf, 1, 0, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_MAC_CONTROLr_fields[] = {
    { CMAC_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_MODE_REGr_fields[] = {
    { MAC_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_POWER_SAVEr_fields[] = {
    { CPORT_COREf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_SGNDET_EARLYCRSr_fields[] = {
    { SGN_DETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPORT_XGXS0_LN0_STATUS0_REGr_fields[] = {
    { LINK_STATUSf, 1, 0, SOCF_RO },
    { RSVDf, 1, 2, SOCF_RO|SOCF_RES },
    { SIG_DETf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPQLINKMEMDEBUGr_fields[] = {
    { DCMAf, 1, 18, SOCF_RES },
    { DCMBf, 1, 19, SOCF_RES },
    { IPMC_IND_MODEf, 1, 22, SOCF_RES },
    { PMf, 1, 22, SOCF_RES },
    { STBYf, 2, 20, SOCF_LE|SOCF_RES },
    { TMAf, 9, 0, SOCF_LE|SOCF_RES },
    { TMBf, 9, 9, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPQUEUESRANGEr_fields[] = {
    { CPQNUMHIGHf, 15, 16, SOCF_LE },
    { CPQNUMLOWf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPQ_COS_EMPTY_REGr_fields[] = {
    { CPQ_COS_QEMPTYf, 48, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUASYNCHRONOUSPACKETDATAr_fields[] = {
    { TCMDf, 3, 16, SOCF_LE|SOCF_RO },
    { TDATAf, 16, 0, SOCF_LE|SOCF_RO },
    { TDVf, 1, 20, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUDATACELLA_0r_fields[] = {
    { CPUDATACELLAf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUDATACELLB_0r_fields[] = {
    { CPUDATACELLBf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUDATACELLC_0r_fields[] = {
    { CPUDATACELLCf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUDATACELLD_0r_fields[] = {
    { CPUDATACELLDf, 64, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUDATACELL_0r_fields[] = {
    { CPUDATACELLf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTERr_fields[] = {
    { CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTf, 31, 0, SOCF_LE },
    { CPUIFRECIEVEFLOWCONTROLEVENTSCOUNTOVERFLOWf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTERr_fields[] = {
    { CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTf, 31, 0, SOCF_LE },
    { CPUIFTRANSMITFLOWCONTROLEVENTSCOUNTOVERFLOWf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPULASTHEADERr_fields[] = {
    { CPULASTHEADERf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPULOOKUPKEYr_fields[] = {
    { CPULOOKUPKEYf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CPUMAXBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { OUT_PROFILE_FLAGf, 1, 29, 0 },
    { PARITYf, 1, 30, 0 },
    { PKT_MAX_BUCKETf, 29, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CPUMAXBUCKETCONFIG_64r_fields[] = {
    { MAX_REFRESHf, 18, 15, SOCF_LE },
    { MAX_THDf, 12, 0, SOCF_LE },
    { METER_GRANf, 3, 12, SOCF_LE },
    { MODEf, 1, 33, 0 },
    { PARITYf, 1, 34, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUOLPRCYPORTDELAYCONFIGURATIONr_fields[] = {
    { CPUPORTDELAYf, 4, 0, SOCF_LE },
    { OLPPORTDELAYf, 4, 4, SOCF_LE },
    { RCYPORTDELAYf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUPACKETCONTROLr_fields[] = {
    { ENDOFPACKETf, 1, 2, 0 },
    { PKTFRAGERRf, 1, 3, 0 },
    { SENDPKTFRAGf, 1, 0, 0 },
    { STARTOFPACKETf, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUPACKETWORDS_0r_fields[] = {
    { PACKETWORD6f, 32, 32, SOCF_LE },
    { PACKETWORD7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUPACKETWORDS_1r_fields[] = {
    { PACKETWORD4f, 32, 32, SOCF_LE },
    { PACKETWORD5f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUPACKETWORDS_2r_fields[] = {
    { PACKETWORD2f, 32, 32, SOCF_LE },
    { PACKETWORD3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUPACKETWORDS_3r_fields[] = {
    { PACKETWORD0f, 32, 32, SOCF_LE },
    { PACKETWORD1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CPUPKTECCr_fields[] = {
    { ECCPf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPUPKTMAXBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 24, 0 },
    { OUT_PROFILE_FLAGf, 1, 24, 0 },
    { PARITYf, 1, 23, 0 },
    { PKT_MAX_BUCKETf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPUPKTMAXBUCKETCONFIGr_fields[] = {
    { PARITYf, 1, 31, 0 },
    { PKT_MAX_REFRESHf, 20, 11, SOCF_LE },
    { PKT_MAX_THD_SELf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CPUPKTMAXBUCKETCONFIG_BCM88732_A0r_fields[] = {
    { PKT_MAX_REFRESHf, 20, 11, SOCF_LE },
    { PKT_MAX_THD_SELf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CPUPKTMAXBUCKET_BCM88732_A0r_fields[] = {
    { IN_PROFILE_FLAGf, 1, 23, 0 },
    { OUT_PROFILE_FLAGf, 1, 23, 0 },
    { PKT_MAX_BUCKETf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CPUPKTPORTMAXBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 23, 0 },
    { OUT_PROFILE_FLAGf, 1, 23, 0 },
    { PKT_PORT_MAX_BUCKETf, 23, 0, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CPUPKTPORTMAXBUCKETCONFIGr_fields[] = {
    { PKT_PORT_MAX_REFRESHf, 20, 11, SOCF_LE },
    { PKT_PORT_MAX_THD_SELf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_CPUPORTMAXBUCKETr_fields[] = {
    { IN_PROFILE_FLAGf, 1, 29, 0 },
    { MAX_BUCKETf, 29, 0, SOCF_LE },
    { OUT_PROFILE_FLAGf, 1, 29, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CPUPORTMAXBUCKETCONFIG_64r_fields[] = {
    { MAX_REFRESHf, 18, 15, SOCF_LE },
    { MAX_THD_SELf, 12, 0, SOCF_LE },
    { METER_GRANf, 3, 12, SOCF_LE },
    { MODEf, 1, 33, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CPUSLOTMINTIMERr_fields[] = {
    { CPUSLOTMINTIMERf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUSTREAMINGINTERFACECONFIGURATIONSr_fields[] = {
    { CPUIFDISPKTSTREAMINGf, 1, 26, 0 },
    { CPUIFENABLETIMEOUTCNTf, 1, 8, 0 },
    { CPUIFMULTIPORTMODEf, 1, 0, 0 },
    { CPUIFNODISBADPARITYf, 1, 25, 0 },
    { CPUIFQUIETMODEf, 1, 24, 0 },
    { CPUIFTIMEOUTPRDf, 7, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUSTREAMINGINTERFACEINTERRUPTSr_fields[] = {
    { CPUIFBADPARITYDATAf, 16, 16, SOCF_LE|SOCF_RO },
    { CPUIFREADREGTIMEOUTf, 1, 5, 0 },
    { CPUIFRXCMDPRTYERRf, 1, 1, 0 },
    { CPUIFRXCMDSEQERRf, 1, 4, 0 },
    { CPUIFRXCMDTYPEERRf, 1, 3, 0 },
    { CPUIFRXPKTPRTYERRf, 1, 0, 0 },
    { CPUIFRXPKTSEQERRf, 1, 2, 0 },
    { CPUIFTXEOPERRf, 1, 9, 0 },
    { CPUIFTXSOPERRf, 1, 8, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUSTREAMINGINTERFACEINTERRUPTSMASKREGISTERr_fields[] = {
    { CPUIFREADREGTIMEOUTMASKf, 1, 5, 0 },
    { CPUIFRXCMDPRTYERRMASKf, 1, 1, 0 },
    { CPUIFRXCMDSEQERRMASKf, 1, 4, 0 },
    { CPUIFRXCMDTYPEERRMASKf, 1, 3, 0 },
    { CPUIFRXPKTPRTYERRMASKf, 1, 0, 0 },
    { CPUIFRXPKTSEQERRMASKf, 1, 2, 0 },
    { CPUIFTXEOPERRMASKf, 1, 9, 0 },
    { CPUIFTXSOPERRMASKf, 1, 8, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUTRANSMITCELL1r_fields[] = {
    { CPUCELLBUFF0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUTRANSMITCELL2r_fields[] = {
    { CPUCELLBUFF1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUTRANSMITCELL3r_fields[] = {
    { CPUCELLBUFF2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUTRANSMITCELLLINKNUMBERr_fields[] = {
    { CPULINKNUMf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUTRANSMITCELLSTRIGGERr_fields[] = {
    { CPUTRGf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CPU_BWr_fields[] = {
    { CLOCKSf, 8, 0, SOCF_LE },
    { NOP_CLOCKSf, 10, 8, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPU_CAL_CONFIGURATION_REGISTERr_fields[] = {
    { CALALENf, 10, 0, SOCF_LE },
    { CALBLENf, 10, 12, SOCF_LE },
    { CPUWEIGHTf, 3, 24, SOCF_LE },
    { DVSCALENDARSELCPUf, 1, 28, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPU_COMMANDSr_fields[] = {
    { ADDRESSf, 14, 4, SOCF_LE },
    { BANKADDRESSf, 3, 0, SOCF_LE },
    { CAS_Nf, 1, 21, 0 },
    { CKEf, 1, 24, 0 },
    { CONSTVALf, 1, 27, 0 },
    { CPUCMDVLDf, 1, 31, 0 },
    { CS_Nf, 1, 23, 0 },
    { ODTf, 1, 26, 0 },
    { RAS_N_OR_REF_Nf, 1, 22, 0 },
    { RESf, 1, 25, 0 },
    { RESERVEDf, 2, 18, SOCF_LE|SOCF_RES },
    { STOPBACCMDSf, 1, 30, 0 },
    { WE_Nf, 1, 20, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_CPU_CONTROL_0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 },
    { UVLAN_TOCPUf, 1, 3, 0 }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_CPU_CONTROL_1r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_CPU_CONTROL_2r_fields[] = {
    { CPU_DEFAULT_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_FPCOPY_PRIORITYf, 3, 15, SOCF_LE },
    { CPU_ICMP_REDIRECT_PRIORITYf, 3, 18, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_MIRROR_PRIORITYf, 3, 21, SOCF_LE },
    { CPU_MTUFAIL_PRIORITYf, 3, 12, SOCF_LE },
    { CPU_PROTOCOL_PRIORITYf, 3, 0, SOCF_LE },
    { CPU_SFLOW_PRIORITYf, 3, 6, SOCF_LE }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CPU_CONTROL_3r_fields[] = {
    { CPU_PROTO_ARP_PRIORITYf, 4, 20, SOCF_LE },
    { CPU_PROTO_BPDU_PRIORITYf, 4, 24, SOCF_LE },
    { CPU_PROTO_DHCP_PRIORITYf, 4, 12, SOCF_LE },
    { CPU_PROTO_EXCEPTIONS_PRIORITYf, 4, 0, SOCF_LE },
    { CPU_PROTO_IGMP_PRIORITYf, 4, 16, SOCF_LE },
    { CPU_PROTO_IPMC_RESERVED_PRIORITYf, 4, 8, SOCF_LE },
    { CPU_PROTO_IP_OPTIONS_PRIORITYf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CPU_CONTROL_4r_fields[] = {
    { CPU_PROTO_MMRP_PRIORITYf, 4, 8, SOCF_LE },
    { CPU_PROTO_SRP_PRIORITYf, 4, 4, SOCF_LE },
    { CPU_PROTO_TS_PRIORITYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CPU_CONTROL_0_BCM56150_A0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 },
    { UVLAN_TOCPUf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CPU_CONTROL_0_BCM56440_A0r_fields[] = {
    { BFD_UNKNOWN_ACH_CHANNEL_TYPE_TOCPUf, 1, 19, 0 },
    { BFD_UNKNOWN_ACH_VERSION_TOCPUf, 1, 18, 0 },
    { BFD_UNKNOWN_CONTROL_PACKET_TOCPUf, 1, 20, 0 },
    { BFD_UNKNOWN_VERSION_TOCPUf, 1, 22, 0 },
    { BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf, 1, 21, 0 },
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { DOT1P_ADMITTANCE_DROP_TOCPUf, 1, 8, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 },
    { RESERVED_0f, 1, 5, SOCF_RES },
    { UVLAN_TOCPUf, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CPU_CONTROL_0_BCM56450_A0r_fields[] = {
    { BFD_UNKNOWN_ACH_CHANNEL_TYPE_TOCPUf, 1, 19, 0 },
    { BFD_UNKNOWN_ACH_VERSION_TOCPUf, 1, 18, 0 },
    { BFD_UNKNOWN_CONTROL_PACKET_TOCPUf, 1, 20, 0 },
    { BFD_UNKNOWN_VERSION_TOCPUf, 1, 22, 0 },
    { BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf, 1, 21, 0 },
    { DISCARD_LLTAG_NOT_PRESENT_TOCPUf, 1, 23, 0 },
    { DISCARD_LLTAG_PRESENT_TOCPUf, 1, 24, 0 },
    { DISCARD_VNTAG_NOT_PRESENT_TOCPUf, 1, 9, 0 },
    { DISCARD_VNTAG_PRESENT_TOCPUf, 1, 10, 0 },
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { DOT1P_ADMITTANCE_DROP_TOCPUf, 1, 8, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { NIV_FORWARDING_DROP_TOCPUf, 1, 6, 0 },
    { NIV_RPF_CHECK_FAIL_TOCPUf, 1, 7, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 },
    { RESERVED_0f, 1, 5, SOCF_RES },
    { UVLAN_TOCPUf, 1, 3, 0 },
    { VNTAG_FORMAT_DROP_TOCPUf, 1, 11, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CPU_CONTROL_0_BCM56634_A0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { EHG_NONHG_TOCPUf, 1, 5, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 },
    { UVLAN_TOCPUf, 1, 3, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CPU_CONTROL_0_BCM56640_A0r_fields[] = {
    { BFD_UNKNOWN_CONTROL_PACKET_TOCPUf, 1, 18, 0 },
    { BFD_UNKNOWN_VERSION_TOCPUf, 1, 20, 0 },
    { BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf, 1, 19, 0 },
    { DISCARD_VNTAG_NOT_PRESENT_TOCPUf, 1, 9, 0 },
    { DISCARD_VNTAG_PRESENT_TOCPUf, 1, 10, 0 },
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { DOT1P_ADMITTANCE_DROP_TOCPUf, 1, 8, 0 },
    { EHG_NONHG_TO_CPUf, 1, 5, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { NIV_FORWARDING_DROP_TOCPUf, 1, 6, 0 },
    { NIV_RPF_CHECK_FAIL_TOCPUf, 1, 7, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 },
    { TRILL_ERROR_FRAMES_TOCPUf, 1, 16, 0 },
    { TRILL_HOPCOUNT_CHECK_FAIL_TOCPUf, 1, 17, 0 },
    { TRILL_OPTIONS_TOCPUf, 1, 12, 0 },
    { TRILL_RBRIDGE_LOOKUP_MISS_TOCPUf, 1, 14, 0 },
    { TRILL_RPF_CHECK_FAIL_TOCPUf, 1, 13, 0 },
    { TRILL_UNEXPECTED_FRAMES_TOCPUf, 1, 15, 0 },
    { UVLAN_TOCPUf, 1, 3, 0 },
    { VNTAG_FORMAT_DROP_TOCPUf, 1, 11, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPU_CONTROL_0_BCM56840_A0r_fields[] = {
    { DISCARD_VNTAG_NOT_PRESENT_TOCPUf, 1, 9, 0 },
    { DISCARD_VNTAG_PRESENT_TOCPUf, 1, 10, 0 },
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { DOT1P_ADMITTANCE_DROP_TOCPUf, 1, 8, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { NIV_FORWARDING_DROP_TOCPUf, 1, 6, 0 },
    { NIV_RPF_CHECK_FAIL_TOCPUf, 1, 7, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 },
    { RESERVED_0f, 1, 5, SOCF_RES },
    { TRILL_ERROR_FRAMES_TOCPUf, 1, 16, 0 },
    { TRILL_HOPCOUNT_CHECK_FAIL_TOCPUf, 1, 17, 0 },
    { TRILL_OPTIONS_TOCPUf, 1, 12, 0 },
    { TRILL_RBRIDGE_LOOKUP_MISS_TOCPUf, 1, 14, 0 },
    { TRILL_RPF_CHECK_FAIL_TOCPUf, 1, 13, 0 },
    { TRILL_UNEXPECTED_FRAMES_TOCPUf, 1, 15, 0 },
    { UVLAN_TOCPUf, 1, 3, 0 },
    { VNTAG_FORMAT_DROP_TOCPUf, 1, 11, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPU_CONTROL_0_BCM56850_A0r_fields[] = {
    { BFD_UNKNOWN_CONTROL_PACKET_TOCPUf, 1, 18, 0 },
    { BFD_UNKNOWN_VERSION_TOCPUf, 1, 20, 0 },
    { BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf, 1, 19, 0 },
    { DISCARD_VNTAG_NOT_PRESENT_TOCPUf, 1, 9, 0 },
    { DISCARD_VNTAG_PRESENT_TOCPUf, 1, 10, 0 },
    { DOSATTACK_TOCPUf, 1, 2, 0 },
    { DOT1P_ADMITTANCE_DROP_TOCPUf, 1, 8, 0 },
    { FCOE_VFT_HOPCOUNT_TOCPUf, 1, 21, 0 },
    { MACSA_ALL_ZERO_DROPf, 1, 4, 0 },
    { NIV_FORWARDING_DROP_TOCPUf, 1, 6, 0 },
    { NIV_RPF_CHECK_FAIL_TOCPUf, 1, 7, 0 },
    { PARITY_ERR_TOCPUf, 1, 1, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 0, 0 },
    { RESERVED_0f, 1, 5, SOCF_RES },
    { TRILL_ERROR_FRAMES_TOCPUf, 1, 16, 0 },
    { TRILL_HOPCOUNT_CHECK_FAIL_TOCPUf, 1, 17, 0 },
    { TRILL_OPTIONS_TOCPUf, 1, 12, 0 },
    { TRILL_RBRIDGE_LOOKUP_MISS_TOCPUf, 1, 14, 0 },
    { TRILL_RPF_CHECK_FAIL_TOCPUf, 1, 13, 0 },
    { TRILL_UNEXPECTED_FRAMES_TOCPUf, 1, 15, 0 },
    { UVLAN_TOCPUf, 1, 3, 0 },
    { VNTAG_FORMAT_DROP_TOCPUf, 1, 11, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM53314_A0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 15, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 22, SOCF_SC },
    { HG_HDR_TYPE1_TOCPUf, 1, 24, SOCF_SC },
    { ICMP_REDIRECT_TOCPUf, 1, 18, 0 },
    { IPMCERR_TOCPUf, 1, 5, SOCF_SC },
    { IPMCPORTMISS_TOCPUf, 1, 10, SOCF_SC },
    { IPMC_TTL1_ERR_TOCPUf, 1, 27, SOCF_SC },
    { IPMC_TTL_ERR_TOCPUf, 1, 17, SOCF_SC },
    { L3UC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 16, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 29, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 19, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 26, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 13, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 23, 0 },
    { NIP_L3ERR_TOCPUf, 1, 25, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PARITY_ERR_TOCPUf, 1, 20, 0 },
    { RESERVED0f, 1, 21, SOCF_RES },
    { SRCROUTE_TOCPUf, 1, 11, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 14, SOCF_SC },
    { UMC_TOCPUf, 1, 2, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 7, 0 },
    { UUCAST_TOCPUf, 1, 3, 0 },
    { UVLAN_TOCPUf, 1, 6, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V4L3ERR_TOCPUf, 1, 4, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 8, 0 },
    { V6L3ERR_TOCPUf, 1, 12, 0 }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56142_A0r_fields[] = {
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 30, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56150_A0r_fields[] = {
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 30, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { RESERVED_16f, 1, 16, SOCF_RES },
    { RESERVED_21f, 1, 21, SOCF_RES },
    { RESERVED_29f, 1, 29, SOCF_RES },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, SOCF_SC },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { VXLT_MISS_TOCPUf, 1, 7, 0 }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56218_A0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 23, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 25, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { IPMC_TUNNEL_TO_CPUf, 1, 22, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 27, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 26, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56224_A0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 15, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 22, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 24, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 18, 0 },
    { IPMCERR_TOCPUf, 1, 5, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 10, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 16, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 29, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 19, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 26, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 13, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 23, 0 },
    { NIP_L3ERR_TOCPUf, 1, 25, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PARITY_ERR_TOCPUf, 1, 20, 0 },
    { RESERVED0f, 1, 21, SOCF_RES },
    { SRCROUTE_TOCPUf, 1, 11, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 14, 0 },
    { UMC_TOCPUf, 1, 2, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 7, 0 },
    { UUCAST_TOCPUf, 1, 3, 0 },
    { UVLAN_TOCPUf, 1, 6, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V4L3ERR_TOCPUf, 1, 4, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 8, 0 },
    { V6L3ERR_TOCPUf, 1, 12, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56304_B0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56304_B0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56440_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_TOCPUf, 1, 29, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { ING_1588_UNKNOWN_VERSION_TOCPUf, 1, 16, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 21, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { RESERVED_19f, 1, 19, SOCF_RES },
    { RESERVED_7f, 1, 7, SOCF_RES },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { URPF_MISS_TOCPUf, 1, 2, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { VXLT_MISS_TOCPUf, 1, 30, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56450_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_TOCPUf, 1, 29, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { ING_1588_UNKNOWN_VERSION_TOCPUf, 1, 16, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 21, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PROTECTION_DATA_DROP_TOCPUf, 1, 7, 0 },
    { RESERVED_19f, 1, 19, SOCF_RES },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNKNOWN_SUBTENDING_PORT_TOCPUf, 1, 31, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { URPF_MISS_TOCPUf, 1, 2, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { VXLT_MISS_TOCPUf, 1, 30, 0 }
};

#endif
#if defined(BCM_56112_A0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56504_B0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56514_A0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 15, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 23, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 24, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 18, 0 },
    { IPMCERR_TOCPUf, 1, 5, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 10, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 26, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 25, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 16, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 21, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 19, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 13, 0 },
    { NIP_L3ERR_TOCPUf, 1, 22, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PARITY_ERR_TOCPUf, 1, 20, 0 },
    { SRCROUTE_TOCPUf, 1, 11, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 14, 0 },
    { UMC_TOCPUf, 1, 2, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 7, 0 },
    { URPF_MISS_TOCPUf, 1, 27, 0 },
    { UUCAST_TOCPUf, 1, 3, 0 },
    { UVLAN_TOCPUf, 1, 6, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V4L3ERR_TOCPUf, 1, 4, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 8, 0 },
    { V6L3ERR_TOCPUf, 1, 12, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56624_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_TOCPUf, 1, 31, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 30, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { RESERVED_16f, 1, 16, SOCF_RES },
    { RESERVED_21f, 1, 21, SOCF_RES },
    { RESERVED_29f, 1, 29, SOCF_RES },
    { RESERVED_7f, 1, 7, SOCF_RES },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { URPF_MISS_TOCPUf, 1, 2, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56640_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_TOCPUf, 1, 29, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 31, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PROTECTION_DATA_DROP_TOCPUf, 1, 7, 0 },
    { RESERVED_16f, 1, 16, SOCF_RES },
    { RESERVED_19f, 1, 19, SOCF_RES },
    { RESERVED_21f, 1, 21, SOCF_RES },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { URPF_MISS_TOCPUf, 1, 2, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { VXLT_MISS_TOCPUf, 1, 30, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56800_A0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UIPMC_TOCPUf, 1, 2, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56820_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_TOCPUf, 1, 31, 0 },
    { DOSATTACK_TOCPUf, 1, 16, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { ICMP_REDIRECT_TOCPUf, 1, 19, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MACLMT_STNMV_TOCPUf, 1, 30, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { PARITY_ERR_TOCPUf, 1, 21, 0 },
    { PVLAN_VID_MISMATCH_TOCPUf, 1, 29, 0 },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { URPF_MISS_TOCPUf, 1, 2, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { UVLAN_TOCPUf, 1, 7, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56840_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_TOCPUf, 1, 29, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { RESERVED_16f, 1, 16, SOCF_RES },
    { RESERVED_19f, 1, 19, SOCF_RES },
    { RESERVED_21f, 1, 21, SOCF_RES },
    { RESERVED_7f, 1, 7, SOCF_RES },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { UNRESOLVEDL3SRC_TOCPUf, 1, 8, 0 },
    { URPF_MISS_TOCPUf, 1, 2, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { VXLT_MISS_TOCPUf, 1, 30, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM56850_A0r_fields[] = {
    { CLASS_BASED_SM_PREVENTED_TOCPUf, 1, 29, 0 },
    { FCOE_DST_MISS_TOCPUf, 1, 31, 0 },
    { HG_HDR_ERROR_TOCPUf, 1, 25, 0 },
    { HG_HDR_TYPE1_TOCPUf, 1, 26, 0 },
    { IPMCERR_TOCPUf, 1, 6, 0 },
    { IPMCPORTMISS_TOCPUf, 1, 11, 0 },
    { IPMC_TTL1_ERR_TOCPUf, 1, 28, 0 },
    { IPMC_TTL_ERR_TOCPUf, 1, 18, 0 },
    { L3UC_TTL1_ERR_TOCPUf, 1, 27, 0 },
    { L3UC_TTL_ERR_TOCPUf, 1, 17, 0 },
    { L3_MTU_FAIL_TOCPUf, 1, 22, 0 },
    { L3_SLOWPATH_TOCPUf, 1, 20, 0 },
    { MARTIAN_ADDR_TOCPUf, 1, 14, 0 },
    { MC_INDEX_ERROR_TOCPUf, 1, 24, 0 },
    { NIP_L3ERR_TOCPUf, 1, 23, 0 },
    { NONSTATICMOVE_TOCPUf, 1, 1, 0 },
    { RESERVED_16f, 1, 16, SOCF_RES },
    { RESERVED_19f, 1, 19, SOCF_RES },
    { RESERVED_21f, 1, 21, SOCF_RES },
    { RESERVED_7f, 2, 7, SOCF_LE|SOCF_RES },
    { SRCROUTE_TOCPUf, 1, 12, 0 },
    { STATICMOVE_TOCPUf, 1, 0, 0 },
    { TUNNEL_ERR_TOCPUf, 1, 15, 0 },
    { UMC_TOCPUf, 1, 3, 0 },
    { URPF_MISS_TOCPUf, 1, 2, 0 },
    { UUCAST_TOCPUf, 1, 4, 0 },
    { V4L3DSTMISS_TOCPUf, 1, 10, 0 },
    { V4L3ERR_TOCPUf, 1, 5, 0 },
    { V6L3DSTMISS_TOCPUf, 1, 9, 0 },
    { V6L3ERR_TOCPUf, 1, 13, 0 },
    { VXLT_MISS_TOCPUf, 1, 30, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CPU_CONTROL_1_BCM88732_A0r_fields[] = {
    { DOSATTACK_TOCPUf, 1, 1, 0 },
    { UVLAN_TOCPUf, 1, 0, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CPU_CONTROL_2_BCM56514_A0r_fields[] = {
    { CPU_DEFAULT_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_FPCOPY_PRIORITYf, 3, 15, SOCF_LE },
    { CPU_ICMP_REDIRECT_PRIORITYf, 3, 18, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 3, 3, SOCF_LE },
    { CPU_MIRROR_PRIORITYf, 3, 21, SOCF_LE },
    { CPU_MTUFAIL_PRIORITYf, 3, 12, SOCF_LE },
    { CPU_PROTOCOL_PRIORITYf, 3, 0, SOCF_LE },
    { CPU_SFLOW_PRIORITYf, 3, 6, SOCF_LE },
    { CPU_VFPCOPY_PRIORITYf, 3, 24, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_CPU_CONTROL_2_BCM56800_A0r_fields[] = {
    { CPU_DEFAULT_PRIORITYf, 4, 12, SOCF_LE },
    { CPU_FPCOPY_PRIORITYf, 4, 20, SOCF_LE },
    { CPU_ICMP_REDIRECT_PRIORITYf, 4, 24, SOCF_LE },
    { CPU_LKUPFAIL_PRIORITYf, 4, 4, SOCF_LE },
    { CPU_MH_CONTROL_PRIORITYf, 4, 0, SOCF_LE },
    { CPU_MIRROR_PRIORITYf, 4, 28, SOCF_LE },
    { CPU_MTUFAIL_PRIORITYf, 4, 16, SOCF_LE },
    { CPU_SFLOW_PRIORITYf, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_CPU_CONTROL_3_BCM56218_A0r_fields[] = {
    { CPU_MAC_LIMIT_PRIORITYf, 4, 28, SOCF_LE },
    { CPU_PROTO_ARP_PRIORITYf, 4, 20, SOCF_LE },
    { CPU_PROTO_BPDU_PRIORITYf, 4, 24, SOCF_LE },
    { CPU_PROTO_DHCP_PRIORITYf, 4, 12, SOCF_LE },
    { CPU_PROTO_EXCEPTIONS_PRIORITYf, 4, 0, SOCF_LE },
    { CPU_PROTO_IGMP_PRIORITYf, 4, 16, SOCF_LE },
    { CPU_PROTO_IPMC_RESERVED_PRIORITYf, 4, 8, SOCF_LE },
    { CPU_PROTO_IP_OPTIONS_PRIORITYf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_CPU_CONTROL_3_BCM56514_A0r_fields[] = {
    { CPU_PROTO_ARP_PRIORITYf, 3, 15, SOCF_LE },
    { CPU_PROTO_BPDU_PRIORITYf, 3, 18, SOCF_LE },
    { CPU_PROTO_DHCP_PRIORITYf, 3, 9, SOCF_LE },
    { CPU_PROTO_EXCEPTIONS_PRIORITYf, 3, 0, SOCF_LE },
    { CPU_PROTO_IGMP_PRIORITYf, 3, 12, SOCF_LE },
    { CPU_PROTO_IPMC_RESERVED_PRIORITYf, 3, 6, SOCF_LE },
    { CPU_PROTO_IP_OPTIONS_PRIORITYf, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CPU_CONTROL_Mr_fields[] = {
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56150_A0r_fields[] = {
    { MAC_BIND_FAILf, 1, 13, 0 },
    { MAC_IP_BIND_LOOKUP_MISS_TOCPUf, 1, 14, 0 },
    { OAM_HEADER_ERROR_TOCPUf, 1, 9, 0 },
    { OAM_UNEXPECTED_PKT_TOCPUf, 1, 11, 0 },
    { OAM_UNKNOWN_OPCODE_VERSION_TOCPUf, 1, 10, 0 },
    { RESERVED_0f, 1, 6, SOCF_RES },
    { UNKNOWN_1588_VERSION_TO_CPUf, 1, 12, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56334_A0r_fields[] = {
    { MAC_BIND_FAILf, 1, 6, SOCF_RES },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { OAM_HEADER_ERROR_TOCPUf, 1, 9, 0 },
    { OAM_UNEXPECTED_PKT_TOCPUf, 1, 11, 0 },
    { OAM_UNKNOWN_OPCODE_VERSION_TOCPUf, 1, 10, 0 },
    { WCD_DA_MISSf, 1, 8, SOCF_RES },
    { WCD_SA_MISSf, 1, 7, SOCF_RES },
    { WLAN_DOT1X_DROPf, 1, 4, SOCF_RES },
    { WLAN_ROAM_ERRORf, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56440_A0r_fields[] = {
    { MAC_BIND_FAILf, 1, 6, 0 },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { OAM_HEADER_ERROR_TOCPUf, 1, 9, 0 },
    { OAM_UNEXPECTED_PKT_TOCPUf, 1, 11, 0 },
    { OAM_UNKNOWN_OPCODE_VERSION_TOCPUf, 1, 10, 0 },
    { RESERVED_0f, 2, 4, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 7, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56450_A0r_fields[] = {
    { BHH_SESSION_NOT_FOUND_TO_CPUf, 1, 9, 0 },
    { MAC_BIND_FAILf, 1, 6, 0 },
    { MAC_IP_BIND_LOOKUP_MISS_TOCPUf, 1, 13, 0 },
    { MPLS_GAL_EXPOSED_TO_CPUf, 1, 5, 0 },
    { MPLS_ILLEGAL_RSVD_LABEL_TO_CPUf, 1, 7, 0 },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_OUT_OF_LOOKUPS_TOCPUf, 1, 8, 0 },
    { MPLS_RAL_EXPOSED_TO_CPUf, 1, 4, 0 },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { RESERVED_1f, 2, 10, SOCF_LE|SOCF_RES },
    { RESERVED_ENTROPY_LABEL_TOCPUf, 1, 12, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56634_A0r_fields[] = {
    { MAC_BIND_FAILf, 1, 6, 0 },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { OAM_HEADER_ERROR_TOCPUf, 1, 9, 0 },
    { OAM_UNKNOWN_OPCODE_VERSION_TOCPUf, 1, 10, 0 },
    { WCD_DA_MISSf, 1, 8, 0 },
    { WCD_SA_MISSf, 1, 7, 0 },
    { WLAN_DOT1X_DROPf, 1, 4, 0 },
    { WLAN_ROAM_ERRORf, 1, 5, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56640_A0r_fields[] = {
    { ENTROPY_LABEL_IN_0_15_RANGE_TO_CPUf, 1, 5, 0 },
    { L2GRE_SIP_LOOKUP_FAIL_COPY_TOCPUf, 1, 18, 0 },
    { L2GRE_VPNID_LOOKUP_FAIL_COPY_TOCPUf, 1, 17, 0 },
    { MAC_BIND_FAILf, 1, 15, 0 },
    { MAC_IP_BIND_LOOKUP_MISS_TOCPUf, 1, 19, 0 },
    { MPLS_GAL_EXPOSED_TO_CPUf, 1, 6, 0 },
    { MPLS_ILLEGAL_RSVD_LABEL_TO_CPUf, 1, 7, 0 },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_OUT_OF_LOOKUPS_TOCPUf, 1, 8, 0 },
    { MPLS_RAL_EXPOSED_TO_CPUf, 1, 4, 0 },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { MPLS_UNKNOWN_ACH_TYPE_TO_CPUf, 1, 9, 0 },
    { MPLS_UNKNOWN_ACH_VERSION_TOCPUf, 1, 10, 0 },
    { OAM_HEADER_ERROR_TOCPUf, 1, 11, 0 },
    { OAM_UNEXPECTED_PKT_TOCPUf, 1, 13, 0 },
    { OAM_UNKNOWN_OPCODE_VERSION_TOCPUf, 1, 12, 0 },
    { UNKNOWN_1588_VERSION_TO_CPUf, 1, 14, 0 },
    { WLAN_UNAUTHENTICATED_TO_CPUf, 1, 16, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56840_A0r_fields[] = {
    { MAC_BIND_FAILf, 1, 6, 0 },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { RESERVED_0f, 2, 4, SOCF_LE|SOCF_RES },
    { RESERVED_1f, 2, 7, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CPU_CONTROL_M_BCM56850_A0r_fields[] = {
    { DNAT_HAIRPIN_COPY_TOCPUf, 1, 25, 0 },
    { DNAT_MISS_COPY_TOCPUf, 1, 24, 0 },
    { FCOE_ZONE_CHECK_FAIL_COPY_TOCPUf, 1, 26, 0 },
    { L2GRE_SIP_LOOKUP_FAIL_COPY_TOCPUf, 1, 13, 0 },
    { L2GRE_VPNID_LOOKUP_FAIL_COPY_TOCPUf, 1, 12, 0 },
    { MAC_BIND_FAILf, 1, 4, 0 },
    { MAC_IP_BIND_LOOKUP_MISS_TOCPUf, 1, 15, 0 },
    { MPLS_GAL_EXPOSED_TO_CPUf, 1, 6, 0 },
    { MPLS_ILLEGAL_RSVD_LABEL_TO_CPUf, 1, 7, 0 },
    { MPLS_INVALID_ACTIONf, 1, 1, 0 },
    { MPLS_INVALID_PAYLOADf, 1, 0, 0 },
    { MPLS_LABEL_MISSf, 1, 2, 0 },
    { MPLS_RAL_EXPOSED_TO_CPUf, 1, 5, 0 },
    { MPLS_TTL_CHECK_FAILf, 1, 3, 0 },
    { MPLS_UNKNOWN_ACH_TYPE_TO_CPUf, 1, 16, 0 },
    { MPLS_UNKNOWN_ACH_VERSION_TOCPUf, 1, 17, 0 },
    { NAT_FRAGMENTS_COPY_TOCPUf, 1, 20, 0 },
    { NAT_OTHER_COPY_TOCPUf, 1, 23, 0 },
    { NAT_REALM_CROSSING_ICMP_COPY_TOCPUf, 1, 21, 0 },
    { RESERVED_0f, 1, 8, SOCF_RES },
    { SNAT_MISS_COPY_TOCPUf, 1, 22, 0 },
    { UNKNOWN_1588_VERSION_TO_CPUf, 1, 14, 0 },
    { VXLAN_SIP_LOOKUP_FAIL_COPY_TOCPUf, 1, 19, 0 },
    { VXLAN_VN_ID_LOOKUP_FAIL_COPY_TOCPUf, 1, 18, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CPU_COS14_MASKr_fields[] = {
    { REASONS_MASKf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_CPU_COS_CAM_BIST_CONFIGr_fields[] = {
    { BIST_DBG_COMPARE_ENf, 1, 0, SOCF_WO|SOCF_RES },
    { BIST_DBG_DATA_SLICE_OR_STATUS_SELf, 8, 2, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_VALIDf, 1, 1, SOCF_WO|SOCF_RES },
    { BIST_SKIP_ERROR_CNTf, 8, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_CPU_COS_CAM_BIST_CONFIG_BCM56640_A0r_fields[] = {
    { BIST_DBG_COMPARE_ENf, 1, 0, SOCF_WO|SOCF_RES },
    { BIST_DBG_DATA_SLICE_OR_STATUS_SELf, 8, 2, SOCF_LE|SOCF_RES },
    { BIST_DBG_DATA_VALIDf, 1, 1, SOCF_WO|SOCF_RES },
    { BIST_SKIP_ERROR_CNTf, 8, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_CPU_COS_CAM_BIST_DBG_DATAr_fields[] = {
    { LOAD_DATAf, 32, 0, SOCF_LE|SOCF_WO|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_CPU_COS_CAM_BIST_STATUSr_fields[] = {
    { CAM_BIST_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_CPU_COS_CAM_BIST_STATUS_BCM56640_A0r_fields[] = {
    { CAM_BIST_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_CPU_COS_CAM_DBGCTRLr_fields[] = {
    { BIST_ENf, 1, 0, SOCF_RES },
    { DEBUG_ENf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_CPU_COS_CAM_DBGCTRL_BCM56640_A0r_fields[] = {
    { BIST_ENf, 1, 0, SOCF_RES },
    { DEBUG_ENf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_CPU_PRIORITY_SELr_fields[] = {
    { PRI0f, 3, 0, SOCF_LE },
    { PRI1f, 3, 3, SOCF_LE },
    { PRI2f, 3, 6, SOCF_LE },
    { PRI3f, 3, 9, SOCF_LE },
    { PRI4f, 3, 12, SOCF_LE },
    { PRI5f, 3, 15, SOCF_LE },
    { PRI6f, 3, 18, SOCF_LE },
    { PRI7f, 3, 21, SOCF_LE }
};

#endif
#if defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_CPU_PRIORITY_SEL_2r_fields[] = {
    { PRI10f, 4, 8, SOCF_LE },
    { PRI11f, 4, 12, SOCF_LE },
    { PRI12f, 4, 16, SOCF_LE },
    { PRI13f, 4, 20, SOCF_LE },
    { PRI14f, 4, 24, SOCF_LE },
    { PRI15f, 4, 28, SOCF_LE },
    { PRI8f, 4, 0, SOCF_LE },
    { PRI9f, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_CPU_PRIORITY_SEL_2_BCM53314_A0r_fields[] = {
    { PRI10f, 4, 8, SOCF_LE|SOCF_RES },
    { PRI11f, 4, 12, SOCF_LE|SOCF_RES },
    { PRI12f, 4, 16, SOCF_LE|SOCF_RES },
    { PRI13f, 4, 20, SOCF_LE|SOCF_RES },
    { PRI14f, 4, 24, SOCF_LE|SOCF_RES },
    { PRI15f, 4, 28, SOCF_LE|SOCF_RES },
    { PRI8f, 4, 0, SOCF_LE|SOCF_RES },
    { PRI9f, 4, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56800_A0)
soc_field_info_t soc_CPU_PRIORITY_SEL_BCM56800_A0r_fields[] = {
    { PRI0f, 4, 0, SOCF_LE },
    { PRI1f, 4, 4, SOCF_LE },
    { PRI2f, 4, 8, SOCF_LE },
    { PRI3f, 4, 12, SOCF_LE },
    { PRI4f, 4, 16, SOCF_LE },
    { PRI5f, 4, 20, SOCF_LE },
    { PRI6f, 4, 24, SOCF_LE },
    { PRI7f, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CPU_QL_CONTROLr_fields[] = {
    { IN_USEf, 1, 3, SOCF_RO|SOCF_RES },
    { OVERRIDEf, 1, 0, SOCF_RES },
    { RECALCf, 1, 1, SOCF_RES|SOCF_PUNCH },
    { SELECTf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPU_RATE1r_fields[] = {
    { CPUMAXCRRATEf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CPU_RATES0r_fields[] = {
    { CPUSUMOFPORTSf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_SLOT_COUNTr_fields[] = {
    { COUNT_VALUEf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_CPU_TS_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 8, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRC32_LANE_ERR_INDICATIONr_fields[] = {
    { ILKNRXSTATCRC32ERRf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRC32_LANE_VALID_INDICATIONr_fields[] = {
    { ILKNRXSTATCRC32VALIDf, 24, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRCDROPPEDCELLCNTr_fields[] = {
    { CRCDROPPEDCELLCNTf, 31, 0, SOCF_LE },
    { CRCDROPPEDCELLCNT0f, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRCDROPPEDPCKCNTr_fields[] = {
    { CRCDROPPEDPCKCNTf, 31, 0, SOCF_LE },
    { CRCDROPPEDPCKCNT0f, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRCERRORCOUNTERr_fields[] = {
    { CRCERRCNTf, 31, 0, SOCF_LE },
    { CRCERRCNTOVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRCERRORCOUNTER0r_fields[] = {
    { CRCERRCNTf, 31, 0, SOCF_LE },
    { CRCERRCNTOVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRCERRRATECONFIGURATIONREGISTER0r_fields[] = {
    { CRCERRRATEDCRf, 16, 0, SOCF_LE },
    { CRCERRRATEMAXCNTf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRCERRRATECONFIGURATIONREGISTER1r_fields[] = {
    { CRCERRRATECNGTHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRCERRWEIGHTCONFIGURATIONREGISTER0r_fields[] = {
    { CRCERRWEIGHTf, 5, 0, SOCF_LE },
    { CRCNOERRWEIGHTf, 5, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRCERRWEIGHTCONFIGURATIONREGISTER1r_fields[] = {
    { CRCERRWEIGHTCNGTHf, 16, 16, SOCF_LE },
    { CRCERRWEIGHTMAXCNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CRC_APPEND_ENABLEr_fields[] = {
    { ENABLEf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CREDITCELLSCOUNTERr_fields[] = {
    { CREDITCELLSCOUNTERf, 31, 0, SOCF_LE },
    { CREDITCELLSCOUNTEROVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CREDITFABRICLATENCYCOUNTERr_fields[] = {
    { CRLTNCYCOUNTERf, 16, 0, SOCF_LE },
    { CRLTNCYQUEf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CREDITOVERFLOWQUEUENUMr_fields[] = {
    { CREDITOVERFLOWQUEUENUMf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CREDITWATCHDOGCONFIGURATIONr_fields[] = {
    { CRWDGENOFFMSGSf, 1, 31, 0 },
    { CRWDMAXFLOWMSGGENBURSTSIZEf, 8, 8, SOCF_LE },
    { CRWDMAXFLOWMSGGENRATEf, 8, 0, SOCF_LE },
    { CRWDMINSCANCYCLEPERIODf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CREDITWATCHDOGQUEUEBOUNDARIESr_fields[] = {
    { CRWDBOTTOMQf, 15, 0, SOCF_LE },
    { CRWDTOPQf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CREDIT_COUNTERr_fields[] = {
    { CREDITCNTf, 31, 0, SOCF_LE },
    { CREDITOVFf, 1, 31, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CREDIT_COUNTER_CONFIGURATION_REG1r_fields[] = {
    { FILTERFLOWf, 16, 0, SOCF_LE },
    { FILTERFLOWMASKf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CREDIT_COUNTER_CONFIGURATION_REG2r_fields[] = {
    { CNTBYGTIMERf, 1, 31, 0 },
    { FILTERBYDESTFAPf, 1, 16, 0 },
    { FILTERBYFLOWf, 1, 20, 0 },
    { FILTERBYSUBFLOWf, 1, 24, 0 },
    { FILTERDESTFAPf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CREDIT_SCHEDULER_COUNTER_IN_THE_CML_CONFIGURATIONr_fields[] = {
    { CNTBYGTIMERf, 1, 31, 0 },
    { FILTERSCHf, 14, 0, SOCF_LE },
    { FILTERSCHMASKf, 14, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRPSACOUNTERSTSr_fields[] = {
    { CRPSACMDCNTf, 15, 0, SOCF_LE },
    { CRPSACMDCNTOVFf, 1, 15, SOCF_RO },
    { CRPSACPUREQCNTf, 15, 16, SOCF_LE },
    { CRPSACPUREQCNTOVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRPSACOUNTERSTS1r_fields[] = {
    { CRPSAACTCNTRSCNTf, 13, 16, SOCF_LE|SOCF_RO },
    { CRPSAOVTHCNTRSCNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRPSBCOUNTERSTSr_fields[] = {
    { CRPSBCMDCNTf, 15, 0, SOCF_LE },
    { CRPSBCMDCNTOVFf, 1, 15, SOCF_RO },
    { CRPSBCPUREQCNTf, 15, 16, SOCF_LE },
    { CRPSBCPUREQCNTOVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRPSBCOUNTERSTS1r_fields[] = {
    { CRPSBACTCNTRSCNTf, 13, 16, SOCF_LE|SOCF_RO },
    { CRPSBOVTHCNTRSCNTf, 13, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRPSCNTOVRFSTSr_fields[] = {
    { CRPSACOUNTEROVFADDRf, 13, 0, SOCF_LE },
    { CRPSAISOVFCNTOCTSf, 1, 14, SOCF_RO },
    { CRPSAISOVFCNTPKTSf, 1, 13, SOCF_RO },
    { CRPSBCOUNTEROVFADDRf, 13, 16, SOCF_LE },
    { CRPSBISOVFCNTOCTSf, 1, 30, SOCF_RO },
    { CRPSBISOVFCNTPKTSf, 1, 29, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRPSINTERRUPTREGISTERr_fields[] = {
    { CRPSACNTOVFf, 1, 0, 0 },
    { CRPSADIRECTRDWHENWAITINGf, 1, 5, 0 },
    { CRPSAINVLDADACCf, 1, 1, 0 },
    { CRPSAINVLDPTRACCf, 1, 2, 0 },
    { CRPSAPREREADFIFOFULLf, 1, 3, 0 },
    { CRPSAPREREADFIFONOTEMPTYf, 1, 4, 0 },
    { CRPSASTATICRDWHENWAITINGf, 1, 6, 0 },
    { CRPSBCNTOVFf, 1, 7, 0 },
    { CRPSBDIRECTRDWHENWAITINGf, 1, 12, 0 },
    { CRPSBINVLDADACCf, 1, 8, 0 },
    { CRPSBINVLDPTRACCf, 1, 9, 0 },
    { CRPSBPREREADFIFOFULLf, 1, 10, 0 },
    { CRPSBPREREADFIFONOTEMPTYf, 1, 11, 0 },
    { CRPSBSTATICRDWHENWAITINGf, 1, 13, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRPSINTERRUPTREGISTERMASKr_fields[] = {
    { CRPSACNTOVFMASKf, 1, 0, 0 },
    { CRPSADIRECTRDWHENWAITINGMASKf, 1, 5, 0 },
    { CRPSAINVLDADACCMASKf, 1, 1, 0 },
    { CRPSAINVLDPTRACCMASKf, 1, 2, 0 },
    { CRPSAPREREADFIFOFULLMASKf, 1, 3, 0 },
    { CRPSAPREREADFIFONOTEMPTYMASKf, 1, 4, 0 },
    { CRPSASTATICRDWHENWAITINGMASKf, 1, 6, 0 },
    { CRPSBCNTOVFMASKf, 1, 7, 0 },
    { CRPSBDIRECTRDWHENWAITINGMASKf, 1, 12, 0 },
    { CRPSBINVLDADACCMASKf, 1, 8, 0 },
    { CRPSBINVLDPTRACCMASKf, 1, 9, 0 },
    { CRPSBPREREADFIFOFULLMASKf, 1, 10, 0 },
    { CRPSBPREREADFIFONOTEMPTYMASKf, 1, 11, 0 },
    { CRPSBSTATICRDWHENWAITINGMASKf, 1, 13, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CNT_PROCESSOR_READr_fields[] = {
    { CRPS_N_RD_REQf, 1, 0, SOCF_SIG },
    { CRPS_N_RD_REQ_ADDRf, 15, 8, SOCF_LE|SOCF_SIG },
    { CRPS_N_RD_REQ_TYPEf, 2, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_CACHE_RD_RESULTSr_fields[] = {
    { CRPS_N_CACHE_RD_CNT_ADDRf, 15, 4, SOCF_LE|SOCF_RO },
    { CRPS_N_CACHE_RD_DATA_VALIDf, 1, 0, SOCF_RO },
    { CRPS_N_CACHE_RD_OCT_CNTf, 33, 46, SOCF_LE|SOCF_RO },
    { CRPS_N_CACHE_RD_PKT_CNTf, 26, 20, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_CNT_OVRF_STSr_fields[] = {
    { CRPS_N_COUNTER_OVF_ADDRf, 15, 0, SOCF_LE|SOCF_RO },
    { CRPS_N_IS_OVF_CNT_OCTSf, 1, 16, SOCF_RO },
    { CRPS_N_IS_OVF_CNT_PKTSf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_CNT_SRC_CFGr_fields[] = {
    { CRPS_N_CNT_SRCf, 5, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_CNT_SRC_GROUP_SIZESr_fields[] = {
    { EGQ_GROUP_SIZEf, 3, 6, SOCF_LE|SOCF_SIG },
    { EPNI_A_GROUP_SIZEf, 3, 9, SOCF_LE|SOCF_SIG },
    { EPNI_B_GROUP_SIZEf, 3, 12, SOCF_LE|SOCF_SIG },
    { IQM_A_GROUP_SIZEf, 3, 15, SOCF_LE|SOCF_SIG },
    { IQM_B_GROUP_SIZEf, 3, 18, SOCF_LE|SOCF_SIG },
    { IQM_C_GROUP_SIZEf, 3, 21, SOCF_LE|SOCF_SIG },
    { IQM_D_GROUP_SIZEf, 3, 24, SOCF_LE|SOCF_SIG },
    { IRPP_A_GROUP_SIZEf, 3, 0, SOCF_LE|SOCF_SIG },
    { IRPP_B_GROUP_SIZEf, 3, 3, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_CRPS_CRPS_COUNTER_STS_1r_fields[] = {
    { CRPS_N_OVTH_CNTRS_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { FIELD_16_30f, 15, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_COUNTER_STS_1_BCM88660_A0r_fields[] = {
    { CRPS_N_ACT_CNTRS_CNTf, 15, 16, SOCF_LE|SOCF_RO },
    { CRPS_N_OVTH_CNTRS_CNTf, 15, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_DIRECT_RD_RESULTr_fields[] = {
    { CRPS_N_DIRECT_RD_CNT_ADDRf, 15, 4, SOCF_LE|SOCF_RO },
    { CRPS_N_DIRECT_RD_DATA_VALIDf, 1, 0, SOCF_RO },
    { CRPS_N_DIRECT_RD_OCT_CNTf, 33, 46, SOCF_LE|SOCF_RO },
    { CRPS_N_DIRECT_RD_PKT_CNTf, 26, 20, SOCF_LE|SOCF_RO },
    { CRPS_N_DIRECT_RD_WAS_INCREMENTALf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_DO_NOT_COUNT_FILTERr_fields[] = {
    { EGQ_DO_NOT_COUNT_OFFSETf, 4, 8, SOCF_LE|SOCF_SIG },
    { EPNI_A_DO_NOT_COUNT_OFFSETf, 4, 12, SOCF_LE|SOCF_SIG },
    { EPNI_B_DO_NOT_COUNT_OFFSETf, 4, 16, SOCF_LE|SOCF_SIG },
    { IQM_A_DO_NOT_COUNT_OFFSETf, 4, 20, SOCF_LE|SOCF_SIG },
    { IQM_B_DO_NOT_COUNT_OFFSETf, 4, 24, SOCF_LE|SOCF_SIG },
    { IQM_C_DO_NOT_COUNT_OFFSETf, 4, 28, SOCF_LE|SOCF_SIG },
    { IQM_D_DO_NOT_COUNT_OFFSETf, 4, 32, SOCF_LE|SOCF_SIG },
    { IRPP_A_DO_NOT_COUNT_OFFSETf, 4, 0, SOCF_LE|SOCF_SIG },
    { IRPP_B_DO_NOT_COUNT_OFFSETf, 4, 4, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_CRPS_CRPS_GENERAL_CFGr_fields[] = {
    { CRPS_N_BUBBLE_ENf, 1, 9, SOCF_SIG },
    { CRPS_N_CACHE_READ_ENf, 1, 0, SOCF_SIG },
    { CRPS_N_CNT_STUCK_AT_ONE_ENf, 1, 11, SOCF_SIG },
    { CRPS_N_COUNT_MODEf, 3, 4, SOCF_LE|SOCF_SIG },
    { CRPS_N_CPU_CLEAR_READ_ENf, 1, 10, SOCF_SIG },
    { CRPS_N_MAX_SEARCH_ENf, 1, 8, SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_GENERAL_CFG_BCM88660_A0r_fields[] = {
    { CRPS_N_ACT_CNT_VALIDATE_ENf, 1, 14, SOCF_SIG },
    { CRPS_N_BUBBLE_ENf, 1, 9, SOCF_SIG },
    { CRPS_N_CACHE_READ_ENf, 1, 0, SOCF_SIG },
    { CRPS_N_CNT_STUCK_AT_ONE_ENf, 1, 11, SOCF_SIG },
    { CRPS_N_COUNT_MODEf, 3, 4, SOCF_LE|SOCF_SIG },
    { CRPS_N_CPU_CLEAR_READ_ENf, 1, 10, SOCF_SIG },
    { CRPS_N_MAX_PTR_REFRESH_ENf, 1, 12, SOCF_SIG },
    { CRPS_N_MAX_SEARCH_ENf, 1, 8, SOCF_SIG },
    { CRPS_N_OVTH_MEM_RFRSH_BPASS_ENf, 1, 13, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_LAST_CMD_RCVDr_fields[] = {
    { CRPS_N_LAST_ADDR_RCVDf, 15, 0, SOCF_LE|SOCF_RO },
    { CRPS_N_LAST_PKT_SIZE_RCVDf, 14, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_MAX_REFRESH_CFGr_fields[] = {
    { CRPS_N_REFRESH_ADDR_HIGHf, 15, 16, SOCF_LE|SOCF_SIG },
    { CRPS_N_REFRESH_ADDR_LOWf, 15, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_ONE_ENTRY_MODE_CNT_CMDr_fields[] = {
    { EGQ_ONE_ENTRY_CNT_CMDf, 2, 4, SOCF_LE|SOCF_SIG },
    { EPNI_A_ONE_ENTRY_CNT_CMDf, 2, 6, SOCF_LE|SOCF_SIG },
    { EPNI_B_ONE_ENTRY_CNT_CMDf, 2, 8, SOCF_LE|SOCF_SIG },
    { IQM_A_ONE_ENTRY_CNT_CMDf, 2, 10, SOCF_LE|SOCF_SIG },
    { IQM_B_ONE_ENTRY_CNT_CMDf, 2, 12, SOCF_LE|SOCF_SIG },
    { IQM_C_ONE_ENTRY_CNT_CMDf, 2, 14, SOCF_LE|SOCF_SIG },
    { IQM_D_ONE_ENTRY_CNT_CMDf, 2, 16, SOCF_LE|SOCF_SIG },
    { IRPP_A_ONE_ENTRY_CNT_CMDf, 2, 0, SOCF_LE|SOCF_SIG },
    { IRPP_B_ONE_ENTRY_CNT_CMDf, 2, 2, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_OVTH_MEM_STS_SELr_fields[] = {
    { CRPS_N_OVTH_MEM_LINES_BMAPf, 16, 16, SOCF_LE|SOCF_RO },
    { CRPS_N_OVTH_MEM_LINES_BMAP_SELf, 4, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_PIPE_COUNTERSr_fields[] = {
    { CRPS_N_CMD_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { CRPS_N_CMD_CNT_OVFf, 1, 15, SOCF_RO },
    { CRPS_N_CPU_REQ_CNTf, 15, 16, SOCF_LE|SOCF_RO },
    { CRPS_N_CPU_REQ_CNT_OVFf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_PIPE_COUNTERS_2r_fields[] = {
    { CRPS_N_OVF_CNTRS_CNTf, 15, 16, SOCF_LE|SOCF_RO },
    { CRPS_N_OVF_CNTRS_CNT_OVFf, 1, 31, SOCF_RO },
    { CRPS_N_PRFCH_CNTf, 15, 0, SOCF_LE|SOCF_RO },
    { CRPS_N_PRFCH_CNT_OVFf, 1, 15, SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_PREFETCH_TIMERS_CFGr_fields[] = {
    { CRPS_N_ALGORITHM_TMR_CFGf, 9, 0, SOCF_LE|SOCF_SIG },
    { CRPS_N_ALGORITHM_TMR_ENf, 1, 12, SOCF_SIG },
    { CRPS_N_SEQUENTIAL_TMR_CFGf, 9, 16, SOCF_LE|SOCF_SIG },
    { CRPS_N_SEQUENTIAL_TMR_ENf, 1, 28, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_PREFETCH_TIMER_PERIOD_CFGr_fields[] = {
    { CRPS_N_PREFETCH_PERIOD_CFGf, 18, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_PRE_RD_FIFO_STS_1r_fields[] = {
    { CRPS_N_CACHE_STATUS_CNTf, 7, 0, SOCF_LE|SOCF_RO },
    { FIELD_16_21f, 6, 16, SOCF_LE|SOCF_RO },
    { FIELD_8_13f, 6, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_SEQUENTIAL_TMR_CFGr_fields[] = {
    { CRPS_N_SEQUENTIAL_ADDR_HIGHf, 15, 16, SOCF_LE|SOCF_SIG },
    { CRPS_N_SEQUENTIAL_ADDR_LOWf, 15, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_THRESHOLDS_CFGr_fields[] = {
    { CRPS_N_OCT_CNT_THRESHf, 15, 16, SOCF_LE|SOCF_SIG },
    { CRPS_N_PKT_CNT_THRESHf, 15, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_ENABLE_DYNAMIC_MEMORY_ACCESSr_fields[] = {
    { ENABLE_DYNAMIC_MEMORY_ACCESSf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_INDIRECT_COMMAND_DATA_INCREMENTr_fields[] = {
    { INDIRECT_COMMAND_DATA_INCREMENTf, 64, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_INDIRECT_COMMAND_RD_DATAr_fields[] = {
    { INDIRECT_COMMAND_RD_DATAf, 640, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_INDIRECT_COMMAND_WR_DATAr_fields[] = {
    { INDIRECT_COMMAND_WR_DATAf, 640, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_INDIRECT_WR_MASKr_fields[] = {
    { INDIRECT_WR_MASKf, 32, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_CRPS_INTERRUPT_MASK_REGISTERr_fields[] = {
    { CRPS_0_CNT_OVF_MASKf, 1, 0, SOCF_SIG },
    { CRPS_0_DIRECT_RD_WHEN_WAITING_MASKf, 1, 4, SOCF_SIG },
    { CRPS_0_INVLD_PTR_ACC_MASKf, 1, 1, SOCF_SIG },
    { CRPS_0_PRE_READ_FIFO_FULL_MASKf, 1, 2, SOCF_SIG },
    { CRPS_0_PRE_READ_FIFO_NOT_EMPTY_MASKf, 1, 3, SOCF_SIG },
    { CRPS_1_CNT_OVF_MASKf, 1, 5, SOCF_SIG },
    { CRPS_1_DIRECT_RD_WHEN_WAITING_MASKf, 1, 9, SOCF_SIG },
    { CRPS_1_INVLD_PTR_ACC_MASKf, 1, 6, SOCF_SIG },
    { CRPS_1_PRE_READ_FIFO_FULL_MASKf, 1, 7, SOCF_SIG },
    { CRPS_1_PRE_READ_FIFO_NOT_EMPTY_MASKf, 1, 8, SOCF_SIG },
    { CRPS_2_CNT_OVF_MASKf, 1, 10, SOCF_SIG },
    { CRPS_2_DIRECT_RD_WHEN_WAITING_MASKf, 1, 14, SOCF_SIG },
    { CRPS_2_INVLD_PTR_ACC_MASKf, 1, 11, SOCF_SIG },
    { CRPS_2_PRE_READ_FIFO_FULL_MASKf, 1, 12, SOCF_SIG },
    { CRPS_2_PRE_READ_FIFO_NOT_EMPTY_MASKf, 1, 13, SOCF_SIG },
    { CRPS_3_CNT_OVF_MASKf, 1, 15, SOCF_SIG },
    { CRPS_3_DIRECT_RD_WHEN_WAITING_MASKf, 1, 19, SOCF_SIG },
    { CRPS_3_INVLD_PTR_ACC_MASKf, 1, 16, SOCF_SIG },
    { CRPS_3_PRE_READ_FIFO_FULL_MASKf, 1, 17, SOCF_SIG },
    { CRPS_3_PRE_READ_FIFO_NOT_EMPTY_MASKf, 1, 18, SOCF_SIG },
    { PAR_ERR_INTERRUPT_MASKf, 1, 21, SOCF_SIG },
    { SRC_INVLID_ACCESS_MASKf, 1, 20, SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_INTERRUPT_MASK_REGISTER_BCM88660_A0r_fields[] = {
    { CRPS_0_CNT_OVF_MASKf, 1, 0, SOCF_SIG },
    { CRPS_0_DIRECT_RD_WHEN_WAITING_MASKf, 1, 4, SOCF_SIG },
    { CRPS_0_INVLD_PTR_ACC_MASKf, 1, 1, SOCF_SIG },
    { CRPS_0_PRE_READ_FIFO_FULL_MASKf, 1, 2, SOCF_SIG },
    { CRPS_0_PRE_READ_FIFO_NOT_EMPTY_MASKf, 1, 3, SOCF_SIG },
    { CRPS_1_CNT_OVF_MASKf, 1, 5, SOCF_SIG },
    { CRPS_1_DIRECT_RD_WHEN_WAITING_MASKf, 1, 9, SOCF_SIG },
    { CRPS_1_INVLD_PTR_ACC_MASKf, 1, 6, SOCF_SIG },
    { CRPS_1_PRE_READ_FIFO_FULL_MASKf, 1, 7, SOCF_SIG },
    { CRPS_1_PRE_READ_FIFO_NOT_EMPTY_MASKf, 1, 8, SOCF_SIG },
    { CRPS_2_CNT_OVF_MASKf, 1, 10, SOCF_SIG },
    { CRPS_2_DIRECT_RD_WHEN_WAITING_MASKf, 1, 14, SOCF_SIG },
    { CRPS_2_INVLD_PTR_ACC_MASKf, 1, 11, SOCF_SIG },
    { CRPS_2_PRE_READ_FIFO_FULL_MASKf, 1, 12, SOCF_SIG },
    { CRPS_2_PRE_READ_FIFO_NOT_EMPTY_MASKf, 1, 13, SOCF_SIG },
    { CRPS_3_CNT_OVF_MASKf, 1, 15, SOCF_SIG },
    { CRPS_3_DIRECT_RD_WHEN_WAITING_MASKf, 1, 19, SOCF_SIG },
    { CRPS_3_INVLD_PTR_ACC_MASKf, 1, 16, SOCF_SIG },
    { CRPS_3_PRE_READ_FIFO_FULL_MASKf, 1, 17, SOCF_SIG },
    { CRPS_3_PRE_READ_FIFO_NOT_EMPTY_MASKf, 1, 18, SOCF_SIG },
    { OFFSET_WAS_FILTERED_MASKf, 1, 21, SOCF_SIG },
    { PAR_ERR_INTERRUPT_MASKf, 1, 22, SOCF_SIG },
    { SRC_INVLID_ACCESS_MASKf, 1, 20, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_CRPS_INTERRUPT_REGISTERr_fields[] = {
    { CRPS_0_CNT_OVFf, 1, 0, 0 },
    { CRPS_0_DIRECT_RD_WHEN_WAITINGf, 1, 4, 0 },
    { CRPS_0_INVLD_PTR_ACCf, 1, 1, 0 },
    { CRPS_0_PRE_READ_FIFO_FULLf, 1, 2, 0 },
    { CRPS_0_PRE_READ_FIFO_NOT_EMPTYf, 1, 3, 0 },
    { CRPS_1_CNT_OVFf, 1, 5, 0 },
    { CRPS_1_DIRECT_RD_WHEN_WAITINGf, 1, 9, 0 },
    { CRPS_1_INVLD_PTR_ACCf, 1, 6, 0 },
    { CRPS_1_PRE_READ_FIFO_FULLf, 1, 7, 0 },
    { CRPS_1_PRE_READ_FIFO_NOT_EMPTYf, 1, 8, 0 },
    { CRPS_2_CNT_OVFf, 1, 10, 0 },
    { CRPS_2_DIRECT_RD_WHEN_WAITINGf, 1, 14, 0 },
    { CRPS_2_INVLD_PTR_ACCf, 1, 11, 0 },
    { CRPS_2_PRE_READ_FIFO_FULLf, 1, 12, 0 },
    { CRPS_2_PRE_READ_FIFO_NOT_EMPTYf, 1, 13, 0 },
    { CRPS_3_CNT_OVFf, 1, 15, 0 },
    { CRPS_3_DIRECT_RD_WHEN_WAITINGf, 1, 19, 0 },
    { CRPS_3_INVLD_PTR_ACCf, 1, 16, 0 },
    { CRPS_3_PRE_READ_FIFO_FULLf, 1, 17, 0 },
    { CRPS_3_PRE_READ_FIFO_NOT_EMPTYf, 1, 18, 0 },
    { PAR_ERR_INTERRUPTf, 1, 21, 0 },
    { SRC_INVLID_ACCESSf, 1, 20, 0 }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_INTERRUPT_REGISTER_BCM88660_A0r_fields[] = {
    { CRPS_0_CNT_OVFf, 1, 0, 0 },
    { CRPS_0_DIRECT_RD_WHEN_WAITINGf, 1, 4, 0 },
    { CRPS_0_INVLD_PTR_ACCf, 1, 1, 0 },
    { CRPS_0_PRE_READ_FIFO_FULLf, 1, 2, 0 },
    { CRPS_0_PRE_READ_FIFO_NOT_EMPTYf, 1, 3, 0 },
    { CRPS_1_CNT_OVFf, 1, 5, 0 },
    { CRPS_1_DIRECT_RD_WHEN_WAITINGf, 1, 9, 0 },
    { CRPS_1_INVLD_PTR_ACCf, 1, 6, 0 },
    { CRPS_1_PRE_READ_FIFO_FULLf, 1, 7, 0 },
    { CRPS_1_PRE_READ_FIFO_NOT_EMPTYf, 1, 8, 0 },
    { CRPS_2_CNT_OVFf, 1, 10, 0 },
    { CRPS_2_DIRECT_RD_WHEN_WAITINGf, 1, 14, 0 },
    { CRPS_2_INVLD_PTR_ACCf, 1, 11, 0 },
    { CRPS_2_PRE_READ_FIFO_FULLf, 1, 12, 0 },
    { CRPS_2_PRE_READ_FIFO_NOT_EMPTYf, 1, 13, 0 },
    { CRPS_3_CNT_OVFf, 1, 15, 0 },
    { CRPS_3_DIRECT_RD_WHEN_WAITINGf, 1, 19, 0 },
    { CRPS_3_INVLD_PTR_ACCf, 1, 16, 0 },
    { CRPS_3_PRE_READ_FIFO_FULLf, 1, 17, 0 },
    { CRPS_3_PRE_READ_FIFO_NOT_EMPTYf, 1, 18, 0 },
    { OFFSET_WAS_FILTEREDf, 1, 21, 0 },
    { PAR_ERR_INTERRUPTf, 1, 22, 0 },
    { SRC_INVLID_ACCESSf, 1, 20, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_CRPS_INTERRUPT_REGISTER_TESTr_fields[] = {
    { INTERRUPT_REGISTER_TESTf, 22, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_PAR_ERR_INITIATEr_fields[] = {
    { CRPS_0_CNTS_MEM_INITIATE_PAR_ERRf, 1, 0, SOCF_SIG },
    { CRPS_0_OVTH_MEM_INITIATE_PAR_ERRf, 1, 4, SOCF_SIG },
    { CRPS_0_PRE_READ_MEM_INITIATE_PAR_ERRf, 1, 8, SOCF_SIG },
    { CRPS_1_CNTS_MEM_INITIATE_PAR_ERRf, 1, 1, SOCF_SIG },
    { CRPS_1_OVTH_MEM_INITIATE_PAR_ERRf, 1, 5, SOCF_SIG },
    { CRPS_1_PRE_READ_MEM_INITIATE_PAR_ERRf, 1, 9, SOCF_SIG },
    { CRPS_2_CNTS_MEM_INITIATE_PAR_ERRf, 1, 2, SOCF_SIG },
    { CRPS_2_OVTH_MEM_INITIATE_PAR_ERRf, 1, 6, SOCF_SIG },
    { CRPS_2_PRE_READ_MEM_INITIATE_PAR_ERRf, 1, 10, SOCF_SIG },
    { CRPS_3_CNTS_MEM_INITIATE_PAR_ERRf, 1, 3, SOCF_SIG },
    { CRPS_3_OVTH_MEM_INITIATE_PAR_ERRf, 1, 7, SOCF_SIG },
    { CRPS_3_PRE_READ_MEM_INITIATE_PAR_ERRf, 1, 11, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_PAR_ERR_INTERRUPT_MASK_REGISTERr_fields[] = {
    { PARITY_ERR_INT_MASKf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_PAR_ERR_INTERRUPT_REGISTERr_fields[] = {
    { PARITY_ERR_INTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_PAR_ERR_INTERRUPT_REGISTER_TESTr_fields[] = {
    { PAR_ERR_INTERRUPT_REGISTER_TESTf, 1, 0, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_PAR_ERR_MEM_MASKr_fields[] = {
    { CRPS_0_CNTS_MEM_PARITY_ERR_MASKf, 1, 0, SOCF_SIG },
    { CRPS_0_OVTH_MEM_PARITY_ERR_MASKf, 1, 4, SOCF_SIG },
    { CRPS_0_PRE_READ_MEM_PARITY_ERR_MASKf, 1, 8, SOCF_SIG },
    { CRPS_1_CNTS_MEM_PARITY_ERR_MASKf, 1, 1, SOCF_SIG },
    { CRPS_1_OVTH_MEM_PARITY_ERR_MASKf, 1, 5, SOCF_SIG },
    { CRPS_1_PRE_READ_MEM_PARITY_ERR_MASKf, 1, 9, SOCF_SIG },
    { CRPS_2_CNTS_MEM_PARITY_ERR_MASKf, 1, 2, SOCF_SIG },
    { CRPS_2_OVTH_MEM_PARITY_ERR_MASKf, 1, 6, SOCF_SIG },
    { CRPS_2_PRE_READ_MEM_PARITY_ERR_MASKf, 1, 10, SOCF_SIG },
    { CRPS_3_CNTS_MEM_PARITY_ERR_MASKf, 1, 3, SOCF_SIG },
    { CRPS_3_OVTH_MEM_PARITY_ERR_MASKf, 1, 7, SOCF_SIG },
    { CRPS_3_PRE_READ_MEM_PARITY_ERR_MASKf, 1, 11, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_REG_0086r_fields[] = {
    { REG_0086f, 6, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_REG_00AFr_fields[] = {
    { ITEM_0_4f, 5, 0, SOCF_LE|SOCF_SIG },
    { ITEM_14_14f, 1, 14, SOCF_SIG },
    { ITEM_15_24f, 10, 15, SOCF_LE|SOCF_SIG },
    { ITEM_25_25f, 1, 25, SOCF_SIG },
    { ITEM_5_5f, 1, 5, SOCF_SIG },
    { ITEM_6_13f, 8, 6, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTERr_fields[] = {
    { EGQ_OFFSET_WAS_FILTf, 1, 2, 0 },
    { EPNI_A_OFFSET_WAS_FILTf, 1, 0, 0 },
    { EPNI_B_OFFSET_WAS_FILTf, 1, 1, 0 },
    { IQM_A_OFFSET_WAS_FILTf, 1, 5, 0 },
    { IQM_B_OFFSET_WAS_FILTf, 1, 6, 0 },
    { IQM_C_OFFSET_WAS_FILTf, 1, 7, 0 },
    { IQM_D_OFFSET_WAS_FILTf, 1, 8, 0 },
    { IRPP_A_OFFSET_WAS_FILTf, 1, 3, 0 },
    { IRPP_B_OFFSET_WAS_FILTf, 1, 4, 0 }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_MASKr_fields[] = {
    { EGQ_OFFSET_WAS_FILT_MASKf, 1, 2, SOCF_SIG },
    { EPNI_A_OFFSET_WAS_FILT_MASKf, 1, 0, SOCF_SIG },
    { EPNI_B_OFFSET_WAS_FILT_MASKf, 1, 1, SOCF_SIG },
    { IQM_A_OFFSET_WAS_FILT_MASKf, 1, 5, SOCF_SIG },
    { IQM_B_OFFSET_WAS_FILT_MASKf, 1, 6, SOCF_SIG },
    { IQM_C_OFFSET_WAS_FILT_MASKf, 1, 7, SOCF_SIG },
    { IQM_D_OFFSET_WAS_FILT_MASKf, 1, 8, SOCF_SIG },
    { IRPP_A_OFFSET_WAS_FILT_MASKf, 1, 3, SOCF_SIG },
    { IRPP_B_OFFSET_WAS_FILT_MASKf, 1, 4, SOCF_SIG }
};

#endif
#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTr_fields[] = {
    { SRC_CMD_WAS_FILTERED_INTERRUPT_REGISTER_TESTf, 9, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTERr_fields[] = {
    { EGQ_INVLD_AD_ACCf, 1, 2, 0 },
    { EPNI_A_INVLD_AD_ACCf, 1, 0, 0 },
    { EPNI_B_INVLD_AD_ACCf, 1, 1, 0 },
    { IQM_A_INVLD_AD_ACCf, 1, 5, 0 },
    { IQM_B_INVLD_AD_ACCf, 1, 6, 0 },
    { IQM_C_INVLD_AD_ACCf, 1, 7, 0 },
    { IQM_D_INVLD_AD_ACCf, 1, 8, 0 },
    { IRPP_A_INVLD_AD_ACCf, 1, 3, 0 },
    { IRPP_B_INVLD_AD_ACCf, 1, 4, 0 }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_MASKr_fields[] = {
    { EGQ_INVLD_AD_ACC_MASKf, 1, 2, SOCF_SIG },
    { EPNI_A_INVLD_AD_ACC_MASKf, 1, 0, SOCF_SIG },
    { EPNI_B_INVLD_AD_ACC_MASKf, 1, 1, SOCF_SIG },
    { IQM_A_INVLD_AD_ACC_MASKf, 1, 5, SOCF_SIG },
    { IQM_B_INVLD_AD_ACC_MASKf, 1, 6, SOCF_SIG },
    { IQM_C_INVLD_AD_ACC_MASKf, 1, 7, SOCF_SIG },
    { IQM_D_INVLD_AD_ACC_MASKf, 1, 8, SOCF_SIG },
    { IRPP_A_INVLD_AD_ACC_MASKf, 1, 3, SOCF_SIG },
    { IRPP_B_INVLD_AD_ACC_MASKf, 1, 4, SOCF_SIG }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTr_fields[] = {
    { SRC_INVLID_ACCESS_INTERRUPT_REGISTER_TESTf, 9, 0, SOCF_LE|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CRU_CONTROLr_fields[] = {
    { ARM_RST_Nf, 1, 4, 0 },
    { IHOST_SSI_RST_Nf, 1, 5, 0 },
    { QSPI_CLK_SELf, 2, 1, SOCF_LE },
    { SW_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CRU_CPU0_POWERDOWNr_fields[] = {
    { CPU0_POWERDOWN_TIMERf, 16, 0, SOCF_LE },
    { START_CPU0_POWERDOWN_SEQf, 1, 31, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CRU_DEBUGr_fields[] = {
    { QSPI_CLK_READYf, 1, 0, SOCF_RO },
    { RESET_FSM_STATEf, 4, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CRU_IHOST_PWRDWN_ENr_fields[] = {
    { LOGIC_CLAMP_ON_CPU0f, 1, 0, 0 },
    { LOGIC_CLAMP_ON_CPU1f, 1, 8, 0 },
    { LOGIC_CLAMP_ON_NEON0f, 1, 4, 0 },
    { LOGIC_CLAMP_ON_NEON1f, 1, 12, 0 },
    { LOGIC_PWRDOWN_CPU0f, 1, 1, 0 },
    { LOGIC_PWRDOWN_CPU1f, 1, 9, 0 },
    { LOGIC_PWRDOWN_NEON0f, 1, 5, 0 },
    { LOGIC_PWRDOWN_NEON1f, 1, 13, 0 },
    { RAM_CLAMP_ON_CPU0f, 1, 2, 0 },
    { RAM_CLAMP_ON_CPU1f, 1, 10, 0 },
    { RAM_PWRDOWN_CPU0f, 1, 3, 0 },
    { RAM_PWRDOWN_CPU1f, 1, 11, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0)
soc_field_info_t soc_CRU_IHOST_PWRDWN_STATUSr_fields[] = {
    { LOGIC_CLAMP_ON_CPU0f, 1, 0, SOCF_RO },
    { LOGIC_CLAMP_ON_CPU1f, 1, 8, SOCF_RO },
    { LOGIC_CLAMP_ON_NEON0f, 1, 4, SOCF_RO },
    { LOGIC_CLAMP_ON_NEON1f, 1, 12, SOCF_RO },
    { LOGIC_PWRDOWN_CPU0f, 1, 1, SOCF_RO },
    { LOGIC_PWRDOWN_CPU1f, 1, 9, SOCF_RO },
    { LOGIC_PWRDOWN_NEON0f, 1, 5, SOCF_RO },
    { LOGIC_PWRDOWN_NEON1f, 1, 13, SOCF_RO },
    { OTP_CPU_DISABLEf, 1, 19, SOCF_RO },
    { OTP_NEONf, 1, 16, SOCF_RO },
    { OTP_NUMCPUSf, 2, 17, SOCF_LE|SOCF_RO },
    { RAM_CLAMP_ON_CPU0f, 1, 2, SOCF_RO },
    { RAM_CLAMP_ON_CPU1f, 1, 10, SOCF_RO },
    { RAM_PWRDOWN_CPU0f, 1, 3, SOCF_RO },
    { RAM_PWRDOWN_CPU1f, 1, 11, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CRWDEVENTCOUNTERr_fields[] = {
    { CRWDCOUNTERf, 31, 0, SOCF_LE|SOCF_RO },
    { CRWDCOUNTEROVERFLOWf, 1, 31, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CSRCSEL_CHID_0r_fields[] = {
    { BATM_CSENf, 1, 7, 0 },
    { BATM_RSVDf, 8, 8, SOCF_LE|SOCF_RES },
    { BATM_TRGTCHf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ACE_BYTE_THRESHOLDr_fields[] = {
    { BYTE_THRESHOLDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ACE_CTRLr_fields[] = {
    { EJECT_MODE_LINKf, 1, 31, 0 },
    { SMALL_CNTRSf, 1, 29, 0 },
    { THRESHOLD_EJECT_ENf, 1, 30, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ACE_EVENT_THRESHOLDr_fields[] = {
    { EVENT_THRESHOLDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ACE_RANDOM_SEEDr_fields[] = {
    { SEEDf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_BRICK_TMr_fields[] = {
    { TMf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_COLLISION_ERRORr_fields[] = {
    { BRICK0_COLLISION_ERRORf, 1, 31, SOCF_W1TC },
    { BRICK10_COLLISION_ERRORf, 1, 21, SOCF_W1TC },
    { BRICK11_COLLISION_ERRORf, 1, 20, SOCF_W1TC },
    { BRICK12_COLLISION_ERRORf, 1, 19, SOCF_W1TC },
    { BRICK13_COLLISION_ERRORf, 1, 18, SOCF_W1TC },
    { BRICK14_COLLISION_ERRORf, 1, 17, SOCF_W1TC },
    { BRICK15_COLLISION_ERRORf, 1, 16, SOCF_W1TC },
    { BRICK16_COLLISION_ERRORf, 1, 15, SOCF_W1TC },
    { BRICK17_COLLISION_ERRORf, 1, 14, SOCF_W1TC },
    { BRICK18_COLLISION_ERRORf, 1, 13, SOCF_W1TC },
    { BRICK19_COLLISION_ERRORf, 1, 12, SOCF_W1TC },
    { BRICK1_COLLISION_ERRORf, 1, 30, SOCF_W1TC },
    { BRICK20_COLLISION_ERRORf, 1, 11, SOCF_W1TC },
    { BRICK21_COLLISION_ERRORf, 1, 10, SOCF_W1TC },
    { BRICK22_COLLISION_ERRORf, 1, 9, SOCF_W1TC },
    { BRICK23_COLLISION_ERRORf, 1, 8, SOCF_W1TC },
    { BRICK24_COLLISION_ERRORf, 1, 7, SOCF_W1TC },
    { BRICK25_COLLISION_ERRORf, 1, 6, SOCF_W1TC },
    { BRICK26_COLLISION_ERRORf, 1, 5, SOCF_W1TC },
    { BRICK27_COLLISION_ERRORf, 1, 4, SOCF_W1TC },
    { BRICK28_COLLISION_ERRORf, 1, 3, SOCF_W1TC },
    { BRICK29_COLLISION_ERRORf, 1, 2, SOCF_W1TC },
    { BRICK2_COLLISION_ERRORf, 1, 29, SOCF_W1TC },
    { BRICK30_COLLISION_ERRORf, 1, 1, SOCF_W1TC },
    { BRICK31_COLLISION_ERRORf, 1, 0, SOCF_W1TC },
    { BRICK3_COLLISION_ERRORf, 1, 28, SOCF_W1TC },
    { BRICK4_COLLISION_ERRORf, 1, 27, SOCF_W1TC },
    { BRICK5_COLLISION_ERRORf, 1, 26, SOCF_W1TC },
    { BRICK6_COLLISION_ERRORf, 1, 25, SOCF_W1TC },
    { BRICK7_COLLISION_ERRORf, 1, 24, SOCF_W1TC },
    { BRICK8_COLLISION_ERRORf, 1, 23, SOCF_W1TC },
    { BRICK9_COLLISION_ERRORf, 1, 22, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_COLLISION_ERROR_MASKr_fields[] = {
    { BRICK0_COLLISION_ERROR_DISINTf, 1, 31, 0 },
    { BRICK10_COLLISION_ERROR_DISINTf, 1, 21, 0 },
    { BRICK11_COLLISION_ERROR_DISINTf, 1, 20, 0 },
    { BRICK12_COLLISION_ERROR_DISINTf, 1, 19, 0 },
    { BRICK13_COLLISION_ERROR_DISINTf, 1, 18, 0 },
    { BRICK14_COLLISION_ERROR_DISINTf, 1, 17, 0 },
    { BRICK15_COLLISION_ERROR_DISINTf, 1, 16, 0 },
    { BRICK16_COLLISION_ERROR_DISINTf, 1, 15, 0 },
    { BRICK17_COLLISION_ERROR_DISINTf, 1, 14, 0 },
    { BRICK18_COLLISION_ERROR_DISINTf, 1, 13, 0 },
    { BRICK19_COLLISION_ERROR_DISINTf, 1, 12, 0 },
    { BRICK1_COLLISION_ERROR_DISINTf, 1, 30, 0 },
    { BRICK20_COLLISION_ERROR_DISINTf, 1, 11, 0 },
    { BRICK21_COLLISION_ERROR_DISINTf, 1, 10, 0 },
    { BRICK22_COLLISION_ERROR_DISINTf, 1, 9, 0 },
    { BRICK23_COLLISION_ERROR_DISINTf, 1, 8, 0 },
    { BRICK24_COLLISION_ERROR_DISINTf, 1, 7, 0 },
    { BRICK25_COLLISION_ERROR_DISINTf, 1, 6, 0 },
    { BRICK26_COLLISION_ERROR_DISINTf, 1, 5, 0 },
    { BRICK27_COLLISION_ERROR_DISINTf, 1, 4, 0 },
    { BRICK28_COLLISION_ERROR_DISINTf, 1, 3, 0 },
    { BRICK29_COLLISION_ERROR_DISINTf, 1, 2, 0 },
    { BRICK2_COLLISION_ERROR_DISINTf, 1, 29, 0 },
    { BRICK30_COLLISION_ERROR_DISINTf, 1, 1, 0 },
    { BRICK31_COLLISION_ERROR_DISINTf, 1, 0, 0 },
    { BRICK3_COLLISION_ERROR_DISINTf, 1, 28, 0 },
    { BRICK4_COLLISION_ERROR_DISINTf, 1, 27, 0 },
    { BRICK5_COLLISION_ERROR_DISINTf, 1, 26, 0 },
    { BRICK6_COLLISION_ERROR_DISINTf, 1, 25, 0 },
    { BRICK7_COLLISION_ERROR_DISINTf, 1, 24, 0 },
    { BRICK8_COLLISION_ERROR_DISINTf, 1, 23, 0 },
    { BRICK9_COLLISION_ERROR_DISINTf, 1, 22, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_CONFIG0r_fields[] = {
    { SOFT_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_CONFIG_BACKGROUND_ENABLEr_fields[] = {
    { BACKGROUND_EJECT_ENABLEf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_CONFIG_BACKGROUND_RATEr_fields[] = {
    { BACKGROUND_EJECT_RATEf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_CONFIG_SHIFT_SEG15_TO_SEG0r_fields[] = {
    { SHIFT_SEG0f, 2, 0, SOCF_LE },
    { SHIFT_SEG1f, 2, 2, SOCF_LE },
    { SHIFT_SEG10f, 2, 20, SOCF_LE },
    { SHIFT_SEG11f, 2, 22, SOCF_LE },
    { SHIFT_SEG12f, 2, 24, SOCF_LE },
    { SHIFT_SEG13f, 2, 26, SOCF_LE },
    { SHIFT_SEG14f, 2, 28, SOCF_LE },
    { SHIFT_SEG15f, 2, 30, SOCF_LE },
    { SHIFT_SEG2f, 2, 4, SOCF_LE },
    { SHIFT_SEG3f, 2, 6, SOCF_LE },
    { SHIFT_SEG4f, 2, 8, SOCF_LE },
    { SHIFT_SEG5f, 2, 10, SOCF_LE },
    { SHIFT_SEG6f, 2, 12, SOCF_LE },
    { SHIFT_SEG7f, 2, 14, SOCF_LE },
    { SHIFT_SEG8f, 2, 16, SOCF_LE },
    { SHIFT_SEG9f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_CONFIG_SHIFT_SEG31_TO_SEG16r_fields[] = {
    { SHIFT_SEG16f, 2, 0, SOCF_LE },
    { SHIFT_SEG17f, 2, 2, SOCF_LE },
    { SHIFT_SEG18f, 2, 4, SOCF_LE },
    { SHIFT_SEG19f, 2, 6, SOCF_LE },
    { SHIFT_SEG20f, 2, 8, SOCF_LE },
    { SHIFT_SEG21f, 2, 10, SOCF_LE },
    { SHIFT_SEG22f, 2, 12, SOCF_LE },
    { SHIFT_SEG23f, 2, 14, SOCF_LE },
    { SHIFT_SEG24f, 2, 16, SOCF_LE },
    { SHIFT_SEG25f, 2, 18, SOCF_LE },
    { SHIFT_SEG26f, 2, 20, SOCF_LE },
    { SHIFT_SEG27f, 2, 22, SOCF_LE },
    { SHIFT_SEG28f, 2, 24, SOCF_LE },
    { SHIFT_SEG29f, 2, 26, SOCF_LE },
    { SHIFT_SEG30f, 2, 28, SOCF_LE },
    { SHIFT_SEG31f, 2, 30, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUGr_fields[] = {
    { CS_BOND_MAX_COUNTERf, 2, 1, SOCF_LE|SOCF_RO },
    { CS_TREX2_DEBUG_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR0_ADDRr_fields[] = {
    { ADDRf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR0_AMOUNT_HIGHr_fields[] = {
    { AMOUNT_HIGHf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR0_AMOUNT_LOWr_fields[] = {
    { AMOUNT_LOWf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR0_EVENT_HIGHr_fields[] = {
    { EVENT_HIGHf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR0_EVENT_LOWr_fields[] = {
    { EVENT_LOWf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR_HALTr_fields[] = {
    { ENABLEf, 4, 28, SOCF_LE },
    { HALT_CNTRIDf, 17, 0, SOCF_LE },
    { HALT_EVf, 4, 24, SOCF_LE|SOCF_W1TC },
    { HALT_SEGMENTf, 5, 17, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR_INJECTr_fields[] = {
    { INJECT_EP0f, 1, 30, SOCF_PUNCH },
    { INJECT_EP1f, 1, 31, SOCF_PUNCH },
    { INJECT_QM0f, 1, 28, SOCF_PUNCH },
    { INJECT_QM1f, 1, 29, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR_INJECT_SEGMENT_CNTRIDr_fields[] = {
    { CNTRIDf, 17, 0, SOCF_LE },
    { SEGMENTf, 5, 17, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR_INJECT_VALUESr_fields[] = {
    { BYTE_AMOUNTf, 15, 0, SOCF_LE },
    { PKT_AMOUNTf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DEBUG_CNTR_UPDATEr_fields[] = {
    { ADDRf, 1, 0, SOCF_PUNCH }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DMA_FIFO_CONFIGr_fields[] = {
    { DMA_FIFO_BACKPRESSURE_ENf, 1, 11, SOCF_RES },
    { DMA_FIFO_FORCE_BACKPRESSUREf, 1, 12, SOCF_RES },
    { DMA_FIFO_STALE_TIMERf, 8, 16, SOCF_LE|SOCF_RES },
    { DMA_FIFO_THRESHOLDf, 11, 0, SOCF_LE|SOCF_RES },
    { DMA_NUM_PADSf, 8, 24, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DMA_FIFO_CTRLr_fields[] = {
    { DMA_FIFO_RESETf, 1, 31, SOCF_PUNCH },
    { MAX_FIFO_DEPTHf, 9, 0, SOCF_LE|SOCF_RO },
    { MAX_FIFO_ENTRIESf, 11, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DMA_FIFO_TMr_fields[] = {
    { TM0f, 4, 0, SOCF_LE },
    { TM1f, 4, 4, SOCF_LE },
    { TM2f, 4, 8, SOCF_LE },
    { TM3f, 4, 12, SOCF_LE },
    { TM4f, 4, 16, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DMA_MESSAGE_SIZEr_fields[] = {
    { DW_CNTf, 8, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DROP_ERRORr_fields[] = {
    { DROP_ERRORf, 4, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_DROP_ERROR_MASKr_fields[] = {
    { DROP_ERROR_DISINTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_DEBUG0r_fields[] = {
    { BUFFER_MEM_ENABLE_ECCf, 1, 12, 0 },
    { BUFFER_MEM_FORCE_UNCORRECTABLE_ERRORf, 1, 13, 0 },
    { CU_BUF0_ENABLE_ECCf, 1, 0, 0 },
    { CU_BUF0_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { CU_BUF1_ENABLE_ECCf, 1, 2, 0 },
    { CU_BUF1_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 },
    { CU_BUF2_ENABLE_ECCf, 1, 4, 0 },
    { CU_BUF2_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { CU_BUF3_ENABLE_ECCf, 1, 6, 0 },
    { CU_BUF3_FORCE_UNCORRECTABLE_ERRORf, 1, 7, 0 },
    { DMA_FIFO0_ENABLE_ECCf, 1, 8, 0 },
    { DMA_FIFO0_FORCE_UNCORRECTABLE_ERRORf, 1, 9, 0 },
    { DMA_FIFO1_ENABLE_ECCf, 1, 10, 0 },
    { DMA_FIFO1_FORCE_UNCORRECTABLE_ERRORf, 1, 11, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_ERRORr_fields[] = {
    { BUFFER_MEM_CORRECTED_ERRORf, 1, 13, SOCF_W1TC },
    { BUFFER_MEM_UNCORRECTED_ERRORf, 1, 12, SOCF_W1TC },
    { CU_BUF0_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CU_BUF0_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { CU_BUF1_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CU_BUF1_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { CU_BUF2_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { CU_BUF2_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { CU_BUF3_CORRECTED_ERRORf, 1, 7, SOCF_W1TC },
    { CU_BUF3_UNCORRECTED_ERRORf, 1, 6, SOCF_W1TC },
    { DMA_FIFO0_CORRECTED_ERRORf, 1, 9, SOCF_W1TC },
    { DMA_FIFO0_UNCORRECTED_ERRORf, 1, 8, SOCF_W1TC },
    { DMA_FIFO1_CORRECTED_ERRORf, 1, 11, SOCF_W1TC },
    { DMA_FIFO1_UNCORRECTED_ERRORf, 1, 10, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS0r_fields[] = {
    { BRICK0_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK1_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS1r_fields[] = {
    { BRICK2_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK3_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS2r_fields[] = {
    { BRICK4_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK5_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS3r_fields[] = {
    { BRICK6_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK7_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS4r_fields[] = {
    { BRICK8_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK9_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS5r_fields[] = {
    { BRICK10_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK11_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS6r_fields[] = {
    { BRICK12_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK13_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS7r_fields[] = {
    { BRICK14_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK15_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS8r_fields[] = {
    { BRICK16_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK17_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS9r_fields[] = {
    { BRICK18_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK19_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS10r_fields[] = {
    { BRICK20_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK21_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS11r_fields[] = {
    { BRICK22_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK23_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS12r_fields[] = {
    { BRICK24_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK25_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS13r_fields[] = {
    { BRICK26_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK27_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS14r_fields[] = {
    { BRICK28_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK29_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS15r_fields[] = {
    { BRICK30_PARITY_ERROR_ADDRESSf, 12, 16, SOCF_LE|SOCF_RWBW },
    { BRICK31_PARITY_ERROR_ADDRESSf, 12, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS16r_fields[] = {
    { CU_BUF0_ECC_ERROR_ADDRESSf, 6, 0, SOCF_LE|SOCF_RWBW },
    { CU_BUF1_ECC_ERROR_ADDRESSf, 6, 6, SOCF_LE|SOCF_RWBW },
    { CU_BUF2_ECC_ERROR_ADDRESSf, 6, 12, SOCF_LE|SOCF_RWBW },
    { CU_BUF3_ECC_ERROR_ADDRESSf, 6, 18, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_ECC_STATUS17r_fields[] = {
    { BUFFER_MEM_ECC_ERROR_ADDRESSf, 6, 16, SOCF_LE|SOCF_RWBW },
    { DMA_FIFO0_ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW },
    { DMA_FIFO1_ECC_ERROR_ADDRESSf, 8, 8, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_EJECT_OVERFLOW_ERRORr_fields[] = {
    { BRICK0_EJECT_OVERFLOW_ERRORf, 1, 31, SOCF_W1TC },
    { BRICK10_EJECT_OVERFLOW_ERRORf, 1, 21, SOCF_W1TC },
    { BRICK11_EJECT_OVERFLOW_ERRORf, 1, 20, SOCF_W1TC },
    { BRICK12_EJECT_OVERFLOW_ERRORf, 1, 19, SOCF_W1TC },
    { BRICK13_EJECT_OVERFLOW_ERRORf, 1, 18, SOCF_W1TC },
    { BRICK14_EJECT_OVERFLOW_ERRORf, 1, 17, SOCF_W1TC },
    { BRICK15_EJECT_OVERFLOW_ERRORf, 1, 16, SOCF_W1TC },
    { BRICK16_EJECT_OVERFLOW_ERRORf, 1, 15, SOCF_W1TC },
    { BRICK17_EJECT_OVERFLOW_ERRORf, 1, 14, SOCF_W1TC },
    { BRICK18_EJECT_OVERFLOW_ERRORf, 1, 13, SOCF_W1TC },
    { BRICK19_EJECT_OVERFLOW_ERRORf, 1, 12, SOCF_W1TC },
    { BRICK1_EJECT_OVERFLOW_ERRORf, 1, 30, SOCF_W1TC },
    { BRICK20_EJECT_OVERFLOW_ERRORf, 1, 11, SOCF_W1TC },
    { BRICK21_EJECT_OVERFLOW_ERRORf, 1, 10, SOCF_W1TC },
    { BRICK22_EJECT_OVERFLOW_ERRORf, 1, 9, SOCF_W1TC },
    { BRICK23_EJECT_OVERFLOW_ERRORf, 1, 8, SOCF_W1TC },
    { BRICK24_EJECT_OVERFLOW_ERRORf, 1, 7, SOCF_W1TC },
    { BRICK25_EJECT_OVERFLOW_ERRORf, 1, 6, SOCF_W1TC },
    { BRICK26_EJECT_OVERFLOW_ERRORf, 1, 5, SOCF_W1TC },
    { BRICK27_EJECT_OVERFLOW_ERRORf, 1, 4, SOCF_W1TC },
    { BRICK28_EJECT_OVERFLOW_ERRORf, 1, 3, SOCF_W1TC },
    { BRICK29_EJECT_OVERFLOW_ERRORf, 1, 2, SOCF_W1TC },
    { BRICK2_EJECT_OVERFLOW_ERRORf, 1, 29, SOCF_W1TC },
    { BRICK30_EJECT_OVERFLOW_ERRORf, 1, 1, SOCF_W1TC },
    { BRICK31_EJECT_OVERFLOW_ERRORf, 1, 0, SOCF_W1TC },
    { BRICK3_EJECT_OVERFLOW_ERRORf, 1, 28, SOCF_W1TC },
    { BRICK4_EJECT_OVERFLOW_ERRORf, 1, 27, SOCF_W1TC },
    { BRICK5_EJECT_OVERFLOW_ERRORf, 1, 26, SOCF_W1TC },
    { BRICK6_EJECT_OVERFLOW_ERRORf, 1, 25, SOCF_W1TC },
    { BRICK7_EJECT_OVERFLOW_ERRORf, 1, 24, SOCF_W1TC },
    { BRICK8_EJECT_OVERFLOW_ERRORf, 1, 23, SOCF_W1TC },
    { BRICK9_EJECT_OVERFLOW_ERRORf, 1, 22, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_EJECT_OVERFLOW_ERROR_MASKr_fields[] = {
    { BRICK0_EJECT_OVERFLOW_ERROR_DISINTf, 1, 31, 0 },
    { BRICK10_EJECT_OVERFLOW_ERROR_DISINTf, 1, 21, 0 },
    { BRICK11_EJECT_OVERFLOW_ERROR_DISINTf, 1, 20, 0 },
    { BRICK12_EJECT_OVERFLOW_ERROR_DISINTf, 1, 19, 0 },
    { BRICK13_EJECT_OVERFLOW_ERROR_DISINTf, 1, 18, 0 },
    { BRICK14_EJECT_OVERFLOW_ERROR_DISINTf, 1, 17, 0 },
    { BRICK15_EJECT_OVERFLOW_ERROR_DISINTf, 1, 16, 0 },
    { BRICK16_EJECT_OVERFLOW_ERROR_DISINTf, 1, 15, 0 },
    { BRICK17_EJECT_OVERFLOW_ERROR_DISINTf, 1, 14, 0 },
    { BRICK18_EJECT_OVERFLOW_ERROR_DISINTf, 1, 13, 0 },
    { BRICK19_EJECT_OVERFLOW_ERROR_DISINTf, 1, 12, 0 },
    { BRICK1_EJECT_OVERFLOW_ERROR_DISINTf, 1, 30, 0 },
    { BRICK20_EJECT_OVERFLOW_ERROR_DISINTf, 1, 11, 0 },
    { BRICK21_EJECT_OVERFLOW_ERROR_DISINTf, 1, 10, 0 },
    { BRICK22_EJECT_OVERFLOW_ERROR_DISINTf, 1, 9, 0 },
    { BRICK23_EJECT_OVERFLOW_ERROR_DISINTf, 1, 8, 0 },
    { BRICK24_EJECT_OVERFLOW_ERROR_DISINTf, 1, 7, 0 },
    { BRICK25_EJECT_OVERFLOW_ERROR_DISINTf, 1, 6, 0 },
    { BRICK26_EJECT_OVERFLOW_ERROR_DISINTf, 1, 5, 0 },
    { BRICK27_EJECT_OVERFLOW_ERROR_DISINTf, 1, 4, 0 },
    { BRICK28_EJECT_OVERFLOW_ERROR_DISINTf, 1, 3, 0 },
    { BRICK29_EJECT_OVERFLOW_ERROR_DISINTf, 1, 2, 0 },
    { BRICK2_EJECT_OVERFLOW_ERROR_DISINTf, 1, 29, 0 },
    { BRICK30_EJECT_OVERFLOW_ERROR_DISINTf, 1, 1, 0 },
    { BRICK31_EJECT_OVERFLOW_ERROR_DISINTf, 1, 0, 0 },
    { BRICK3_EJECT_OVERFLOW_ERROR_DISINTf, 1, 28, 0 },
    { BRICK4_EJECT_OVERFLOW_ERROR_DISINTf, 1, 27, 0 },
    { BRICK5_EJECT_OVERFLOW_ERROR_DISINTf, 1, 26, 0 },
    { BRICK6_EJECT_OVERFLOW_ERROR_DISINTf, 1, 25, 0 },
    { BRICK7_EJECT_OVERFLOW_ERROR_DISINTf, 1, 24, 0 },
    { BRICK8_EJECT_OVERFLOW_ERROR_DISINTf, 1, 23, 0 },
    { BRICK9_EJECT_OVERFLOW_ERROR_DISINTf, 1, 22, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_EJECT_THRESH_ERRORr_fields[] = {
    { BRICK0_EJECT_THRESH_ERRORf, 1, 31, SOCF_W1TC },
    { BRICK10_EJECT_THRESH_ERRORf, 1, 21, SOCF_W1TC },
    { BRICK11_EJECT_THRESH_ERRORf, 1, 20, SOCF_W1TC },
    { BRICK12_EJECT_THRESH_ERRORf, 1, 19, SOCF_W1TC },
    { BRICK13_EJECT_THRESH_ERRORf, 1, 18, SOCF_W1TC },
    { BRICK14_EJECT_THRESH_ERRORf, 1, 17, SOCF_W1TC },
    { BRICK15_EJECT_THRESH_ERRORf, 1, 16, SOCF_W1TC },
    { BRICK16_EJECT_THRESH_ERRORf, 1, 15, SOCF_W1TC },
    { BRICK17_EJECT_THRESH_ERRORf, 1, 14, SOCF_W1TC },
    { BRICK18_EJECT_THRESH_ERRORf, 1, 13, SOCF_W1TC },
    { BRICK19_EJECT_THRESH_ERRORf, 1, 12, SOCF_W1TC },
    { BRICK1_EJECT_THRESH_ERRORf, 1, 30, SOCF_W1TC },
    { BRICK20_EJECT_THRESH_ERRORf, 1, 11, SOCF_W1TC },
    { BRICK21_EJECT_THRESH_ERRORf, 1, 10, SOCF_W1TC },
    { BRICK22_EJECT_THRESH_ERRORf, 1, 9, SOCF_W1TC },
    { BRICK23_EJECT_THRESH_ERRORf, 1, 8, SOCF_W1TC },
    { BRICK24_EJECT_THRESH_ERRORf, 1, 7, SOCF_W1TC },
    { BRICK25_EJECT_THRESH_ERRORf, 1, 6, SOCF_W1TC },
    { BRICK26_EJECT_THRESH_ERRORf, 1, 5, SOCF_W1TC },
    { BRICK27_EJECT_THRESH_ERRORf, 1, 4, SOCF_W1TC },
    { BRICK28_EJECT_THRESH_ERRORf, 1, 3, SOCF_W1TC },
    { BRICK29_EJECT_THRESH_ERRORf, 1, 2, SOCF_W1TC },
    { BRICK2_EJECT_THRESH_ERRORf, 1, 29, SOCF_W1TC },
    { BRICK30_EJECT_THRESH_ERRORf, 1, 1, SOCF_W1TC },
    { BRICK31_EJECT_THRESH_ERRORf, 1, 0, SOCF_W1TC },
    { BRICK3_EJECT_THRESH_ERRORf, 1, 28, SOCF_W1TC },
    { BRICK4_EJECT_THRESH_ERRORf, 1, 27, SOCF_W1TC },
    { BRICK5_EJECT_THRESH_ERRORf, 1, 26, SOCF_W1TC },
    { BRICK6_EJECT_THRESH_ERRORf, 1, 25, SOCF_W1TC },
    { BRICK7_EJECT_THRESH_ERRORf, 1, 24, SOCF_W1TC },
    { BRICK8_EJECT_THRESH_ERRORf, 1, 23, SOCF_W1TC },
    { BRICK9_EJECT_THRESH_ERRORf, 1, 22, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_EJECT_THRESH_ERROR_MASKr_fields[] = {
    { BRICK0_EJECT_THRESH_ERROR_DISINTf, 1, 31, 0 },
    { BRICK10_EJECT_THRESH_ERROR_DISINTf, 1, 21, 0 },
    { BRICK11_EJECT_THRESH_ERROR_DISINTf, 1, 20, 0 },
    { BRICK12_EJECT_THRESH_ERROR_DISINTf, 1, 19, 0 },
    { BRICK13_EJECT_THRESH_ERROR_DISINTf, 1, 18, 0 },
    { BRICK14_EJECT_THRESH_ERROR_DISINTf, 1, 17, 0 },
    { BRICK15_EJECT_THRESH_ERROR_DISINTf, 1, 16, 0 },
    { BRICK16_EJECT_THRESH_ERROR_DISINTf, 1, 15, 0 },
    { BRICK17_EJECT_THRESH_ERROR_DISINTf, 1, 14, 0 },
    { BRICK18_EJECT_THRESH_ERROR_DISINTf, 1, 13, 0 },
    { BRICK19_EJECT_THRESH_ERROR_DISINTf, 1, 12, 0 },
    { BRICK1_EJECT_THRESH_ERROR_DISINTf, 1, 30, 0 },
    { BRICK20_EJECT_THRESH_ERROR_DISINTf, 1, 11, 0 },
    { BRICK21_EJECT_THRESH_ERROR_DISINTf, 1, 10, 0 },
    { BRICK22_EJECT_THRESH_ERROR_DISINTf, 1, 9, 0 },
    { BRICK23_EJECT_THRESH_ERROR_DISINTf, 1, 8, 0 },
    { BRICK24_EJECT_THRESH_ERROR_DISINTf, 1, 7, 0 },
    { BRICK25_EJECT_THRESH_ERROR_DISINTf, 1, 6, 0 },
    { BRICK26_EJECT_THRESH_ERROR_DISINTf, 1, 5, 0 },
    { BRICK27_EJECT_THRESH_ERROR_DISINTf, 1, 4, 0 },
    { BRICK28_EJECT_THRESH_ERROR_DISINTf, 1, 3, 0 },
    { BRICK29_EJECT_THRESH_ERROR_DISINTf, 1, 2, 0 },
    { BRICK2_EJECT_THRESH_ERROR_DISINTf, 1, 29, 0 },
    { BRICK30_EJECT_THRESH_ERROR_DISINTf, 1, 1, 0 },
    { BRICK31_EJECT_THRESH_ERROR_DISINTf, 1, 0, 0 },
    { BRICK3_EJECT_THRESH_ERROR_DISINTf, 1, 28, 0 },
    { BRICK4_EJECT_THRESH_ERROR_DISINTf, 1, 27, 0 },
    { BRICK5_EJECT_THRESH_ERROR_DISINTf, 1, 26, 0 },
    { BRICK6_EJECT_THRESH_ERROR_DISINTf, 1, 25, 0 },
    { BRICK7_EJECT_THRESH_ERROR_DISINTf, 1, 24, 0 },
    { BRICK8_EJECT_THRESH_ERROR_DISINTf, 1, 23, 0 },
    { BRICK9_EJECT_THRESH_ERROR_DISINTf, 1, 22, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_MANUAL_EJECT_COMMIT_TIMERr_fields[] = {
    { EJECT_RATEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_MANUAL_EJECT_CONFIG0r_fields[] = {
    { SEGMENTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_MANUAL_EJECT_CONFIG1r_fields[] = {
    { START_CNTRIDf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_MANUAL_EJECT_CONFIG2r_fields[] = {
    { END_CNTRIDf, 17, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_MANUAL_EJECT_CONFIG3r_fields[] = {
    { EJECT_RATEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_MANUAL_EJECT_CTRLr_fields[] = {
    { EJECT_DONEf, 1, 29, SOCF_W1TC },
    { GOf, 1, 31, SOCF_PUNCH },
    { INITIALIZEf, 1, 30, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_MESSAGE_READYr_fields[] = {
    { MESSAGE_READYf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_MESSAGE_READY_MASKr_fields[] = {
    { MESSAGE_READY_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_PARITY_DEBUG0r_fields[] = {
    { BRICK_0_ENABLE_PARITYf, 1, 30, 0 },
    { BRICK_0_FORCE_PARITY_ERRORf, 1, 31, 0 },
    { BRICK_10_ENABLE_PARITYf, 1, 10, 0 },
    { BRICK_10_FORCE_PARITY_ERRORf, 1, 11, 0 },
    { BRICK_11_ENABLE_PARITYf, 1, 8, 0 },
    { BRICK_11_FORCE_PARITY_ERRORf, 1, 9, 0 },
    { BRICK_12_ENABLE_PARITYf, 1, 6, 0 },
    { BRICK_12_FORCE_PARITY_ERRORf, 1, 7, 0 },
    { BRICK_13_ENABLE_PARITYf, 1, 4, 0 },
    { BRICK_13_FORCE_PARITY_ERRORf, 1, 5, 0 },
    { BRICK_14_ENABLE_PARITYf, 1, 2, 0 },
    { BRICK_14_FORCE_PARITY_ERRORf, 1, 3, 0 },
    { BRICK_15_ENABLE_PARITYf, 1, 0, 0 },
    { BRICK_15_FORCE_PARITY_ERRORf, 1, 1, 0 },
    { BRICK_1_ENABLE_PARITYf, 1, 28, 0 },
    { BRICK_1_FORCE_PARITY_ERRORf, 1, 29, 0 },
    { BRICK_2_ENABLE_PARITYf, 1, 26, 0 },
    { BRICK_2_FORCE_PARITY_ERRORf, 1, 27, 0 },
    { BRICK_3_ENABLE_PARITYf, 1, 24, 0 },
    { BRICK_3_FORCE_PARITY_ERRORf, 1, 25, 0 },
    { BRICK_4_ENABLE_PARITYf, 1, 22, 0 },
    { BRICK_4_FORCE_PARITY_ERRORf, 1, 23, 0 },
    { BRICK_5_ENABLE_PARITYf, 1, 20, 0 },
    { BRICK_5_FORCE_PARITY_ERRORf, 1, 21, 0 },
    { BRICK_6_ENABLE_PARITYf, 1, 18, 0 },
    { BRICK_6_FORCE_PARITY_ERRORf, 1, 19, 0 },
    { BRICK_7_ENABLE_PARITYf, 1, 16, 0 },
    { BRICK_7_FORCE_PARITY_ERRORf, 1, 17, 0 },
    { BRICK_8_ENABLE_PARITYf, 1, 14, 0 },
    { BRICK_8_FORCE_PARITY_ERRORf, 1, 15, 0 },
    { BRICK_9_ENABLE_PARITYf, 1, 12, 0 },
    { BRICK_9_FORCE_PARITY_ERRORf, 1, 13, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_PARITY_DEBUG1r_fields[] = {
    { BRICK_16_ENABLE_PARITYf, 1, 30, 0 },
    { BRICK_16_FORCE_PARITY_ERRORf, 1, 31, 0 },
    { BRICK_17_ENABLE_PARITYf, 1, 28, 0 },
    { BRICK_17_FORCE_PARITY_ERRORf, 1, 29, 0 },
    { BRICK_18_ENABLE_PARITYf, 1, 26, 0 },
    { BRICK_18_FORCE_PARITY_ERRORf, 1, 27, 0 },
    { BRICK_19_ENABLE_PARITYf, 1, 24, 0 },
    { BRICK_19_FORCE_PARITY_ERRORf, 1, 25, 0 },
    { BRICK_20_ENABLE_PARITYf, 1, 22, 0 },
    { BRICK_20_FORCE_PARITY_ERRORf, 1, 23, 0 },
    { BRICK_21_ENABLE_PARITYf, 1, 20, 0 },
    { BRICK_21_FORCE_PARITY_ERRORf, 1, 21, 0 },
    { BRICK_22_ENABLE_PARITYf, 1, 18, 0 },
    { BRICK_22_FORCE_PARITY_ERRORf, 1, 19, 0 },
    { BRICK_23_ENABLE_PARITYf, 1, 16, 0 },
    { BRICK_23_FORCE_PARITY_ERRORf, 1, 17, 0 },
    { BRICK_24_ENABLE_PARITYf, 1, 14, 0 },
    { BRICK_24_FORCE_PARITY_ERRORf, 1, 15, 0 },
    { BRICK_25_ENABLE_PARITYf, 1, 12, 0 },
    { BRICK_25_FORCE_PARITY_ERRORf, 1, 13, 0 },
    { BRICK_26_ENABLE_PARITYf, 1, 10, 0 },
    { BRICK_26_FORCE_PARITY_ERRORf, 1, 11, 0 },
    { BRICK_27_ENABLE_PARITYf, 1, 8, 0 },
    { BRICK_27_FORCE_PARITY_ERRORf, 1, 9, 0 },
    { BRICK_28_ENABLE_PARITYf, 1, 6, 0 },
    { BRICK_28_FORCE_PARITY_ERRORf, 1, 7, 0 },
    { BRICK_29_ENABLE_PARITYf, 1, 4, 0 },
    { BRICK_29_FORCE_PARITY_ERRORf, 1, 5, 0 },
    { BRICK_30_ENABLE_PARITYf, 1, 2, 0 },
    { BRICK_30_FORCE_PARITY_ERRORf, 1, 3, 0 },
    { BRICK_31_ENABLE_PARITYf, 1, 0, 0 },
    { BRICK_31_FORCE_PARITY_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_PARITY_ERRORr_fields[] = {
    { BRICK0_PARITY_ERRORf, 1, 31, SOCF_W1TC },
    { BRICK10_PARITY_ERRORf, 1, 21, SOCF_W1TC },
    { BRICK11_PARITY_ERRORf, 1, 20, SOCF_W1TC },
    { BRICK12_PARITY_ERRORf, 1, 19, SOCF_W1TC },
    { BRICK13_PARITY_ERRORf, 1, 18, SOCF_W1TC },
    { BRICK14_PARITY_ERRORf, 1, 17, SOCF_W1TC },
    { BRICK15_PARITY_ERRORf, 1, 16, SOCF_W1TC },
    { BRICK16_PARITY_ERRORf, 1, 15, SOCF_W1TC },
    { BRICK17_PARITY_ERRORf, 1, 14, SOCF_W1TC },
    { BRICK18_PARITY_ERRORf, 1, 13, SOCF_W1TC },
    { BRICK19_PARITY_ERRORf, 1, 12, SOCF_W1TC },
    { BRICK1_PARITY_ERRORf, 1, 30, SOCF_W1TC },
    { BRICK20_PARITY_ERRORf, 1, 11, SOCF_W1TC },
    { BRICK21_PARITY_ERRORf, 1, 10, SOCF_W1TC },
    { BRICK22_PARITY_ERRORf, 1, 9, SOCF_W1TC },
    { BRICK23_PARITY_ERRORf, 1, 8, SOCF_W1TC },
    { BRICK24_PARITY_ERRORf, 1, 7, SOCF_W1TC },
    { BRICK25_PARITY_ERRORf, 1, 6, SOCF_W1TC },
    { BRICK26_PARITY_ERRORf, 1, 5, SOCF_W1TC },
    { BRICK27_PARITY_ERRORf, 1, 4, SOCF_W1TC },
    { BRICK28_PARITY_ERRORf, 1, 3, SOCF_W1TC },
    { BRICK29_PARITY_ERRORf, 1, 2, SOCF_W1TC },
    { BRICK2_PARITY_ERRORf, 1, 29, SOCF_W1TC },
    { BRICK30_PARITY_ERRORf, 1, 1, SOCF_W1TC },
    { BRICK31_PARITY_ERRORf, 1, 0, SOCF_W1TC },
    { BRICK3_PARITY_ERRORf, 1, 28, SOCF_W1TC },
    { BRICK4_PARITY_ERRORf, 1, 27, SOCF_W1TC },
    { BRICK5_PARITY_ERRORf, 1, 26, SOCF_W1TC },
    { BRICK6_PARITY_ERRORf, 1, 25, SOCF_W1TC },
    { BRICK7_PARITY_ERRORf, 1, 24, SOCF_W1TC },
    { BRICK8_PARITY_ERRORf, 1, 23, SOCF_W1TC },
    { BRICK9_PARITY_ERRORf, 1, 22, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_PARITY_ERROR_MASKr_fields[] = {
    { BRICK0_PARITY_ERROR_DISINTf, 1, 31, 0 },
    { BRICK10_PARITY_ERROR_DISINTf, 1, 21, 0 },
    { BRICK11_PARITY_ERROR_DISINTf, 1, 20, 0 },
    { BRICK12_PARITY_ERROR_DISINTf, 1, 19, 0 },
    { BRICK13_PARITY_ERROR_DISINTf, 1, 18, 0 },
    { BRICK14_PARITY_ERROR_DISINTf, 1, 17, 0 },
    { BRICK15_PARITY_ERROR_DISINTf, 1, 16, 0 },
    { BRICK16_PARITY_ERROR_DISINTf, 1, 15, 0 },
    { BRICK17_PARITY_ERROR_DISINTf, 1, 14, 0 },
    { BRICK18_PARITY_ERROR_DISINTf, 1, 13, 0 },
    { BRICK19_PARITY_ERROR_DISINTf, 1, 12, 0 },
    { BRICK1_PARITY_ERROR_DISINTf, 1, 30, 0 },
    { BRICK20_PARITY_ERROR_DISINTf, 1, 11, 0 },
    { BRICK21_PARITY_ERROR_DISINTf, 1, 10, 0 },
    { BRICK22_PARITY_ERROR_DISINTf, 1, 9, 0 },
    { BRICK23_PARITY_ERROR_DISINTf, 1, 8, 0 },
    { BRICK24_PARITY_ERROR_DISINTf, 1, 7, 0 },
    { BRICK25_PARITY_ERROR_DISINTf, 1, 6, 0 },
    { BRICK26_PARITY_ERROR_DISINTf, 1, 5, 0 },
    { BRICK27_PARITY_ERROR_DISINTf, 1, 4, 0 },
    { BRICK28_PARITY_ERROR_DISINTf, 1, 3, 0 },
    { BRICK29_PARITY_ERROR_DISINTf, 1, 2, 0 },
    { BRICK2_PARITY_ERROR_DISINTf, 1, 29, 0 },
    { BRICK30_PARITY_ERROR_DISINTf, 1, 1, 0 },
    { BRICK31_PARITY_ERROR_DISINTf, 1, 0, 0 },
    { BRICK3_PARITY_ERROR_DISINTf, 1, 28, 0 },
    { BRICK4_PARITY_ERROR_DISINTf, 1, 27, 0 },
    { BRICK5_PARITY_ERROR_DISINTf, 1, 26, 0 },
    { BRICK6_PARITY_ERROR_DISINTf, 1, 25, 0 },
    { BRICK7_PARITY_ERROR_DISINTf, 1, 24, 0 },
    { BRICK8_PARITY_ERROR_DISINTf, 1, 23, 0 },
    { BRICK9_PARITY_ERROR_DISINTf, 1, 22, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_THRESHOLD_EVENTr_fields[] = {
    { THRESHOLD_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_THRESHOLD_EVENT_MASKr_fields[] = {
    { THRESHOLD_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_UNMAPPED_ERRORr_fields[] = {
    { UNMAPPED_ERRORf, 4, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_UNMAPPED_ERROR_MASKr_fields[] = {
    { UNMAPPED_ERROR_DISINTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CTRL_DA1r_fields[] = {
    { DAf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CTRL_ETHERTYPE1r_fields[] = {
    { ETHERTYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_DEQ_DEBUGr_fields[] = {
    { D_TYPEf, 2, 18, SOCF_LE|SOCF_RO },
    { OP_PORTf, 6, 12, SOCF_LE|SOCF_RO },
    { QUEUEf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_DEQ_DEBUG_BCM56450_A0r_fields[] = {
    { D_TYPEf, 2, 21, SOCF_LE|SOCF_RO },
    { OP_PORTf, 9, 12, SOCF_LE|SOCF_RO },
    { QUEUEf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_DEQ_DTYPE_TBL0r_fields[] = {
    { DTYPE0f, 2, 0, SOCF_LE },
    { DTYPE1f, 2, 2, SOCF_LE },
    { DTYPE10f, 2, 20, SOCF_LE },
    { DTYPE11f, 2, 22, SOCF_LE },
    { DTYPE12f, 2, 24, SOCF_LE },
    { DTYPE13f, 2, 26, SOCF_LE },
    { DTYPE14f, 2, 28, SOCF_LE },
    { DTYPE15f, 2, 30, SOCF_LE },
    { DTYPE2f, 2, 4, SOCF_LE },
    { DTYPE3f, 2, 6, SOCF_LE },
    { DTYPE4f, 2, 8, SOCF_LE },
    { DTYPE5f, 2, 10, SOCF_LE },
    { DTYPE6f, 2, 12, SOCF_LE },
    { DTYPE7f, 2, 14, SOCF_LE },
    { DTYPE8f, 2, 16, SOCF_LE },
    { DTYPE9f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_DEQ_DTYPE_TBL2r_fields[] = {
    { DTYPE0f, 2, 0, SOCF_LE },
    { DTYPE1f, 2, 2, SOCF_LE },
    { DTYPE2f, 2, 4, SOCF_LE },
    { DTYPE3f, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_DEQ_DTYPE_TBL0_BCM56450_A0r_fields[] = {
    { DTYPE0f, 2, 0, SOCF_LE },
    { DTYPE1f, 2, 2, SOCF_LE },
    { DTYPE10f, 2, 20, SOCF_LE },
    { DTYPE11f, 2, 22, SOCF_LE },
    { DTYPE12f, 2, 24, SOCF_LE },
    { DTYPE13f, 2, 26, SOCF_LE },
    { DTYPE14f, 2, 28, SOCF_LE },
    { DTYPE15f, 2, 30, SOCF_LE },
    { DTYPE2f, 2, 4, SOCF_LE },
    { DTYPE3f, 2, 6, SOCF_LE },
    { DTYPE4f, 2, 8, SOCF_LE },
    { DTYPE5f, 2, 10, SOCF_LE },
    { DTYPE6f, 2, 12, SOCF_LE },
    { DTYPE7f, 2, 14, SOCF_LE },
    { DTYPE8f, 2, 16, SOCF_LE },
    { DTYPE9f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_DEQ_DTYPE_TBL2_BCM56450_A0r_fields[] = {
    { DTYPE0f, 2, 0, SOCF_LE },
    { DTYPE1f, 2, 2, SOCF_LE },
    { DTYPE2f, 2, 4, SOCF_LE },
    { DTYPE3f, 2, 6, SOCF_LE },
    { DTYPE4f, 2, 8, SOCF_LE },
    { DTYPE5f, 2, 10, SOCF_LE },
    { DTYPE6f, 2, 12, SOCF_LE },
    { DTYPE7f, 2, 14, SOCF_LE },
    { DTYPE8f, 2, 16, SOCF_LE },
    { DTYPE9f, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_DEQ_STATS_CFGr_fields[] = {
    { ACTIVE0f, 1, 0, 0 },
    { ACTIVE1f, 1, 6, 0 },
    { ADDR_SEL0f, 1, 1, 0 },
    { ADDR_SEL1f, 1, 7, 0 },
    { SEG0f, 4, 2, SOCF_LE },
    { SEG1f, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_DEQ_STATS_CFG_BCM56450_A0r_fields[] = {
    { ACTIVE0f, 1, 0, 0 },
    { ACTIVE1f, 1, 6, 0 },
    { ADDR_SEL0f, 1, 1, 0 },
    { ADDR_SEL1f, 1, 7, 0 },
    { SEG0f, 4, 2, SOCF_LE },
    { SEG1f, 4, 8, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_DEQ_STATUS_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 9, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_ECC_DEBUGr_fields[] = {
    { CTR_FLEX_CNT_ENABLE_ECCf, 1, 0, 0 },
    { CTR_FLEX_CNT_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_ECC_DEBUG_BCM56450_A0r_fields[] = {
    { CTR_FLEX_CNT_ENABLE_ECCf, 1, 0, 0 },
    { CTR_FLEX_CNT_FORCE_UNCORRECTABLE_ERRORf, 1, 1, 0 },
    { DEQ_STATUS_ENABLE_ECCf, 1, 4, 0 },
    { DEQ_STATUS_FORCE_UNCORRECTABLE_ERRORf, 1, 5, 0 },
    { RQE_FIFO_ENABLE_ECCf, 1, 2, 0 },
    { RQE_FIFO_FORCE_UNCORRECTABLE_ERRORf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_ENQ_DEBUGr_fields[] = {
    { ACCEPTf, 1, 24, SOCF_RO },
    { DPf, 2, 22, SOCF_LE|SOCF_RO },
    { E_TYPEf, 3, 25, SOCF_LE|SOCF_RO },
    { OP_NODEf, 10, 12, SOCF_LE|SOCF_RO },
    { QUEUEf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_ENQ_DEBUG_BCM56450_A0r_fields[] = {
    { ACCEPTf, 1, 24, SOCF_RO },
    { DPf, 2, 22, SOCF_LE|SOCF_RO },
    { E_TYPEf, 3, 25, SOCF_LE|SOCF_RO },
    { OP_NODEf, 10, 12, SOCF_LE|SOCF_RO },
    { QUEUEf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_ENQ_STATS_CFGr_fields[] = {
    { ACTIVE0f, 1, 0, 0 },
    { ACTIVE1f, 1, 6, 0 },
    { ACTIVE2f, 1, 12, 0 },
    { ADDR_SEL0f, 1, 1, 0 },
    { ADDR_SEL1f, 1, 7, 0 },
    { ADDR_SEL2f, 1, 13, 0 },
    { SEG0f, 4, 2, SOCF_LE },
    { SEG1f, 4, 8, SOCF_LE },
    { SEG2f, 4, 14, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_ENQ_STATS_CFG_BCM56450_A0r_fields[] = {
    { ACTIVE0f, 1, 0, 0 },
    { ACTIVE1f, 1, 6, 0 },
    { ACTIVE2f, 1, 12, 0 },
    { ADDR_SEL0f, 1, 1, 0 },
    { ADDR_SEL1f, 1, 7, 0 },
    { ADDR_SEL2f, 1, 13, 0 },
    { SEG0f, 4, 2, SOCF_LE },
    { SEG1f, 4, 8, SOCF_LE },
    { SEG2f, 4, 14, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_ERRORr_fields[] = {
    { CTR_DEQ_WRAP_ERRORf, 1, 2, SOCF_W1TC },
    { CTR_ENQ_WRAP_ERRORf, 1, 3, SOCF_W1TC },
    { CTR_FLEX_CNT_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CTR_FLEX_CNT_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_ERROR_BCM56450_A0r_fields[] = {
    { CTR_DEQ_STATUS_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { CTR_DEQ_STATUS_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC },
    { CTR_DEQ_WRAP_ERRORf, 1, 6, SOCF_W1TC },
    { CTR_ENQ_WRAP_ERRORf, 1, 7, SOCF_W1TC },
    { CTR_FLEX_CNT_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { CTR_FLEX_CNT_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { CTR_RQE_FIFO_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CTR_RQE_FIFO_OVERFLOW_ERRORf, 1, 8, SOCF_W1TC },
    { CTR_RQE_FIFO_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_ERROR_MASKr_fields[] = {
    { CTR_DEQ_WRAP_ERROR_DISINTf, 1, 2, 0 },
    { CTR_ENQ_WRAP_ERROR_DISINTf, 1, 3, 0 },
    { CTR_FLEX_CNT_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CTR_FLEX_CNT_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_ERROR_MASK_BCM56450_A0r_fields[] = {
    { CTR_DEQ_STATUS_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { CTR_DEQ_STATUS_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 },
    { CTR_DEQ_WRAP_ERROR_DISINTf, 1, 6, 0 },
    { CTR_ENQ_WRAP_ERROR_DISINTf, 1, 7, 0 },
    { CTR_FLEX_CNT_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { CTR_FLEX_CNT_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { CTR_RQE_FIFO_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { CTR_RQE_FIFO_OVERFLOW_ERROR_DISINTf, 1, 8, 0 },
    { CTR_RQE_FIFO_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_FLEX_CNT_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 14, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CTR_MEM_CFGr_fields[] = {
    { DCMf, 1, 0, SOCF_RES },
    { PMf, 1, 1, SOCF_RES },
    { PTf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_CTR_MEM_CFG_BCM56640_A0r_fields[] = {
    { DCMf, 1, 0, SOCF_RES },
    { PMf, 1, 1, SOCF_RES },
    { PTf, 1, 2, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CTR_MEM_TMr_fields[] = {
    { COLOR_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { MC_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { UC_TMf, 1, 20, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_MEM_TM_BCM56440_A0r_fields[] = {
    { FLEX0_TMf, 10, 0, SOCF_LE },
    { FLEX1_TMf, 10, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_MEM_TM_BCM56450_A0r_fields[] = {
    { FLEX0_TMf, 10, 0, SOCF_LE },
    { FLEX1_TMf, 10, 10, SOCF_LE },
    { RQE_FIFO_TMf, 10, 20, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CTR_MEM_TM_BCM56640_A0r_fields[] = {
    { COLOR_TMf, 10, 10, SOCF_LE|SOCF_RES },
    { MC_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { UC_TMf, 10, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_CTR_MEM_TM_BCM56850_A0r_fields[] = {
    { COLOR_TMf, 10, 1, SOCF_LE|SOCF_RES },
    { ING_TMf, 1, 12, SOCF_RES },
    { MC_TMf, 1, 0, SOCF_RES },
    { UC_TMf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_Q_STATS_MAPr_fields[] = {
    { MAP_00f, 2, 0, SOCF_LE },
    { MAP_01f, 2, 2, SOCF_LE },
    { MAP_10f, 2, 4, SOCF_LE },
    { MAP_11f, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_Q_STATS_MAP_BCM56450_A0r_fields[] = {
    { MAP_00f, 2, 0, SOCF_LE },
    { MAP_01f, 2, 2, SOCF_LE },
    { MAP_10f, 2, 4, SOCF_LE },
    { MAP_11f, 2, 6, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_RQE_FIFO_ECC_STATUSr_fields[] = {
    { ECC_ERROR_ADDRESSf, 8, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_SEGMENT_STARTr_fields[] = {
    { SEG_STARTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_SEGMENT_START_BCM56450_A0r_fields[] = {
    { SEG_STARTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_SYS_CONTROLr_fields[] = {
    { FREEZE_OP_DROPf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_SYS_CONTROL_BCM56450_A0r_fields[] = {
    { DEFAULT_S1_DTYPEf, 2, 9, SOCF_LE },
    { FREEZE_OP_DROPf, 1, 0, 0 },
    { RQE_FIFO_THRESHOLDf, 8, 1, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_CUSTOMCONFIGr_fields[] = {
    { ETHERNETTYPECUSTOMf, 16, 8, SOCF_LE },
    { IPPROTOCOLCUSTOMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CWINTEQr_fields[] = {
    { BATM_LASTf, 1, 14, SOCF_RO|SOCF_RES },
    { BATM_PNDCHIDf, 6, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { BATM_RSVDf, 8, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { BATM_VLDf, 1, 15, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CWINTMSKr_fields[] = {
    { BATM_CNIEf, 6, 6, SOCF_LE },
    { BATM_RSVDf, 6, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CWINTQSTr_fields[] = {
    { BATM_QUESTATf, 6, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { BATM_RSVDf, 10, 6, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CWINTS_CHID_0r_fields[] = {
    { BATM_CNISf, 6, 6, SOCF_LE|SOCF_RES|SOCF_W1TC },
    { BATM_RSVDf, 6, 0, SOCF_LE|SOCF_RES|SOCF_W1TC }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CW_PD_CELL_CTRLr_fields[] = {
    { BCOUNTf, 6, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { CELL_ERRORf, 1, 8, SOCF_RO|SOCF_RES },
    { DONEf, 1, 9, SOCF_RO|SOCF_RES },
    { EOPf, 1, 6, SOCF_RO|SOCF_RES },
    { MUX_CTRLf, 1, 10, SOCF_RES },
    { SOPf, 1, 7, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CW_PD_CELL_GOr_fields[] = {
    { CELL_REQf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CW_PE_CELL_CTRLr_fields[] = {
    { BCOUNTf, 8, 0, SOCF_LE|SOCF_RES },
    { DONEf, 1, 13, SOCF_RO|SOCF_RES },
    { EOPf, 1, 10, SOCF_RES },
    { MHf, 1, 9, SOCF_RES },
    { MUX_CTRLf, 1, 12, SOCF_RES },
    { PURGEf, 1, 8, SOCF_RES },
    { SOPf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CW_PE_CELL_GOr_fields[] = {
    { VALIDf, 1, 0, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_CW_PKT_CELL_DATA0r_fields[] = {
    { DATAf, 32, 0, SOCF_LE|SOCF_RWBW|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BIT_BANG_TAP_CONTROLr_fields[] = {
    { TCKf, 1, 2, 0 },
    { TDIf, 1, 0, 0 },
    { TDOf, 1, 4, SOCF_RO },
    { TMSf, 1, 1, 0 },
    { TRSTf, 1, 3, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_AUX_CTRLr_fields[] = {
    { AUX_CTRLf, 8, 0, SOCF_LE },
    { BYPASS_PORf, 1, 0, 0 },
    { D2C_HYST_ENf, 1, 1, 0 },
    { SPAREf, 4, 4, SOCF_LE },
    { TEST_ENf, 1, 3, 0 },
    { TEST_SELf, 1, 2, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_CHANNEL_0r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_CHANNEL_1r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_CONTROLr_fields[] = {
    { AUX_CTRLf, 1, 19, 0 },
    { CTRLf, 29, 0, SOCF_LE },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { FAST_LOCKf, 1, 27, 0 },
    { NDIV_RELOCKf, 1, 28, 0 },
    { PWM_RATEf, 2, 22, SOCF_LE },
    { REFCLK_SELf, 1, 29, 0 },
    { STAT_MODEf, 2, 20, SOCF_LE },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTCLKOUTf, 1, 18, 0 },
    { VCO_DIV2f, 1, 26, 0 },
    { VCO_DLYf, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_GAINr_fields[] = {
    { KAf, 3, 0, SOCF_LE },
    { KIf, 3, 3, SOCF_LE },
    { KPf, 4, 6, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_NDIV_FRACTIONr_fields[] = {
    { NDIV_FRACf, 20, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_NDIV_INTEGERr_fields[] = {
    { NDIV_INTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_PREDIVr_fields[] = {
    { PDIVf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_RESETr_fields[] = {
    { POST_RESET_Nf, 1, 1, SOCF_RES },
    { RESET_Nf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_SSC_CTRLr_fields[] = {
    { MODEf, 1, 16, 0 },
    { STEPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_SSC_LIMITr_fields[] = {
    { LIMITf, 22, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_BS_PLL_STATUSr_fields[] = {
    { LOCKf, 1, 12, SOCF_RO },
    { STATUSf, 12, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_CONFIGr_fields[] = {
    { ETU_CLK_DISABLEf, 1, 2, SOCF_RES },
    { RCE_CLK_DISABLEf, 1, 1, SOCF_RES },
    { SOFT_RESET_Nf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_DDR03_PLL_CHANNEL_0r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_DDR03_PLL_CONTROLr_fields[] = {
    { AUX_CTRLf, 1, 19, 0 },
    { CTRLf, 29, 0, SOCF_LE },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { FAST_LOCKf, 1, 27, 0 },
    { NDIV_RELOCKf, 1, 28, 0 },
    { PWM_RATEf, 2, 22, SOCF_LE },
    { STAT_MODEf, 2, 20, SOCF_LE },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTCLKOUTf, 1, 18, 0 },
    { VCO_DIV2f, 1, 26, 0 },
    { VCO_DLYf, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_DDR03_PLL_NDIV_INTEGERr_fields[] = {
    { NDIV_INTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_DEBUG_LED_INITIAL_DELAYr_fields[] = {
    { LED_INITIAL_DELAYf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_DEBUG_LED_LENGTH_0r_fields[] = {
    { LED_LENGTHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_DEBUG_LED_LENGTH_15r_fields[] = {
    { LED_LENGTHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_DEBUG_LED_LENGTH_51r_fields[] = {
    { LED_LENGTHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_DEBUG_LED_SCAN_SELECT_0r_fields[] = {
    { LED_SCAN_SELECTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_GLOBAL_DEBUGr_fields[] = {
    { TREX2_DEBUG_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_GPIO_DIRECTION_0r_fields[] = {
    { DIRECTIONf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_GPIO_DIRECTION_1r_fields[] = {
    { DIRECTIONf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_GPIO_INPUT_0r_fields[] = {
    { GPIO_INf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_GPIO_INPUT_1r_fields[] = {
    { GPIO_INf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_GPIO_OUTPUT_0r_fields[] = {
    { GPIO_OUTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_GPIO_OUTPUT_1r_fields[] = {
    { GPIO_OUTf, 18, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_HPP_PLL_CHANNEL_0r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_HPP_PLL_CHANNEL_1r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_MAC_PLL_CHANNEL_1r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_MAC_PLL_CONTROLr_fields[] = {
    { AUX_CTRLf, 1, 19, 0 },
    { CTRLf, 29, 0, SOCF_LE },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { FAST_LOCKf, 1, 27, 0 },
    { NDIV_RELOCKf, 1, 28, 0 },
    { PWM_RATEf, 2, 22, SOCF_LE },
    { STAT_MODEf, 2, 20, SOCF_LE },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTCLKOUTf, 1, 18, 0 },
    { VCO_DIV2f, 1, 26, 0 },
    { VCO_DLYf, 2, 24, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_MAC_PLL_GAINr_fields[] = {
    { KAf, 3, 0, SOCF_LE },
    { KIf, 3, 3, SOCF_LE },
    { KPf, 4, 6, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_MAC_PLL_NDIV_INTEGERr_fields[] = {
    { NDIV_INTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_PHY_PORT_CONFIGr_fields[] = {
    { CL_PORT_QSGMII_SELf, 1, 19, 0 },
    { MDIO_0_MODE_SELf, 1, 0, 0 },
    { MDIO_1_MODE_SELf, 1, 1, 0 },
    { MDIO_TC_MODE_SELf, 1, 3, 0 },
    { MDIO_XG_MODE_SELf, 1, 2, 0 },
    { WC0_MD_STf, 1, 4, 0 },
    { WC0_QSGMII_SELf, 1, 16, 0 },
    { WC1_MD_STf, 1, 5, 0 },
    { WC1_QSGMII_SELf, 1, 17, 0 },
    { WC2_MD_STf, 1, 6, 0 },
    { WC2_QSGMII_SELf, 1, 18, 0 },
    { WC3_MD_STf, 1, 7, 0 },
    { WC4_MD_STf, 1, 8, 0 },
    { WC5_MD_STf, 1, 9, 0 },
    { XC_MD_DEVADf, 5, 11, SOCF_LE },
    { XC_MD_STf, 1, 10, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_PLL_CTRLr_fields[] = {
    { MAC_BOND_OVERRIDEf, 1, 2, 0 },
    { TS_BIT_CLK_SELf, 1, 0, 0 },
    { TS_BOND_OVERRIDEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_PLL_LOCK_LOST_STATUSr_fields[] = {
    { LOST_BS_PLL_LOCKf, 1, 0, SOCF_W1TC },
    { LOST_DDR0_PLL_LOCKf, 1, 1, SOCF_W1TC },
    { LOST_DDR1_PLL_LOCKf, 1, 2, SOCF_W1TC },
    { LOST_DDR2_PLL_LOCKf, 1, 3, SOCF_W1TC },
    { LOST_DDR3_PLL_LOCKf, 1, 4, SOCF_W1TC },
    { LOST_HPP_PLL_LOCKf, 1, 5, SOCF_W1TC },
    { LOST_MAC_PLL_LOCKf, 1, 6, SOCF_W1TC },
    { LOST_SE0_PLL_LOCKf, 1, 7, SOCF_W1TC },
    { LOST_SE1_PLL_LOCKf, 1, 8, SOCF_W1TC },
    { LOST_SWS_PLL_LOCKf, 1, 9, SOCF_W1TC },
    { LOST_TMU_PLL_LOCKf, 1, 10, SOCF_W1TC },
    { LOST_TS_PLL_LOCKf, 1, 11, SOCF_W1TC },
    { LOST_WC_PLL_LOCKf, 1, 12, SOCF_W1TC }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_PLL_LOCK_LOST_STATUS_MASKr_fields[] = {
    { LOST_BS_PLL_LOCK_DISINTf, 1, 0, 0 },
    { LOST_DDR0_PLL_LOCK_DISINTf, 1, 1, 0 },
    { LOST_DDR1_PLL_LOCK_DISINTf, 1, 2, 0 },
    { LOST_DDR2_PLL_LOCK_DISINTf, 1, 3, 0 },
    { LOST_DDR3_PLL_LOCK_DISINTf, 1, 4, 0 },
    { LOST_HPP_PLL_LOCK_DISINTf, 1, 5, 0 },
    { LOST_MAC_PLL_LOCK_DISINTf, 1, 6, 0 },
    { LOST_SE0_PLL_LOCK_DISINTf, 1, 7, 0 },
    { LOST_SE1_PLL_LOCK_DISINTf, 1, 8, 0 },
    { LOST_SWS_PLL_LOCK_DISINTf, 1, 9, 0 },
    { LOST_TMU_PLL_LOCK_DISINTf, 1, 10, 0 },
    { LOST_TS_PLL_LOCK_DISINTf, 1, 11, 0 },
    { LOST_WC_PLL_LOCK_DISINTf, 1, 12, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_PVT_MON_CONTROL_0r_fields[] = {
    { BJ_ADJf, 3, 0, SOCF_LE },
    { CTRLf, 32, 0, SOCF_LE },
    { D2F_POWER_DOWNf, 1, 11, 0 },
    { FUNCTION_MODE_SELf, 4, 7, SOCF_LE },
    { INTERNAL_RESISTIR_SELECTf, 3, 12, SOCF_LE },
    { MODEf, 3, 16, SOCF_LE },
    { N_16f, 4, 3, SOCF_LE },
    { PROG_RESISTORf, 4, 19, SOCF_LE },
    { RESERVED_0f, 1, 15, SOCF_RES },
    { RESERVED_1f, 9, 23, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_PVT_MON_CONTROL_1r_fields[] = {
    { POWER_DOWNf, 1, 0, 0 },
    { PVT_SELf, 3, 2, SOCF_LE },
    { PVT_VDACf, 10, 5, SOCF_LE },
    { RESET_Nf, 1, 1, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_PVT_MON_THERMAL_DATAr_fields[] = {
    { PVT_MON_THERMAL_DATAf, 10, 0, SOCF_LE|SOCF_RO },
    { PVT_MON_THERMAL_DATA_PEAKf, 10, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_ROV_CONTROL_STATUSr_fields[] = {
    { OVERRIDE_ROVf, 1, 6, 0 },
    { OVERRIDE_ROV_VALUEf, 3, 3, SOCF_LE },
    { STATUSf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_0r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_1r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_2r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_3r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_4r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_5r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_6r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_7r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_8r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_9r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_10r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_11r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_12r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_13r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_14r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_15r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_16r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_17r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_18r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_19r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_20r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_21r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_22r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_23r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_24r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_25r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_26r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SD_MAP_27r_fields[] = {
    { SD_SEL_MAPf, 6, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SE0_PLL_CHANNEL_0r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SE0_PLL_CONTROLr_fields[] = {
    { AUX_CTRLf, 1, 19, 0 },
    { CTRLf, 30, 0, SOCF_LE },
    { DCO_CTRL_BYPASSf, 12, 0, SOCF_LE },
    { DCO_CTRL_BYPASS_ENABLEf, 1, 12, 0 },
    { FAST_LOCKf, 1, 28, 0 },
    { NDIV_RELOCKf, 1, 29, 0 },
    { PWM_RATEf, 4, 21, SOCF_LE },
    { STAT_MODEf, 2, 20, SOCF_LE },
    { STAT_RESETf, 1, 13, 0 },
    { STAT_SELECTf, 3, 14, SOCF_LE },
    { STAT_UPDATEf, 1, 17, 0 },
    { TESTCLKOUTf, 1, 18, 0 },
    { VCODIV2_POSTf, 1, 20, 0 },
    { VCO_DIV2f, 1, 27, 0 },
    { VCO_DLYf, 2, 25, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SE0_PLL_GAINr_fields[] = {
    { KAf, 3, 0, SOCF_LE },
    { KIf, 3, 3, SOCF_LE },
    { KPf, 4, 6, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SE0_PLL_NDIV_INTEGERr_fields[] = {
    { NDIV_INTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SE0_PLL_PREDIVr_fields[] = {
    { PDIVf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SIG_DETECTr_fields[] = {
    { SIG_DETf, 28, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SOFT_RESET_0r_fields[] = {
    { CI_RESET_Nf, 1, 0, SOCF_RES },
    { CL0_PORT_RESET_Nf, 1, 2, SOCF_RES },
    { CL0_RESET_Nf, 1, 1, SOCF_RES },
    { CL1_PORT_RESET_Nf, 1, 4, SOCF_RES },
    { CL1_RESET_Nf, 1, 3, SOCF_RES },
    { CM_RESET_Nf, 1, 5, SOCF_RES },
    { CO0_RESET_Nf, 1, 6, SOCF_RES },
    { CO1_RESET_Nf, 1, 7, SOCF_RES },
    { ET_RESET_Nf, 1, 8, SOCF_RES },
    { IL0_RESET_Nf, 1, 9, SOCF_RES },
    { IL1_RESET_Nf, 1, 10, SOCF_RES },
    { LR_RESET_Nf, 1, 11, SOCF_RES },
    { OC_RESET_Nf, 1, 12, SOCF_RES },
    { PB_RESET_Nf, 1, 13, SOCF_RES },
    { PD_RESET_Nf, 1, 14, SOCF_RES },
    { PP_RESET_Nf, 1, 15, SOCF_RES },
    { PR0_RESET_Nf, 1, 16, SOCF_RES },
    { PR1_RESET_Nf, 1, 17, SOCF_RES },
    { PT0_RESET_Nf, 1, 18, SOCF_RES },
    { PT1_RESET_Nf, 1, 19, SOCF_RES },
    { QM_RESET_Nf, 1, 20, SOCF_RES },
    { RC_RESET_Nf, 1, 21, SOCF_RES },
    { XL_PORT_RESET_Nf, 1, 23, SOCF_RES },
    { XL_RESET_Nf, 1, 22, SOCF_RES },
    { XT0_PORT_RESET_Nf, 1, 25, SOCF_RES },
    { XT0_RESET_Nf, 1, 24, SOCF_RES },
    { XT1_PORT_RESET_Nf, 1, 27, SOCF_RES },
    { XT1_RESET_Nf, 1, 26, SOCF_RES },
    { XT2_PORT_RESET_Nf, 1, 29, SOCF_RES },
    { XT2_RESET_Nf, 1, 28, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SOFT_RESET_1r_fields[] = {
    { TIMESTAMP_RESET_Nf, 1, 2, SOCF_RES },
    { TMA_RESET_Nf, 1, 0, SOCF_RES },
    { TMB_RESET_Nf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SWS_PLL_CHANNEL_1r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SWS_PLL_NDIV_INTEGERr_fields[] = {
    { NDIV_INTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SW_OPTr_fields[] = {
    { OPTIONSf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_SYNCE_CONFIGr_fields[] = {
    { SYNCE_RECOV_0_MUX_SELf, 5, 7, SOCF_LE },
    { SYNCE_RECOV_1_MUX_SELf, 5, 12, SOCF_LE },
    { SYNCE_RECOV_DIFF_ENf, 1, 1, 0 },
    { SYNCE_RECOV_IO_SELf, 2, 3, SOCF_LE },
    { SYNCE_RECOV_PLL_BYPf, 1, 2, 0 },
    { SYNCE_RECOV_SQUELCH_ENf, 1, 0, 0 },
    { SYNCE_RECOV_USE_WC_LINKf, 1, 5, 0 },
    { SYNCE_RECOV_USE_WC_RXSEQDONEf, 1, 6, 0 }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_TAP_CONTROLr_fields[] = {
    { DIVIDERf, 3, 3, SOCF_LE },
    { ENABLEf, 1, 1, 0 },
    { RESET_Nf, 1, 0, 0 },
    { WRITEf, 1, 2, SOCF_PUNCH }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_TAP_READ_DATAr_fields[] = {
    { VALUEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_TAP_WRITE_DATAr_fields[] = {
    { VALUEf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_TOP_PD_ASSIST_CONTROL_DEBUGr_fields[] = {
    { TOP_CONTROLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_TOP_PD_ASSIST_STATUS_DEBUGr_fields[] = {
    { TOP_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_TS_COMPr_fields[] = {
    { COMPENSATIONf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_TS_PLL_CHANNEL_1r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_TS_PLL_CHANNEL_4r_fields[] = {
    { ENABLE_Nf, 1, 0, SOCF_RES },
    { HOLDf, 1, 1, SOCF_RES },
    { LOAD_ENf, 1, 2, SOCF_RES },
    { MDELf, 3, 3, SOCF_LE|SOCF_RES },
    { MDIVf, 8, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CALENDARm_fields[] = {
    { CALENDAR_QUEUE0f, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { CALENDAR_QUEUE1f, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { TIMESLOTf, 16, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CALENDAR0m_fields[] = {
    { CALENDAR_QUEUE0f, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { CALENDAR_QUEUE1f, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { TIMESLOTf, 16, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CALENDAR1m_fields[] = {
    { CALENDAR_QUEUE0f, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { CALENDAR_QUEUE1f, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 54, 0 | SOCF_GLOBAL },
    { TIMESLOTf, 16, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CALRXAm_fields[] = {
    { FCDESTSELf, 2, 7, SOCF_LE | SOCF_GLOBAL },
    { FCINDEXf, 7, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CALTXm_fields[] = {
    { FCINDEXf, 9, 0, SOCF_LE | SOCF_GLOBAL },
    { FCSOURCESELf, 3, 9, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CBLOCK_MOD_LOOKUPm_fields[] = {
    { DIVf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 4, 10, SOCF_LE | SOCF_GLOBAL },
    { MODf, 4, 6, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 14, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_CBMm_fields[] = {
    { CBMf, 25, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CCMm_fields[] = {
    { INTERFACESELECTf, 5, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CCP_MEMm_fields[] = {
    { COPY_COUNT_0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { COPY_COUNT_1f, 8, 8, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 16, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 21, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_CELL_BUFFER0m_fields[] = {
    { CELL_DATAf, 256, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 9, 256, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 10, 256, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 265, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_CHK_MEMm_fields[] = {
    { ECCf, 11, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 11, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA0_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA10_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA11_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA12_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA13_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA14_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA15_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA1_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA2_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA3_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA4_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA5_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA6_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA7_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA8_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_DATA9_MEMm_fields[] = {
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CELL_HDR_MEMm_fields[] = {
    { COPY_COUNTf, 8, 12, SOCF_LE | SOCF_GLOBAL },
    { DOMAINf, 9, 20, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 32, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 38, 0 | SOCF_GLOBAL },
    { RESERVEDf, 3, 29, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SYSTEM_PORTf, 12, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CFAP_MEMm_fields[] = {
    { ECCf, 6, 30, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 36, 0 | SOCF_GLOBAL },
    { PTR_0f, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { PTR_1f, 15, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_CAT_2_TC_MAP_HCFCm_fields[] = {
    { BITMAPf, 256, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 8, 256, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_RX_0_CALm_fields[] = {
    { FC_DST_SELf, 3, 8, SOCF_LE | SOCF_GLOBAL },
    { FC_INDEXf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 11, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_ILKN_TX_0_CALm_fields[] = {
    { FC_INDEXf, 9, 0, SOCF_LE | SOCF_GLOBAL },
    { FC_SRC_SELf, 3, 9, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 12, SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_NIF_PFC_MAPm_fields[] = {
    { INDEX_0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { INDEX_1f, 8, 8, SOCF_LE | SOCF_GLOBAL },
    { INDEX_2f, 8, 16, SOCF_LE | SOCF_GLOBAL },
    { INDEX_3f, 8, 24, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 2, 40, SOCF_LE|SOCF_RO | SOCF_GLOBAL },
    { SELECT_0f, 1, 32, 0 | SOCF_GLOBAL },
    { SELECT_1f, 1, 33, 0 | SOCF_GLOBAL },
    { SELECT_2f, 1, 34, 0 | SOCF_GLOBAL },
    { SELECT_3f, 1, 35, 0 | SOCF_GLOBAL },
    { VALID_0f, 1, 36, 0 | SOCF_GLOBAL },
    { VALID_1f, 1, 37, 0 | SOCF_GLOBAL },
    { VALID_2f, 1, 38, 0 | SOCF_GLOBAL },
    { VALID_3f, 1, 39, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CFC_RCL_VSQ_MAPm_fields[] = {
    { INDEXf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 11, SOCF_RO | SOCF_GLOBAL },
    { SELECTf, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 10, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CFMTRAPm_fields[] = {
    { CFMMAXLEVELf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { CFMTRAPVALIDf, 1, 3, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CHANNEL_MAP_TABLEm_fields[] = {
    { ENf, 1, 11, 0 | SOCF_GLOBAL },
    { INFf, 3, 8, SOCF_LE | SOCF_GLOBAL },
    { MAP_INDEXf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { MAX_SPf, 1, 6, 0 | SOCF_GLOBAL },
    { MIN_SPf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CHANNEL_SHAPER_TABLEm_fields[] = {
    { ECCf, 7, 98, SOCF_LE | SOCF_GLOBAL },
    { EN_MAXf, 1, 96, 0 | SOCF_GLOBAL },
    { EN_MINf, 1, 97, 0 | SOCF_GLOBAL },
    { MAX_BKTf, 21, 0, SOCF_LE | SOCF_GLOBAL },
    { MAX_REF_RATEf, 14, 42, SOCF_LE | SOCF_GLOBAL },
    { MAX_THLDf, 11, 70, SOCF_LE | SOCF_GLOBAL },
    { MIN_BKTf, 21, 21, SOCF_LE | SOCF_GLOBAL },
    { MIN_REF_RATEf, 14, 56, SOCF_LE | SOCF_GLOBAL },
    { MIN_THLDf, 11, 81, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 105, 0 | SOCF_GLOBAL },
    { TICK_SELf, 4, 92, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CHANNEL_WERR_TABLEm_fields[] = {
    { ECCf, 6, 29, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 35, 0 | SOCF_GLOBAL },
    { SURPLUS_COUNTf, 15, 14, SOCF_LE | SOCF_GLOBAL },
    { WEIGHTf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { WEIGHT_COUNTf, 7, 7, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CL_SCHEDULERS_CONFIGURATIONm_fields[] = {
    { CLSCHTYPEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CL_SCHEDULERS_TYPEm_fields[] = {
    { AF0INVWEIGHTf, 10, 4, SOCF_LE | SOCF_GLOBAL },
    { AF1INVWEIGHTf, 10, 14, SOCF_LE | SOCF_GLOBAL },
    { AF2INVWEIGHTf, 10, 24, SOCF_LE | SOCF_GLOBAL },
    { AF3INVWEIGHTf, 10, 34, SOCF_LE | SOCF_GLOBAL },
    { CLCONFIGf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { ENHCLENf, 1, 46, 0 | SOCF_GLOBAL },
    { ENHCLSPHIGHf, 1, 47, 0 | SOCF_GLOBAL },
    { WFQMODEf, 2, 44, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CM_EJECTION_FIFOm_fields[] = {
    { COUNTER_ADDRESSf, 29, 3, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { COUNTER_VALUEf, 32, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { LASTf, 1, 0, SOCF_RES | SOCF_GLOBAL },
    { RANGEf, 1, 1, SOCF_RES | SOCF_GLOBAL },
    { UNDERFLOW_ERRORf, 1, 2, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTSMEMAm_fields[] = {
    { OCTETSCOUNTERf, 32, 25, SOCF_LE | SOCF_GLOBAL },
    { PACKETSCOUNTERf, 25, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CNTXm_fields[] = {
    { BYTESTOEOPf, 14, 1025, SOCF_LE | SOCF_GLOBAL },
    { DROPf, 1, 1048, 0 | SOCF_GLOBAL },
    { FTMHMIRRDISf, 1, 1047, 0 | SOCF_GLOBAL },
    { REMAINDERf, 8, 1039, SOCF_LE | SOCF_GLOBAL },
    { REMAINDERSEGMENTDATAf, 1024, 0, SOCF_LE | SOCF_GLOBAL },
    { SOPISSTOREDf, 1, 1024, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_COMPLETEPCm_fields[] = {
    { DBUFFCNTf, 5, 9, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 14, SOCF_LE | SOCF_GLOBAL },
    { PCBPOINTERf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CONTEXTMRUm_fields[] = {
    { ORGSIZEf, 14, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 28, 0 | SOCF_GLOBAL },
    { SIZEf, 14, 14, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_COPYENGINE0PROGRAMm_fields[] = {
    { INST0_BITCOUNTf, 5, 13, SOCF_LE | SOCF_GLOBAL },
    { INST0_HEADEROFFSETSELECTf, 3, 2, SOCF_LE | SOCF_GLOBAL },
    { INST0_LFEM_PROGRAMf, 2, 18, SOCF_LE | SOCF_GLOBAL },
    { INST0_NIBLLEFIELDOFFSETf, 8, 5, SOCF_LE | SOCF_GLOBAL },
    { INST0_SOURCESELECTf, 1, 1, 0 | SOCF_GLOBAL },
    { INST0_VALIDf, 1, 0, 0 | SOCF_GLOBAL },
    { INST1_BITCOUNTf, 5, 33, SOCF_LE | SOCF_GLOBAL },
    { INST1_HEADEROFFSETSELECTf, 3, 22, SOCF_LE | SOCF_GLOBAL },
    { INST1_LFEM_PROGRAMf, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { INST1_NIBLLEFIELDOFFSETf, 8, 25, SOCF_LE | SOCF_GLOBAL },
    { INST1_SOURCESELECTf, 1, 21, 0 | SOCF_GLOBAL },
    { INST1_VALIDf, 1, 20, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_COPYENGINE1PROGRAMm_fields[] = {
    { COPYENGINE1PROGRAMf, 40, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_COPYENGINE2PROGRAMm_fields[] = {
    { COPYENGINE2PROGRAMf, 40, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_COS_MAP_SELm_fields[] = {
    { SELECTf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_COS_MAP_SEL_BCM56640_A0m_fields[] = {
    { SELECTf, 2, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_COHERENT_TABLE_CMDm_fields[] = {
    { CT_16BITf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { CT_1BITf, 1, 0, 0 | SOCF_GLOBAL },
    { CT_2BITf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { CT_32BITf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { CT_4BITf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { CT_63_32BITf, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { CT_8BITf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_COHERENT_TABLE_RSPm_fields[] = {
    { CT_16BITf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { CT_1BITf, 1, 0, 0 | SOCF_GLOBAL },
    { CT_2BITf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { CT_32BITf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { CT_4BITf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { CT_63_32BITf, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { CT_8BITf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { OVERFLOWf, 1, 15, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_METER_CMDm_fields[] = {
    { BLINDf, 1, 17, 0 | SOCF_GLOBAL },
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { DROP_ON_REDf, 1, 16, 0 | SOCF_GLOBAL },
    { LRP_DPf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { PKT_LENf, 14, 2, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 46, 18, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_METER_MONITOR_COUNTERm_fields[] = {
    { BYTE_COUNTf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { ECC0f, 6, 128, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECC1f, 6, 135, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECC2f, 6, 142, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECC3f, 6, 149, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECCP0f, 7, 128, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECCP1f, 7, 135, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECCP2f, 7, 142, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECCP3f, 7, 149, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { PACKET_COUNTf, 64, 64, SOCF_LE | SOCF_GLOBAL },
    { PARITY0f, 1, 134, SOCF_RES | SOCF_GLOBAL },
    { PARITY1f, 1, 141, SOCF_RES | SOCF_GLOBAL },
    { PARITY2f, 1, 148, SOCF_RES | SOCF_GLOBAL },
    { PARITY3f, 1, 155, SOCF_RES | SOCF_GLOBAL },
    { USER_DATAf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_METER_PROFILEm_fields[] = {
    { BKTC_NODECf, 1, 62, 0 | SOCF_GLOBAL },
    { BKTC_STRICTf, 1, 60, 0 | SOCF_GLOBAL },
    { BKTE_NODECf, 1, 63, 0 | SOCF_GLOBAL },
    { BKTE_STRICTf, 1, 61, 0 | SOCF_GLOBAL },
    { BLINDf, 1, 56, 0 | SOCF_GLOBAL },
    { CBSf, 12, 32, SOCF_LE | SOCF_GLOBAL },
    { CBS_EXPONENTf, 5, 39, SOCF_LE | SOCF_GLOBAL },
    { CBS_MANTISSAf, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { CIRf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { CIR_EXPONENTf, 5, 11, SOCF_LE | SOCF_GLOBAL },
    { CIR_MANTISSAf, 11, 0, SOCF_LE | SOCF_GLOBAL },
    { CP_FLAGf, 1, 58, 0 | SOCF_GLOBAL },
    { DROP_ON_REDf, 1, 57, 0 | SOCF_GLOBAL },
    { EBSf, 12, 44, SOCF_LE | SOCF_GLOBAL },
    { EBS_EXPONENTf, 5, 51, SOCF_LE | SOCF_GLOBAL },
    { EBS_MANTISSAf, 7, 44, SOCF_LE | SOCF_GLOBAL },
    { ECC0f, 6, 74, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECC1f, 6, 81, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECCP0f, 7, 74, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { ECCP1f, 7, 81, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { EIRf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { EIR_EXPONENTf, 5, 27, SOCF_LE | SOCF_GLOBAL },
    { EIR_MANTISSAf, 11, 16, SOCF_LE | SOCF_GLOBAL },
    { LEN_ADJf, 8, 65, SOCF_LE | SOCF_GLOBAL },
    { PARITY0f, 1, 80, SOCF_RES | SOCF_GLOBAL },
    { PARITY1f, 1, 87, SOCF_RES | SOCF_GLOBAL },
    { PKT_MODEf, 1, 64, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 73, SOCF_RES | SOCF_GLOBAL },
    { RFC2698f, 1, 59, 0 | SOCF_GLOBAL },
    { USER_DATAf, 74, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_METER_RSPm_fields[] = {
    { COP_DPf, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { DROPf, 1, 31, 0 | SOCF_GLOBAL },
    { LRP_DPf, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { OFFSETf, 20, 4, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 32, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_METER_STATEm_fields[] = {
    { BKT_Cf, 27, 0, SOCF_LE | SOCF_GLOBAL },
    { BKT_Ef, 27, 27, SOCF_LE | SOCF_GLOBAL },
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { PROFILEf, 10, 54, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEQUENCE_CHECKER_CMDm_fields[] = {
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 32, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SQN_16BITSf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { SQN_32BITSf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_SEQUENCE_CHECKER_RSPm_fields[] = {
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { IN_SEQUENCEf, 1, 31, 0 | SOCF_GLOBAL },
    { OFFSETf, 26, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 32, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_WATCHDOG_TIMER_CMDm_fields[] = {
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 32, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { TIMEOUTf, 24, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1)
soc_field_info_t soc_CO_WATCHDOG_TIMER_EXPIRED_FIFOm_fields[] = {
    { ACTIVEf, 1, 26, SOCF_RES | SOCF_GLOBAL },
    { ECC_ERRORf, 1, 28, SOCF_RES | SOCF_GLOBAL },
    { FORCEDf, 1, 27, SOCF_RES | SOCF_GLOBAL },
    { OFFSETf, 21, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGMENTf, 5, 21, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_B0)
soc_field_info_t soc_CO_WATCHDOG_TIMER_EXPIRED_FIFO_BCM88030_B0m_fields[] = {
    { ECC_ERRORf, 1, 28, SOCF_RES | SOCF_GLOBAL },
    { FORCEDf, 1, 27, SOCF_RES | SOCF_GLOBAL },
    { OFFSETf, 21, 0, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SEGMENTf, 5, 21, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { WAS_PENDINGf, 1, 26, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_WATCHDOG_TIMER_RSPm_fields[] = {
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { EXPIREDf, 1, 31, 0 | SOCF_GLOBAL },
    { INTERVALf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { RESERVEDf, 32, 32, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CO_WATCHDOG_TIMER_STATEm_fields[] = {
    { DATA_31_0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DATA_63_32f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { INTERRUPT_ENf, 1, 30, 0 | SOCF_GLOBAL },
    { RESERVEDf, 2, 62, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { STARTEDf, 1, 31, 0 | SOCF_GLOBAL },
    { TIMEOUTf, 30, 32, SOCF_LE | SOCF_GLOBAL },
    { TIMERf, 30, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CPDMDm_fields[] = {
    { CPENQUED1f, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { CPQSIZEOLDf, 16, 16, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CPDMSm_fields[] = {
    { CPCLASSf, 3, 1, SOCF_LE | SOCF_GLOBAL },
    { CPENABLEf, 1, 0, 0 | SOCF_GLOBAL },
    { CPIDf, 12, 4, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CPMm_fields[] = {
    { CPMf, 1024, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CPPRMm_fields[] = {
    { CPFBMAXVALf, 14, 17, SOCF_LE | SOCF_GLOBAL },
    { CPFIXEDSAMPLEBASEf, 1, 139, 0 | SOCF_GLOBAL },
    { CPQEQf, 12, 0, SOCF_LE | SOCF_GLOBAL },
    { CPQUANTDIVf, 4, 31, SOCF_LE | SOCF_GLOBAL },
    { CPSAMPLEBASE0f, 13, 35, SOCF_LE | SOCF_GLOBAL },
    { CPSAMPLEBASE1f, 13, 48, SOCF_LE | SOCF_GLOBAL },
    { CPSAMPLEBASE2f, 13, 61, SOCF_LE | SOCF_GLOBAL },
    { CPSAMPLEBASE3f, 13, 74, SOCF_LE | SOCF_GLOBAL },
    { CPSAMPLEBASE4f, 13, 87, SOCF_LE | SOCF_GLOBAL },
    { CPSAMPLEBASE5f, 13, 100, SOCF_LE | SOCF_GLOBAL },
    { CPSAMPLEBASE6f, 13, 113, SOCF_LE | SOCF_GLOBAL },
    { CPSAMPLEBASE7f, 13, 126, SOCF_LE | SOCF_GLOBAL },
    { CPWf, 5, 12, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CPUSCMm_fields[] = {
    { OFPINDEXf, 7, 18, SOCF_LE | SOCF_GLOBAL },
    { PORTCRTOADDf, 18, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CPU_COS_MAPm_fields[] = {
    { COSf, 6, 135, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 12, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 12, 107, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0)
soc_field_info_t soc_CPU_COS_MAP_BCM56142_A0m_fields[] = {
    { COSf, 3, 135, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 18, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 18, 107, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_CPU_COS_MAP_BCM56150_A0m_fields[] = {
    { COSf, 3, 139, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 70, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 69, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 69, 70, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 74, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 20, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 20, 109, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 77, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 75, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_CPU_COS_MAP_BCM56334_A0m_fields[] = {
    { COSf, 6, 135, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 18, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 18, 107, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CPU_COS_MAP_BCM56440_A0m_fields[] = {
    { COSf, 6, 281, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 141, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 140, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 140, 141, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 145, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 30, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 30, 180, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 148, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_KEYf, 71, 70, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_MASKf, 71, 210, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RQE_CPU_COSf, 1, 287, 0 | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 146, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_CPU_COS_MAP_BCM56450_A0m_fields[] = {
    { COSf, 6, 281, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 141, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 140, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 140, 141, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 145, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 10, 72, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_MIDf, 32, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 10, 212, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 148, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_MIDf, 32, 180, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_KEYf, 59, 82, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_MASKf, 59, 222, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RQE_CPU_COSf, 1, 287, 0 | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 146, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CPU_COS_MAP_BCM56634_A0m_fields[] = {
    { COSf, 6, 135, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 27, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 27, 107, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CPU_COS_MAP_BCM56640_A0m_fields[] = {
    { COSf, 6, 225, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 113, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 112, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 112, 113, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 117, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 26, 76, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 12, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_MIDf, 32, 44, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_RESERVEDf, 11, 102, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 26, 188, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 124, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_MIDf, 32, 156, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_RESERVEDf, 11, 214, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { REASON_CODE_TYPE_KEYf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { REASON_CODE_TYPE_MASKf, 4, 120, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 118, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_COS_MAP_BCM56820_A0m_fields[] = {
    { COSf, 5, 135, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 22, 30, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 22, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 22, 97, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 22, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPU_COS_MAP_BCM56840_A0m_fields[] = {
    { COSf, 6, 135, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 28, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 28, 107, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_CPU_COS_MAP_BCM56850_A0m_fields[] = {
    { COSf, 6, 281, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 141, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 140, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 140, 141, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 145, 0 | SOCF_GLOBAL },
    { REASONS_KEYf, 140, 1, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 14, 72, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_MIDf, 32, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASKf, 140, 141, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 14, 212, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 148, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_MIDf, 32, 180, SOCF_LE | SOCF_GLOBAL },
    { RQE_CPU_COSf, 1, 287, 0 | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 146, SOCF_LE | SOCF_GLOBAL },
    { TRUNCATE_CPU_COPYf, 1, 288, 0 | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPU_COS_MAP_DATA_ONLYm_fields[] = {
    { COSf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_CPU_COS_MAP_DATA_ONLY_BCM56150_A0m_fields[] = {
    { COSf, 3, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CPU_COS_MAP_DATA_ONLY_BCM56440_A0m_fields[] = {
    { COSf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { RQE_CPU_COSf, 1, 6, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_CPU_COS_MAP_DATA_ONLY_BCM56450_A0m_fields[] = {
    { COSf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { RQE_CPU_COSf, 1, 6, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CPU_COS_MAP_DATA_ONLY_BCM56640_A0m_fields[] = {
    { COSf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_COS_MAP_DATA_ONLY_BCM56820_A0m_fields[] = {
    { COSf, 5, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_CPU_COS_MAP_DATA_ONLY_BCM56850_A0m_fields[] = {
    { COSf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { RQE_CPU_COSf, 1, 6, 0 | SOCF_GLOBAL },
    { TRUNCATE_CPU_COPYf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_CPU_COS_MAP_ONLYm_fields[] = {
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 12, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 12, 107, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56150_A0m_fields[] = {
    { KEYf, 69, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 69, 70, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56334_A0m_fields[] = {
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56440_A0m_fields[] = {
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 141, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 140, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 140, 141, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 145, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 30, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 30, 180, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 148, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_KEYf, 71, 70, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_MASKf, 71, 210, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 146, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56450_A0m_fields[] = {
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 141, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 140, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 140, 141, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 145, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 10, 72, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_MIDf, 32, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 10, 212, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 148, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_MIDf, 32, 180, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_KEYf, 59, 82, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RESERVED_MASKf, 59, 222, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 146, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56634_A0m_fields[] = {
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 27, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 27, 107, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56640_A0m_fields[] = {
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 113, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 112, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 112, 113, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 117, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 26, 76, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 12, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_MIDf, 32, 44, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_RESERVEDf, 11, 102, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 26, 188, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 124, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_MIDf, 32, 156, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_RESERVEDf, 11, 214, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { REASON_CODE_TYPE_KEYf, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { REASON_CODE_TYPE_MASKf, 4, 120, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 118, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56820_A0m_fields[] = {
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 22, 30, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 22, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 22, 97, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 22, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56840_A0m_fields[] = {
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 67, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 67, 68, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 72, 0 | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 28, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 28, 107, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 75, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_CPU_COS_MAP_ONLY_BCM56850_A0m_fields[] = {
    { INT_PRI_KEYf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { INT_PRI_MASKf, 4, 141, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 140, 1, SOCF_LE | SOCF_GLOBAL },
    { MASKf, 140, 141, SOCF_LE | SOCF_GLOBAL },
    { MIRR_PKT_KEYf, 1, 5, 0 | SOCF_GLOBAL },
    { MIRR_PKT_MASKf, 1, 145, 0 | SOCF_GLOBAL },
    { REASONS_KEYf, 140, 1, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_HIGHf, 14, 72, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_LOWf, 32, 8, SOCF_LE | SOCF_GLOBAL },
    { REASONS_KEY_MIDf, 32, 40, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASKf, 140, 141, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_HIGHf, 14, 212, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_LOWf, 32, 148, SOCF_LE | SOCF_GLOBAL },
    { REASONS_MASK_MIDf, 32, 180, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_KEYf, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { SW_PKT_TYPE_MASKf, 2, 146, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPU_PBMm_fields[] = {
    { BITMAPf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W2f, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPU_PBM_2m_fields[] = {
    { BITMAPf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W2f, 2, 64, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CPU_PBM_2_BCM56440_A0m_fields[] = {
    { BITMAPf, 39, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 7, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_CPU_PBM_2_BCM56450_A0m_fields[] = {
    { BITMAPf, 170, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W2f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W3f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W4f, 32, 128, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W5f, 10, 160, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_CPU_PBM_2_BCM56640_A0m_fields[] = {
    { BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 3, 63, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_CPU_PBM_2_BCM56850_A0m_fields[] = {
    { BITMAPf, 106, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0)
soc_field_info_t soc_CPU_PBM_BCM56340_A0m_fields[] = {
    { BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CPU_PBM_BCM56440_A0m_fields[] = {
    { BITMAPf, 39, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 7, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_CPU_PBM_BCM56450_A0m_fields[] = {
    { BITMAPf, 170, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W2f, 32, 64, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W3f, 32, 96, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W4f, 32, 128, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W5f, 10, 160, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_CPU_PBM_BCM56640_A0m_fields[] = {
    { BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL },
    { RESERVED_0f, 3, 63, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_CPU_PBM_BCM56850_A0m_fields[] = {
    { BITMAPf, 106, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0)
soc_field_info_t soc_CPU_TS_MAPm_fields[] = {
    { CPU_QUEUE_IDf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_CPU_TS_MAP_BCM56150_A0m_fields[] = {
    { CPU_QUEUE_IDf, 6, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_CPU_TS_MAP_BCM56634_A0m_fields[] = {
    { CPU_QUEUE_IDf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 6, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_CPU_TS_MAP_BCM56640_A0m_fields[] = {
    { CPU_QUEUE_IDf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 6, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_CPU_TS_MAP_BCM56820_A0m_fields[] = {
    { CPU_QUEUE_IDf, 5, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CRBALTHm_fields[] = {
    { BACKLOGENTERQCRBALTHf, 8, 16, SOCF_LE | SOCF_GLOBAL },
    { BACKLOGEXITQCRBALTHf, 8, 24, SOCF_LE | SOCF_GLOBAL },
    { BACKOFFENTERQCRBALTHf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { BACKOFFEXITQCRBALTHf, 8, 8, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CRDTDISm_fields[] = {
    { CRDTDISCVALf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { DISCNTSIGNf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0) || defined(BCM_88650_A0) || \
    defined(BCM_88650_B0) || defined(BCM_88660_A0)
soc_field_info_t soc_CRMAm_fields[] = {
    { CRMAf, 72, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_0_CNTS_MEMm_fields[] = {
    { OCTETS_COUNTERf, 33, 26, SOCF_LE | SOCF_GLOBAL },
    { PACKETS_COUNTERf, 26, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 2, 59, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_CRPS_0_OVTH_MEMm_fields[] = {
    { OVTH_COUNTER_BITSf, 128, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 4, 128, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_EGQ_OFFSET_BMAPm_fields[] = {
    { GREEN_ADMITf, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { GREEN_DISCARDf, 3, 3, SOCF_LE | SOCF_GLOBAL },
    { RED_ADMITf, 3, 18, SOCF_LE | SOCF_GLOBAL },
    { RED_DISCARDf, 3, 21, SOCF_LE | SOCF_GLOBAL },
    { YELLOW_1_ADMITf, 3, 6, SOCF_LE | SOCF_GLOBAL },
    { YELLOW_1_DISCARDf, 3, 9, SOCF_LE | SOCF_GLOBAL },
    { YELLOW_2_ADMITf, 3, 12, SOCF_LE | SOCF_GLOBAL },
    { YELLOW_2_DISCARDf, 3, 15, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0)
soc_field_info_t soc_CRPS_MEM_0080000m_fields[] = {
    { ITEM_0_14f, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_15_40f, 26, 15, SOCF_LE | SOCF_GLOBAL },
    { ITEM_41_73f, 33, 41, SOCF_LE | SOCF_GLOBAL },
    { ITEM_74_76f, 3, 74, SOCF_LE|SOCF_RO | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88650_A0) || defined(BCM_88650_B0)
soc_field_info_t soc_CRPS_MEM_00C0000m_fields[] = {
    { ITEM_0_2f, 3, 0, SOCF_LE | SOCF_GLOBAL },
    { ITEM_12_14f, 3, 12, SOCF_LE | SOCF_GLOBAL },
    { ITEM_15_17f, 3, 15, SOCF_LE | SOCF_GLOBAL },
    { ITEM_18_20f, 3, 18, SOCF_LE | SOCF_GLOBAL },
    { ITEM_21_23f, 3, 21, SOCF_LE | SOCF_GLOBAL },
    { ITEM_3_5f, 3, 3, SOCF_LE | SOCF_GLOBAL },
    { ITEM_6_8f, 3, 6, SOCF_LE | SOCF_GLOBAL },
    { ITEM_9_11f, 3, 9, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CRWDTHm_fields[] = {
    { WDDELETEQTHf, 4, 4, SOCF_LE | SOCF_GLOBAL },
    { WDSTATUSMSGGENPERIODf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_BRICK_CONFIG_TABLEm_fields[] = {
    { BASE_CNTRIDf, 17, 32, SOCF_LE | SOCF_GLOBAL },
    { ENABLEf, 1, 54, 0 | SOCF_GLOBAL },
    { PHYSICALf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { SEGMENTf, 5, 49, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_CS_EJECTION_MESSAGE_TABLEm_fields[] = {
    { BYTE_VALUEf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { DUMMYf, 1, 65, 0 | SOCF_GLOBAL },
    { EVENT_VALUEf, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { LASTf, 1, 64, 0 | SOCF_GLOBAL },
    { PHYSICALf, 28, 68, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CTFMEMm_fields[] = {
    { ADDRESSf, 16, 5, SOCF_LE | SOCF_GLOBAL },
    { COPYDATAf, 4, 1, SOCF_LE | SOCF_GLOBAL },
    { FIFODATAf, 35, 21, SOCF_LE | SOCF_GLOBAL },
    { TYPEf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_DEQ_STATUS_MEMm_fields[] = {
    { DATAf, 15, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 15, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 6, 15, SOCF_LE | SOCF_GLOBAL },
    { ERRORf, 1, 14, 0 | SOCF_GLOBAL },
    { LENGTHf, 14, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 20, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_FLEX_COUNT_0m_fields[] = {
    { BYTE_COUNTf, 31, 25, SOCF_LE | SOCF_GLOBAL },
    { COUNTf, 25, 0, SOCF_LE | SOCF_GLOBAL },
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 64, SOCF_LE | SOCF_GLOBAL },
    { FLAGSf, 8, 56, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_CTR_FLEX_COUNT_10m_fields[] = {
    { BYTE_COUNTf, 31, 25, SOCF_LE | SOCF_GLOBAL },
    { COUNTf, 25, 0, SOCF_LE | SOCF_GLOBAL },
    { DATAf, 56, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 56, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 56, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 62, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_FLEX_COUNT_0_BCM56450_A0m_fields[] = {
    { BYTE_COUNTf, 31, 25, SOCF_LE | SOCF_GLOBAL },
    { COUNTf, 25, 0, SOCF_LE | SOCF_GLOBAL },
    { DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 64, SOCF_LE | SOCF_GLOBAL },
    { FLAGSf, 8, 56, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0)
soc_field_info_t soc_CTR_FLEX_COUNT_10_BCM56450_A0m_fields[] = {
    { BYTE_COUNTf, 31, 25, SOCF_LE | SOCF_GLOBAL },
    { COUNTf, 25, 0, SOCF_LE | SOCF_GLOBAL },
    { DATAf, 56, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 56, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 56, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 62, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88732_A0)
soc_field_info_t soc_CTR_MEMm_fields[] = {
    { BYTE_COUNTf, 44, 40, SOCF_LE | SOCF_GLOBAL },
    { COUNTf, 40, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 84, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 91, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_CTXTMEMm_fields[] = {
    { EOPf, 1, 1, 0 | SOCF_GLOBAL },
    { ERRf, 1, 0, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 513, 0 | SOCF_GLOBAL },
    { REMAINDERf, 504, 9, SOCF_LE | SOCF_GLOBAL },
    { SOPf, 1, 2, 0 | SOCF_GLOBAL },
    { VALIDBYTESf, 6, 3, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_CX_DEBUG_MEMm_fields[] = {
    { CX_DEBUGf, 64, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

