; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 Clk
3 sort bitvec 16
4 input 3 CtrlData
5 sort bitvec 8
6 input 5 Divider
7 sort bitvec 5
8 input 7 Fiad
9 input 1 Mdi
10 input 1 NoPre
11 input 1 RStat
12 input 1 Reset
13 input 7 Rgad
14 input 1 ScanIncr
15 input 1 ScanStat
16 input 1 WCtrlData
17 const 1 0
18 state 1 OutCtrl.MdoEn
19 init 1 18 17
20 not 1 18
21 state 1 WCtrlDataStart
22 init 1 21 17
23 state 1 RStatStart
24 init 1 23 17
25 or 1 21 23
26 state 1 SyncStatMdcEn
27 init 1 26 17
28 or 1 25 26
29 state 1 EndBusy
30 init 1 29 17
31 or 1 28 29
32 state 1 InProgress
33 init 1 32 17
34 or 1 31 32
35 state 1 InProgress_q3
36 init 1 35 17
37 or 1 34 35
38 or 1 20 37
39 not 1 38
40 output 39 prop_neg
41 const 1 1
42 not 1 38
43 and 1 41 42
44 bad 43
45 sort bitvec 6
46 const 45 000000
47 state 45 BitCounter
48 init 45 47 46
49 uext 1 37 0 Busy
50 const 5 00000000
51 state 5 ClkGen.Counter
52 init 5 51 50
53 eq 1 51 50
54 uext 1 53 0 ClkGen.CountEq0
55 sort bitvec 32
56 const 5 00000010
57 uext 55 6 24
58 const 55 00000000000000000000000000000010
59 ult 1 57 58
60 ite 5 59 56 6
61 sort bitvec 25
62 const 61 0000000000000000000000000
63 sort bitvec 7
64 slice 63 60 7 1
65 concat 55 62 64
66 const 55 00000000000000000000000000000001
67 sub 55 65 66
68 slice 5 67 7 0
69 uext 5 68 0 ClkGen.CounterPreset
70 state 1 ClkGen.Mdc
71 init 1 70 17
72 not 1 70
73 and 1 53 72
74 uext 1 73 0 ClkGen.MdcEn
75 uext 5 60 0 ClkGen.TempDivider
76 state 1 EndBusy_d
77 init 1 76 17
78 redand 1 47
79 uext 1 78 0 EndOp
80 state 1 InProgress_q1
81 init 1 80 17
82 state 1 InProgress_q2
83 init 1 82 17
84 sort bitvec 2
85 input 84
86 uext 84 85 0 LatchByte
87 input 1
88 uext 1 87 0 LatchByte0_d
89 input 1
90 uext 1 89 0 LatchByte1_d
91 input 1
92 uext 1 91 0 Nvalid
93 state 1 OutCtrl.MdcFrame
94 init 1 93 17
95 state 1 OutCtrl.MdcFrame_d1
96 init 1 95 17
97 state 1 OutCtrl.MdcFrame_d2
98 init 1 97 17
99 input 1
100 uext 1 99 0 OutCtrl.Mdo
101 state 1 OutCtrl.MdoEn_d
102 init 1 101 17
103 state 1 OutCtrl.MdoEn_d2
104 init 1 103 17
105 input 1
106 uext 1 105 0 OutCtrl.Mdo_d
107 state 1 WriteOp
108 init 1 107 17
109 and 1 107 32
110 slice 1 47 5 5
111 uext 55 47 26
112 const 55 00000000000000000000000000000000
113 eq 1 111 112
114 and 1 113 10
115 or 1 110 114
116 and 1 109 115
117 not 1 107
118 and 1 117 32
119 slice 1 47 4 4
120 not 1 119
121 and 1 110 120
122 sort bitvec 3
123 slice 122 47 3 1
124 redand 1 123
125 not 1 124
126 and 1 121 125
127 uext 55 47 26
128 eq 1 127 112
129 and 1 128 10
130 or 1 126 129
131 and 1 118 130
132 or 1 116 131
133 uext 1 132 0 OutCtrl.SerialEn
134 input 1
135 uext 1 134 0 OutCtrl.SerialEn_q
136 state 1 RStatStart_q1
137 init 1 136 17
138 state 1 RStatStart_q2
139 init 1 138 17
140 state 1 RStat_q1
141 init 1 140 17
142 state 1 RStat_q2
143 init 1 142 17
144 state 1 RStat_q3
145 init 1 144 17
146 not 1 138
147 and 1 136 146
148 uext 1 147 0 ReadStatusOp
149 input 1
150 uext 1 149 0 ScanPHYAddrValid
151 state 1 ScanStat_q1
152 init 1 151 17
153 state 1 ScanStat_q2
154 init 1 153 17
155 not 1 32
156 and 1 26 155
157 not 1 80
158 and 1 156 157
159 not 1 82
160 and 1 158 159
161 uext 1 160 0 ScanStatusOp
162 input 7
163 uext 7 162 0 ShftRg.FiadReg
164 input 1
165 uext 1 164 0 ShftRg.LinkOK
166 input 3
167 uext 3 166 0 ShftRg.Prsd
168 input 5
169 uext 5 168 0 ShftRg.ShiftReg
170 state 1 WCtrlDataStart_q1
171 init 1 170 17
172 state 1 WCtrlDataStart_q2
173 init 1 172 17
174 not 1 172
175 and 1 170 174
176 or 1 175 147
177 or 1 176 160
178 uext 1 177 0 StartOp
179 input 1
180 uext 1 179 0 StatusSampledEnd
181 state 1 WCtrlData_q1
182 init 1 181 17
183 state 1 WCtrlData_q2
184 init 1 183 17
185 state 1 WCtrlData_q3
186 init 1 185 17
187 uext 1 175 0 WriteDataOp
188 uext 1 38 0 prop
189 ite 1 12 17 101
190 next 1 18 189
191 not 1 185
192 and 1 183 191
193 ite 1 192 41 21
194 ite 1 29 17 193
195 ite 1 12 17 194
196 next 1 21 195
197 not 1 144
198 and 1 142 197
199 ite 1 198 41 23
200 ite 1 29 17 199
201 ite 1 12 17 200
202 next 1 23 201
203 ite 1 73 153 26
204 ite 1 12 17 203
205 next 1 26 204
206 ite 1 12 17 76
207 next 1 29 206
208 ite 1 78 17 32
209 ite 1 177 41 208
210 ite 1 73 209 32
211 ite 1 12 17 210
212 next 1 32 211
213 ite 1 73 82 35
214 ite 1 12 17 213
215 next 1 35 214
216 uext 45 41 5
217 add 45 47 216
218 const 45 100001
219 eq 1 47 46
220 and 1 10 219
221 ite 45 220 218 217
222 not 1 80
223 ite 45 222 46 221
224 ite 45 73 223 47
225 ite 45 12 46 224
226 next 45 47 225
227 const 5 00000001
228 sub 5 51 227
229 ite 5 53 68 228
230 ite 5 12 227 229
231 next 5 51 230
232 not 1 70
233 and 1 53 93
234 ite 1 233 232 70
235 ite 1 12 17 234
236 next 1 70 235
237 not 1 82
238 and 1 237 35
239 ite 1 12 17 238
240 next 1 76 239
241 ite 1 73 32 80
242 ite 1 12 17 241
243 next 1 80 242
244 ite 1 73 80 82
245 ite 1 12 17 244
246 next 1 82 245
247 ite 1 12 17 95
248 next 1 93 247
249 ite 1 12 17 97
250 next 1 95 249
251 ite 1 73 32 97
252 ite 1 12 17 251
253 next 1 97 252
254 ite 1 12 17 103
255 next 1 101 254
256 not 1 110
257 and 1 32 256
258 or 1 132 257
259 ite 1 73 258 103
260 ite 1 12 17 259
261 next 1 103 260
262 ite 1 78 17 107
263 not 1 32
264 ite 1 263 175 107
265 ite 1 177 264 262
266 ite 1 73 265 107
267 ite 1 12 17 266
268 next 1 107 267
269 ite 1 73 23 136
270 ite 1 12 17 269
271 next 1 136 270
272 ite 1 73 136 138
273 ite 1 12 17 272
274 next 1 138 273
275 ite 1 12 17 11
276 next 1 140 275
277 ite 1 12 17 140
278 next 1 142 277
279 ite 1 12 17 142
280 next 1 144 279
281 ite 1 12 17 15
282 next 1 151 281
283 ite 1 12 17 151
284 next 1 153 283
285 ite 1 73 21 170
286 ite 1 12 17 285
287 next 1 170 286
288 ite 1 73 170 172
289 ite 1 12 17 288
290 next 1 172 289
291 ite 1 12 17 16
292 next 1 181 291
293 ite 1 12 17 181
294 next 1 183 293
295 ite 1 12 17 183
296 next 1 185 295
; end of yosys output
