
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000905c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040905c  0040905c  0001905c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00409064  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000304  204009d8  00409a3c  000209d8  2**2
                  ALLOC
  4 .stack        00002004  20400cdc  00409d40  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402ce0  0040bd44  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   000184ae  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000336e  00000000  00000000  00038f0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006888  00000000  00000000  0003c27b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000bf8  00000000  00000000  00042b03  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ae8  00000000  00000000  000436fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021d82  00000000  00000000  000441e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010157  00000000  00000000  00065f65  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090510  00000000  00000000  000760bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003cb4  00000000  00000000  001065cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 2c 40 20 01 2e 40 00 b1 2e 40 00 b1 2e 40 00     .,@ ..@...@...@.
  400010:	b1 2e 40 00 b1 2e 40 00 b1 2e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	b1 2e 40 00 b1 2e 40 00 00 00 00 00 b1 2e 40 00     ..@...@.......@.
  40003c:	b1 2e 40 00 b1 2e 40 00 b1 2e 40 00 05 36 40 00     ..@...@...@..6@.
  40004c:	41 34 40 00 b1 2e 40 00 b1 2e 40 00 b1 2e 40 00     A4@...@...@...@.
  40005c:	b1 2e 40 00 b1 2e 40 00 00 00 00 00 71 25 40 00     ..@...@.....q%@.
  40006c:	89 25 40 00 a1 25 40 00 b1 2e 40 00 b1 2e 40 00     .%@..%@...@...@.
  40007c:	b1 2e 40 00 b9 25 40 00 d1 25 40 00 b1 2e 40 00     ..@..%@..%@...@.
  40008c:	b1 2e 40 00 b1 2e 40 00 b1 2e 40 00 b1 2e 40 00     ..@...@...@...@.
  40009c:	b1 2e 40 00 01 33 40 00 35 33 40 00 b1 2e 40 00     ..@..3@.53@...@.
  4000ac:	b1 2e 40 00 69 33 40 00 b1 2e 40 00 b1 2e 40 00     ..@.i3@...@...@.
  4000bc:	b1 2e 40 00 b1 2e 40 00 b1 2e 40 00 b1 2e 40 00     ..@...@...@...@.
  4000cc:	b1 2e 40 00 00 00 00 00 b1 2e 40 00 00 00 00 00     ..@.......@.....
  4000dc:	b1 2e 40 00 b1 2e 40 00 b1 2e 40 00 b1 2e 40 00     ..@...@...@...@.
  4000ec:	b1 2e 40 00 b1 2e 40 00 b1 2e 40 00 b1 2e 40 00     ..@...@...@...@.
  4000fc:	b1 2e 40 00 b1 2e 40 00 b1 2e 40 00 b1 2e 40 00     ..@...@...@...@.
  40010c:	b1 2e 40 00 b1 2e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 b1 2e 40 00 b1 2e 40 00 b1 2e 40 00     ......@...@...@.
  40012c:	b1 2e 40 00 b1 2e 40 00 00 00 00 00 b1 2e 40 00     ..@...@.......@.
  40013c:	b1 2e 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	00409064 	.word	0x00409064

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00409064 	.word	0x00409064
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	00409064 	.word	0x00409064
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
  4001b4:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  4001b6:	683b      	ldr	r3, [r7, #0]
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d006      	beq.n	4001ca <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001bc:	687b      	ldr	r3, [r7, #4]
  4001be:	685b      	ldr	r3, [r3, #4]
  4001c0:	f043 0201 	orr.w	r2, r3, #1
  4001c4:	687b      	ldr	r3, [r7, #4]
  4001c6:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  4001c8:	e005      	b.n	4001d6 <rtc_set_hour_mode+0x2a>
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ca:	687b      	ldr	r3, [r7, #4]
  4001cc:	685b      	ldr	r3, [r3, #4]
  4001ce:	f023 0201 	bic.w	r2, r3, #1
  4001d2:	687b      	ldr	r3, [r7, #4]
  4001d4:	605a      	str	r2, [r3, #4]
}
  4001d6:	bf00      	nop
  4001d8:	370c      	adds	r7, #12
  4001da:	46bd      	mov	sp, r7
  4001dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001e0:	4770      	bx	lr

004001e2 <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  4001e2:	b480      	push	{r7}
  4001e4:	b083      	sub	sp, #12
  4001e6:	af00      	add	r7, sp, #0
  4001e8:	6078      	str	r0, [r7, #4]
  4001ea:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  4001ec:	687b      	ldr	r3, [r7, #4]
  4001ee:	683a      	ldr	r2, [r7, #0]
  4001f0:	621a      	str	r2, [r3, #32]
}
  4001f2:	bf00      	nop
  4001f4:	370c      	adds	r7, #12
  4001f6:	46bd      	mov	sp, r7
  4001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001fc:	4770      	bx	lr

004001fe <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001fe:	b480      	push	{r7}
  400200:	b087      	sub	sp, #28
  400202:	af00      	add	r7, sp, #0
  400204:	60f8      	str	r0, [r7, #12]
  400206:	60b9      	str	r1, [r7, #8]
  400208:	607a      	str	r2, [r7, #4]
  40020a:	603b      	str	r3, [r7, #0]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  40020c:	68fb      	ldr	r3, [r7, #12]
  40020e:	689b      	ldr	r3, [r3, #8]
  400210:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  400212:	e002      	b.n	40021a <rtc_get_time+0x1c>
		ul_time = p_rtc->RTC_TIMR;
  400214:	68fb      	ldr	r3, [r7, #12]
  400216:	689b      	ldr	r3, [r3, #8]
  400218:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  40021a:	68fb      	ldr	r3, [r7, #12]
  40021c:	689a      	ldr	r2, [r3, #8]
  40021e:	697b      	ldr	r3, [r7, #20]
  400220:	429a      	cmp	r2, r3
  400222:	d1f7      	bne.n	400214 <rtc_get_time+0x16>
	}

	/* Hour */
	if (pul_hour) {
  400224:	68bb      	ldr	r3, [r7, #8]
  400226:	2b00      	cmp	r3, #0
  400228:	d01c      	beq.n	400264 <rtc_get_time+0x66>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
  40022a:	697b      	ldr	r3, [r7, #20]
  40022c:	0c1b      	lsrs	r3, r3, #16
  40022e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400232:	613b      	str	r3, [r7, #16]
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400234:	693b      	ldr	r3, [r7, #16]
  400236:	091a      	lsrs	r2, r3, #4
  400238:	4613      	mov	r3, r2
  40023a:	009b      	lsls	r3, r3, #2
  40023c:	4413      	add	r3, r2
  40023e:	005b      	lsls	r3, r3, #1
  400240:	461a      	mov	r2, r3
  400242:	693b      	ldr	r3, [r7, #16]
  400244:	f003 030f 	and.w	r3, r3, #15
  400248:	441a      	add	r2, r3
  40024a:	68bb      	ldr	r3, [r7, #8]
  40024c:	601a      	str	r2, [r3, #0]

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  40024e:	697b      	ldr	r3, [r7, #20]
  400250:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  400254:	2b00      	cmp	r3, #0
  400256:	d005      	beq.n	400264 <rtc_get_time+0x66>
			*pul_hour += 12;
  400258:	68bb      	ldr	r3, [r7, #8]
  40025a:	681b      	ldr	r3, [r3, #0]
  40025c:	f103 020c 	add.w	r2, r3, #12
  400260:	68bb      	ldr	r3, [r7, #8]
  400262:	601a      	str	r2, [r3, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  400264:	687b      	ldr	r3, [r7, #4]
  400266:	2b00      	cmp	r3, #0
  400268:	d011      	beq.n	40028e <rtc_get_time+0x90>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
  40026a:	697b      	ldr	r3, [r7, #20]
  40026c:	0a1b      	lsrs	r3, r3, #8
  40026e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400272:	613b      	str	r3, [r7, #16]
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  400274:	693b      	ldr	r3, [r7, #16]
  400276:	091a      	lsrs	r2, r3, #4
  400278:	4613      	mov	r3, r2
  40027a:	009b      	lsls	r3, r3, #2
  40027c:	4413      	add	r3, r2
  40027e:	005b      	lsls	r3, r3, #1
  400280:	461a      	mov	r2, r3
  400282:	693b      	ldr	r3, [r7, #16]
  400284:	f003 030f 	and.w	r3, r3, #15
  400288:	441a      	add	r2, r3
  40028a:	687b      	ldr	r3, [r7, #4]
  40028c:	601a      	str	r2, [r3, #0]
	}

	/* Second */
	if (pul_second) {
  40028e:	683b      	ldr	r3, [r7, #0]
  400290:	2b00      	cmp	r3, #0
  400292:	d010      	beq.n	4002b6 <rtc_get_time+0xb8>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
  400294:	697b      	ldr	r3, [r7, #20]
  400296:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40029a:	613b      	str	r3, [r7, #16]
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40029c:	693b      	ldr	r3, [r7, #16]
  40029e:	091a      	lsrs	r2, r3, #4
  4002a0:	4613      	mov	r3, r2
  4002a2:	009b      	lsls	r3, r3, #2
  4002a4:	4413      	add	r3, r2
  4002a6:	005b      	lsls	r3, r3, #1
  4002a8:	461a      	mov	r2, r3
  4002aa:	693b      	ldr	r3, [r7, #16]
  4002ac:	f003 030f 	and.w	r3, r3, #15
  4002b0:	441a      	add	r2, r3
  4002b2:	683b      	ldr	r3, [r7, #0]
  4002b4:	601a      	str	r2, [r3, #0]
	}
}
  4002b6:	bf00      	nop
  4002b8:	371c      	adds	r7, #28
  4002ba:	46bd      	mov	sp, r7
  4002bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002c0:	4770      	bx	lr
	...

004002c4 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4002c4:	b480      	push	{r7}
  4002c6:	b087      	sub	sp, #28
  4002c8:	af00      	add	r7, sp, #0
  4002ca:	60f8      	str	r0, [r7, #12]
  4002cc:	60b9      	str	r1, [r7, #8]
  4002ce:	607a      	str	r2, [r7, #4]
  4002d0:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  4002d2:	2300      	movs	r3, #0
  4002d4:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4002d6:	68fb      	ldr	r3, [r7, #12]
  4002d8:	685b      	ldr	r3, [r3, #4]
  4002da:	f003 0301 	and.w	r3, r3, #1
  4002de:	2b01      	cmp	r3, #1
  4002e0:	d109      	bne.n	4002f6 <rtc_set_time+0x32>
		if (ul_hour > 12) {
  4002e2:	68bb      	ldr	r3, [r7, #8]
  4002e4:	2b0c      	cmp	r3, #12
  4002e6:	d906      	bls.n	4002f6 <rtc_set_time+0x32>
			ul_hour -= 12;
  4002e8:	68bb      	ldr	r3, [r7, #8]
  4002ea:	3b0c      	subs	r3, #12
  4002ec:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  4002ee:	697b      	ldr	r3, [r7, #20]
  4002f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  4002f4:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002f6:	68bb      	ldr	r3, [r7, #8]
  4002f8:	4a33      	ldr	r2, [pc, #204]	; (4003c8 <rtc_set_time+0x104>)
  4002fa:	fba2 2303 	umull	r2, r3, r2, r3
  4002fe:	08db      	lsrs	r3, r3, #3
  400300:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400302:	68b9      	ldr	r1, [r7, #8]
  400304:	4b30      	ldr	r3, [pc, #192]	; (4003c8 <rtc_set_time+0x104>)
  400306:	fba3 2301 	umull	r2, r3, r3, r1
  40030a:	08da      	lsrs	r2, r3, #3
  40030c:	4613      	mov	r3, r2
  40030e:	009b      	lsls	r3, r3, #2
  400310:	4413      	add	r3, r2
  400312:	005b      	lsls	r3, r3, #1
  400314:	1aca      	subs	r2, r1, r3
  400316:	0413      	lsls	r3, r2, #16
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400318:	4303      	orrs	r3, r0
  40031a:	697a      	ldr	r2, [r7, #20]
  40031c:	4313      	orrs	r3, r2
  40031e:	617b      	str	r3, [r7, #20]

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400320:	687b      	ldr	r3, [r7, #4]
  400322:	4a29      	ldr	r2, [pc, #164]	; (4003c8 <rtc_set_time+0x104>)
  400324:	fba2 2303 	umull	r2, r3, r2, r3
  400328:	08db      	lsrs	r3, r3, #3
  40032a:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  40032c:	6879      	ldr	r1, [r7, #4]
  40032e:	4b26      	ldr	r3, [pc, #152]	; (4003c8 <rtc_set_time+0x104>)
  400330:	fba3 2301 	umull	r2, r3, r3, r1
  400334:	08da      	lsrs	r2, r3, #3
  400336:	4613      	mov	r3, r2
  400338:	009b      	lsls	r3, r3, #2
  40033a:	4413      	add	r3, r2
  40033c:	005b      	lsls	r3, r3, #1
  40033e:	1aca      	subs	r2, r1, r3
  400340:	0213      	lsls	r3, r2, #8
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400342:	4303      	orrs	r3, r0
  400344:	697a      	ldr	r2, [r7, #20]
  400346:	4313      	orrs	r3, r2
  400348:	617b      	str	r3, [r7, #20]

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	4a1e      	ldr	r2, [pc, #120]	; (4003c8 <rtc_set_time+0x104>)
  40034e:	fba2 2303 	umull	r2, r3, r2, r3
  400352:	08db      	lsrs	r3, r3, #3
  400354:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400356:	6839      	ldr	r1, [r7, #0]
  400358:	4b1b      	ldr	r3, [pc, #108]	; (4003c8 <rtc_set_time+0x104>)
  40035a:	fba3 2301 	umull	r2, r3, r3, r1
  40035e:	08da      	lsrs	r2, r3, #3
  400360:	4613      	mov	r3, r2
  400362:	009b      	lsls	r3, r3, #2
  400364:	4413      	add	r3, r2
  400366:	005b      	lsls	r3, r3, #1
  400368:	1aca      	subs	r2, r1, r3
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40036a:	ea40 0302 	orr.w	r3, r0, r2
  40036e:	697a      	ldr	r2, [r7, #20]
  400370:	4313      	orrs	r3, r2
  400372:	617b      	str	r3, [r7, #20]

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400374:	bf00      	nop
  400376:	68fb      	ldr	r3, [r7, #12]
  400378:	699b      	ldr	r3, [r3, #24]
  40037a:	f003 0304 	and.w	r3, r3, #4
  40037e:	2b04      	cmp	r3, #4
  400380:	d1f9      	bne.n	400376 <rtc_set_time+0xb2>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400382:	68fb      	ldr	r3, [r7, #12]
  400384:	681b      	ldr	r3, [r3, #0]
  400386:	f043 0201 	orr.w	r2, r3, #1
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40038e:	bf00      	nop
  400390:	68fb      	ldr	r3, [r7, #12]
  400392:	699b      	ldr	r3, [r3, #24]
  400394:	f003 0301 	and.w	r3, r3, #1
  400398:	2b01      	cmp	r3, #1
  40039a:	d1f9      	bne.n	400390 <rtc_set_time+0xcc>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40039c:	68fb      	ldr	r3, [r7, #12]
  40039e:	2201      	movs	r2, #1
  4003a0:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	697a      	ldr	r2, [r7, #20]
  4003a6:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4003a8:	68fb      	ldr	r3, [r7, #12]
  4003aa:	681b      	ldr	r3, [r3, #0]
  4003ac:	f023 0201 	bic.w	r2, r3, #1
  4003b0:	68fb      	ldr	r3, [r7, #12]
  4003b2:	601a      	str	r2, [r3, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4003b4:	68fb      	ldr	r3, [r7, #12]
  4003b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4003b8:	f003 0301 	and.w	r3, r3, #1
}
  4003bc:	4618      	mov	r0, r3
  4003be:	371c      	adds	r7, #28
  4003c0:	46bd      	mov	sp, r7
  4003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003c6:	4770      	bx	lr
  4003c8:	cccccccd 	.word	0xcccccccd

004003cc <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  4003cc:	b480      	push	{r7}
  4003ce:	b087      	sub	sp, #28
  4003d0:	af00      	add	r7, sp, #0
  4003d2:	60f8      	str	r0, [r7, #12]
  4003d4:	60b9      	str	r1, [r7, #8]
  4003d6:	607a      	str	r2, [r7, #4]
  4003d8:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  4003da:	2300      	movs	r3, #0
  4003dc:	617b      	str	r3, [r7, #20]

	/* Hour alarm setting */
	if (ul_hour_flag) {
  4003de:	68bb      	ldr	r3, [r7, #8]
  4003e0:	2b00      	cmp	r3, #0
  4003e2:	d024      	beq.n	40042e <rtc_set_time_alarm+0x62>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4003e4:	68fb      	ldr	r3, [r7, #12]
  4003e6:	685b      	ldr	r3, [r3, #4]
  4003e8:	f003 0301 	and.w	r3, r3, #1
  4003ec:	2b01      	cmp	r3, #1
  4003ee:	d109      	bne.n	400404 <rtc_set_time_alarm+0x38>
			if (ul_hour > 12) {
  4003f0:	687b      	ldr	r3, [r7, #4]
  4003f2:	2b0c      	cmp	r3, #12
  4003f4:	d906      	bls.n	400404 <rtc_set_time_alarm+0x38>
				ul_hour -= 12;
  4003f6:	687b      	ldr	r3, [r7, #4]
  4003f8:	3b0c      	subs	r3, #12
  4003fa:	607b      	str	r3, [r7, #4]
				ul_alarm |= RTC_TIMR_AMPM;
  4003fc:	697b      	ldr	r3, [r7, #20]
  4003fe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400402:	617b      	str	r3, [r7, #20]
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400404:	687b      	ldr	r3, [r7, #4]
  400406:	4a2e      	ldr	r2, [pc, #184]	; (4004c0 <rtc_set_time_alarm+0xf4>)
  400408:	fba2 2303 	umull	r2, r3, r2, r3
  40040c:	08db      	lsrs	r3, r3, #3
  40040e:	0518      	lsls	r0, r3, #20
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400410:	6879      	ldr	r1, [r7, #4]
  400412:	4b2b      	ldr	r3, [pc, #172]	; (4004c0 <rtc_set_time_alarm+0xf4>)
  400414:	fba3 2301 	umull	r2, r3, r3, r1
  400418:	08da      	lsrs	r2, r3, #3
  40041a:	4613      	mov	r3, r2
  40041c:	009b      	lsls	r3, r3, #2
  40041e:	4413      	add	r3, r2
  400420:	005b      	lsls	r3, r3, #1
  400422:	1aca      	subs	r2, r1, r3
  400424:	0413      	lsls	r3, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400426:	4303      	orrs	r3, r0
  400428:	697a      	ldr	r2, [r7, #20]
  40042a:	4313      	orrs	r3, r2
  40042c:	617b      	str	r3, [r7, #20]
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  40042e:	683b      	ldr	r3, [r7, #0]
  400430:	2b00      	cmp	r3, #0
  400432:	d014      	beq.n	40045e <rtc_set_time_alarm+0x92>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400434:	6a3b      	ldr	r3, [r7, #32]
  400436:	4a22      	ldr	r2, [pc, #136]	; (4004c0 <rtc_set_time_alarm+0xf4>)
  400438:	fba2 2303 	umull	r2, r3, r2, r3
  40043c:	08db      	lsrs	r3, r3, #3
  40043e:	0318      	lsls	r0, r3, #12
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400440:	6a39      	ldr	r1, [r7, #32]
  400442:	4b1f      	ldr	r3, [pc, #124]	; (4004c0 <rtc_set_time_alarm+0xf4>)
  400444:	fba3 2301 	umull	r2, r3, r3, r1
  400448:	08da      	lsrs	r2, r3, #3
  40044a:	4613      	mov	r3, r2
  40044c:	009b      	lsls	r3, r3, #2
  40044e:	4413      	add	r3, r2
  400450:	005b      	lsls	r3, r3, #1
  400452:	1aca      	subs	r2, r1, r3
  400454:	0213      	lsls	r3, r2, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400456:	4303      	orrs	r3, r0
  400458:	697a      	ldr	r2, [r7, #20]
  40045a:	4313      	orrs	r3, r2
  40045c:	617b      	str	r3, [r7, #20]
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  40045e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400460:	2b00      	cmp	r3, #0
  400462:	d014      	beq.n	40048e <rtc_set_time_alarm+0xc2>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400464:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400466:	4a16      	ldr	r2, [pc, #88]	; (4004c0 <rtc_set_time_alarm+0xf4>)
  400468:	fba2 2303 	umull	r2, r3, r2, r3
  40046c:	08db      	lsrs	r3, r3, #3
  40046e:	0118      	lsls	r0, r3, #4
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400470:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  400472:	4b13      	ldr	r3, [pc, #76]	; (4004c0 <rtc_set_time_alarm+0xf4>)
  400474:	fba3 2301 	umull	r2, r3, r3, r1
  400478:	08da      	lsrs	r2, r3, #3
  40047a:	4613      	mov	r3, r2
  40047c:	009b      	lsls	r3, r3, #2
  40047e:	4413      	add	r3, r2
  400480:	005b      	lsls	r3, r3, #1
  400482:	1aca      	subs	r2, r1, r3
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400484:	ea40 0302 	orr.w	r3, r0, r2
  400488:	697a      	ldr	r2, [r7, #20]
  40048a:	4313      	orrs	r3, r2
  40048c:	617b      	str	r3, [r7, #20]
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  40048e:	68fb      	ldr	r3, [r7, #12]
  400490:	691a      	ldr	r2, [r3, #16]
  400492:	4b0c      	ldr	r3, [pc, #48]	; (4004c4 <rtc_set_time_alarm+0xf8>)
  400494:	4013      	ands	r3, r2
  400496:	68fa      	ldr	r2, [r7, #12]
  400498:	6113      	str	r3, [r2, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  40049a:	68fb      	ldr	r3, [r7, #12]
  40049c:	697a      	ldr	r2, [r7, #20]
  40049e:	611a      	str	r2, [r3, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4004a0:	68fb      	ldr	r3, [r7, #12]
  4004a2:	691a      	ldr	r2, [r3, #16]
  4004a4:	4b08      	ldr	r3, [pc, #32]	; (4004c8 <rtc_set_time_alarm+0xfc>)
  4004a6:	4313      	orrs	r3, r2
  4004a8:	68fa      	ldr	r2, [r7, #12]
  4004aa:	6113      	str	r3, [r2, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  4004ac:	68fb      	ldr	r3, [r7, #12]
  4004ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4004b0:	f003 0304 	and.w	r3, r3, #4
}
  4004b4:	4618      	mov	r0, r3
  4004b6:	371c      	adds	r7, #28
  4004b8:	46bd      	mov	sp, r7
  4004ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004be:	4770      	bx	lr
  4004c0:	cccccccd 	.word	0xcccccccd
  4004c4:	ff7f7f7f 	.word	0xff7f7f7f
  4004c8:	00808080 	.word	0x00808080

004004cc <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  4004cc:	b480      	push	{r7}
  4004ce:	b089      	sub	sp, #36	; 0x24
  4004d0:	af00      	add	r7, sp, #0
  4004d2:	60f8      	str	r0, [r7, #12]
  4004d4:	60b9      	str	r1, [r7, #8]
  4004d6:	607a      	str	r2, [r7, #4]
  4004d8:	603b      	str	r3, [r7, #0]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  4004da:	68fb      	ldr	r3, [r7, #12]
  4004dc:	68db      	ldr	r3, [r3, #12]
  4004de:	61fb      	str	r3, [r7, #28]
	while (ul_date != p_rtc->RTC_CALR) {
  4004e0:	e002      	b.n	4004e8 <rtc_get_date+0x1c>
		ul_date = p_rtc->RTC_CALR;
  4004e2:	68fb      	ldr	r3, [r7, #12]
  4004e4:	68db      	ldr	r3, [r3, #12]
  4004e6:	61fb      	str	r3, [r7, #28]
	while (ul_date != p_rtc->RTC_CALR) {
  4004e8:	68fb      	ldr	r3, [r7, #12]
  4004ea:	68da      	ldr	r2, [r3, #12]
  4004ec:	69fb      	ldr	r3, [r7, #28]
  4004ee:	429a      	cmp	r2, r3
  4004f0:	d1f7      	bne.n	4004e2 <rtc_get_date+0x16>
	}

	/* Retrieve year */
	if (pul_year) {
  4004f2:	68bb      	ldr	r3, [r7, #8]
  4004f4:	2b00      	cmp	r3, #0
  4004f6:	d024      	beq.n	400542 <rtc_get_date+0x76>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
  4004f8:	69fb      	ldr	r3, [r7, #28]
  4004fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4004fe:	61bb      	str	r3, [r7, #24]
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400500:	69bb      	ldr	r3, [r7, #24]
  400502:	091a      	lsrs	r2, r3, #4
  400504:	4613      	mov	r3, r2
  400506:	009b      	lsls	r3, r3, #2
  400508:	4413      	add	r3, r2
  40050a:	005b      	lsls	r3, r3, #1
  40050c:	461a      	mov	r2, r3
  40050e:	69bb      	ldr	r3, [r7, #24]
  400510:	f003 030f 	and.w	r3, r3, #15
  400514:	4413      	add	r3, r2
  400516:	617b      	str	r3, [r7, #20]
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
  400518:	69fb      	ldr	r3, [r7, #28]
  40051a:	0a1b      	lsrs	r3, r3, #8
  40051c:	b2db      	uxtb	r3, r3
  40051e:	61bb      	str	r3, [r7, #24]
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  400520:	697b      	ldr	r3, [r7, #20]
  400522:	2264      	movs	r2, #100	; 0x64
  400524:	fb02 f103 	mul.w	r1, r2, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400528:	69bb      	ldr	r3, [r7, #24]
  40052a:	091a      	lsrs	r2, r3, #4
  40052c:	4613      	mov	r3, r2
  40052e:	009b      	lsls	r3, r3, #2
  400530:	4413      	add	r3, r2
  400532:	005b      	lsls	r3, r3, #1
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  400534:	18ca      	adds	r2, r1, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400536:	69bb      	ldr	r3, [r7, #24]
  400538:	f003 030f 	and.w	r3, r3, #15
  40053c:	441a      	add	r2, r3
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40053e:	68bb      	ldr	r3, [r7, #8]
  400540:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  400542:	687b      	ldr	r3, [r7, #4]
  400544:	2b00      	cmp	r3, #0
  400546:	d011      	beq.n	40056c <rtc_get_date+0xa0>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
  400548:	69fb      	ldr	r3, [r7, #28]
  40054a:	0c1b      	lsrs	r3, r3, #16
  40054c:	f003 031f 	and.w	r3, r3, #31
  400550:	61bb      	str	r3, [r7, #24]
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400552:	69bb      	ldr	r3, [r7, #24]
  400554:	091a      	lsrs	r2, r3, #4
  400556:	4613      	mov	r3, r2
  400558:	009b      	lsls	r3, r3, #2
  40055a:	4413      	add	r3, r2
  40055c:	005b      	lsls	r3, r3, #1
  40055e:	461a      	mov	r2, r3
  400560:	69bb      	ldr	r3, [r7, #24]
  400562:	f003 030f 	and.w	r3, r3, #15
  400566:	441a      	add	r2, r3
  400568:	687b      	ldr	r3, [r7, #4]
  40056a:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  40056c:	683b      	ldr	r3, [r7, #0]
  40056e:	2b00      	cmp	r3, #0
  400570:	d011      	beq.n	400596 <rtc_get_date+0xca>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
  400572:	69fb      	ldr	r3, [r7, #28]
  400574:	0e1b      	lsrs	r3, r3, #24
  400576:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  40057a:	61bb      	str	r3, [r7, #24]
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40057c:	69bb      	ldr	r3, [r7, #24]
  40057e:	091a      	lsrs	r2, r3, #4
  400580:	4613      	mov	r3, r2
  400582:	009b      	lsls	r3, r3, #2
  400584:	4413      	add	r3, r2
  400586:	005b      	lsls	r3, r3, #1
  400588:	461a      	mov	r2, r3
  40058a:	69bb      	ldr	r3, [r7, #24]
  40058c:	f003 030f 	and.w	r3, r3, #15
  400590:	441a      	add	r2, r3
  400592:	683b      	ldr	r3, [r7, #0]
  400594:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  400596:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400598:	2b00      	cmp	r3, #0
  40059a:	d005      	beq.n	4005a8 <rtc_get_date+0xdc>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  40059c:	69fb      	ldr	r3, [r7, #28]
  40059e:	0d5b      	lsrs	r3, r3, #21
  4005a0:	f003 0207 	and.w	r2, r3, #7
  4005a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4005a6:	601a      	str	r2, [r3, #0]
	}
}
  4005a8:	bf00      	nop
  4005aa:	3724      	adds	r7, #36	; 0x24
  4005ac:	46bd      	mov	sp, r7
  4005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005b2:	4770      	bx	lr

004005b4 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4005b4:	b480      	push	{r7}
  4005b6:	b087      	sub	sp, #28
  4005b8:	af00      	add	r7, sp, #0
  4005ba:	60f8      	str	r0, [r7, #12]
  4005bc:	60b9      	str	r1, [r7, #8]
  4005be:	607a      	str	r2, [r7, #4]
  4005c0:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  4005c2:	2300      	movs	r3, #0
  4005c4:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4005c6:	68bb      	ldr	r3, [r7, #8]
  4005c8:	4a47      	ldr	r2, [pc, #284]	; (4006e8 <rtc_set_date+0x134>)
  4005ca:	fba2 2303 	umull	r2, r3, r2, r3
  4005ce:	099b      	lsrs	r3, r3, #6
  4005d0:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4005d2:	68bb      	ldr	r3, [r7, #8]
  4005d4:	4a45      	ldr	r2, [pc, #276]	; (4006ec <rtc_set_date+0x138>)
  4005d6:	fba2 2303 	umull	r2, r3, r2, r3
  4005da:	0959      	lsrs	r1, r3, #5
  4005dc:	4b44      	ldr	r3, [pc, #272]	; (4006f0 <rtc_set_date+0x13c>)
  4005de:	fba3 2301 	umull	r2, r3, r3, r1
  4005e2:	08da      	lsrs	r2, r3, #3
  4005e4:	4613      	mov	r3, r2
  4005e6:	009b      	lsls	r3, r3, #2
  4005e8:	4413      	add	r3, r2
  4005ea:	005b      	lsls	r3, r3, #1
  4005ec:	1aca      	subs	r2, r1, r3
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  4005ee:	ea40 0302 	orr.w	r3, r0, r2
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4005f2:	697a      	ldr	r2, [r7, #20]
  4005f4:	4313      	orrs	r3, r2
  4005f6:	617b      	str	r3, [r7, #20]

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  4005f8:	68bb      	ldr	r3, [r7, #8]
  4005fa:	4a3d      	ldr	r2, [pc, #244]	; (4006f0 <rtc_set_date+0x13c>)
  4005fc:	fba2 2303 	umull	r2, r3, r2, r3
  400600:	08d9      	lsrs	r1, r3, #3
  400602:	4b3b      	ldr	r3, [pc, #236]	; (4006f0 <rtc_set_date+0x13c>)
  400604:	fba3 2301 	umull	r2, r3, r3, r1
  400608:	08da      	lsrs	r2, r3, #3
  40060a:	4613      	mov	r3, r2
  40060c:	009b      	lsls	r3, r3, #2
  40060e:	4413      	add	r3, r2
  400610:	005b      	lsls	r3, r3, #1
  400612:	1aca      	subs	r2, r1, r3
  400614:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400616:	68b9      	ldr	r1, [r7, #8]
  400618:	4b35      	ldr	r3, [pc, #212]	; (4006f0 <rtc_set_date+0x13c>)
  40061a:	fba3 2301 	umull	r2, r3, r3, r1
  40061e:	08da      	lsrs	r2, r3, #3
  400620:	4613      	mov	r3, r2
  400622:	009b      	lsls	r3, r3, #2
  400624:	4413      	add	r3, r2
  400626:	005b      	lsls	r3, r3, #1
  400628:	1aca      	subs	r2, r1, r3
  40062a:	0213      	lsls	r3, r2, #8
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  40062c:	4303      	orrs	r3, r0
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40062e:	697a      	ldr	r2, [r7, #20]
  400630:	4313      	orrs	r3, r2
  400632:	617b      	str	r3, [r7, #20]

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400634:	687b      	ldr	r3, [r7, #4]
  400636:	4a2e      	ldr	r2, [pc, #184]	; (4006f0 <rtc_set_date+0x13c>)
  400638:	fba2 2303 	umull	r2, r3, r2, r3
  40063c:	08db      	lsrs	r3, r3, #3
  40063e:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400640:	6879      	ldr	r1, [r7, #4]
  400642:	4b2b      	ldr	r3, [pc, #172]	; (4006f0 <rtc_set_date+0x13c>)
  400644:	fba3 2301 	umull	r2, r3, r3, r1
  400648:	08da      	lsrs	r2, r3, #3
  40064a:	4613      	mov	r3, r2
  40064c:	009b      	lsls	r3, r3, #2
  40064e:	4413      	add	r3, r2
  400650:	005b      	lsls	r3, r3, #1
  400652:	1aca      	subs	r2, r1, r3
  400654:	0413      	lsls	r3, r2, #16
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400656:	4303      	orrs	r3, r0
  400658:	697a      	ldr	r2, [r7, #20]
  40065a:	4313      	orrs	r3, r2
  40065c:	617b      	str	r3, [r7, #20]

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40065e:	6a3b      	ldr	r3, [r7, #32]
  400660:	055b      	lsls	r3, r3, #21
  400662:	697a      	ldr	r2, [r7, #20]
  400664:	4313      	orrs	r3, r2
  400666:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400668:	683b      	ldr	r3, [r7, #0]
  40066a:	4a21      	ldr	r2, [pc, #132]	; (4006f0 <rtc_set_date+0x13c>)
  40066c:	fba2 2303 	umull	r2, r3, r2, r3
  400670:	08db      	lsrs	r3, r3, #3
  400672:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400674:	6839      	ldr	r1, [r7, #0]
  400676:	4b1e      	ldr	r3, [pc, #120]	; (4006f0 <rtc_set_date+0x13c>)
  400678:	fba3 2301 	umull	r2, r3, r3, r1
  40067c:	08da      	lsrs	r2, r3, #3
  40067e:	4613      	mov	r3, r2
  400680:	009b      	lsls	r3, r3, #2
  400682:	4413      	add	r3, r2
  400684:	005b      	lsls	r3, r3, #1
  400686:	1aca      	subs	r2, r1, r3
  400688:	0613      	lsls	r3, r2, #24
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40068a:	4303      	orrs	r3, r0
  40068c:	697a      	ldr	r2, [r7, #20]
  40068e:	4313      	orrs	r3, r2
  400690:	617b      	str	r3, [r7, #20]

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400692:	bf00      	nop
  400694:	68fb      	ldr	r3, [r7, #12]
  400696:	699b      	ldr	r3, [r3, #24]
  400698:	f003 0304 	and.w	r3, r3, #4
  40069c:	2b04      	cmp	r3, #4
  40069e:	d1f9      	bne.n	400694 <rtc_set_date+0xe0>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4006a0:	68fb      	ldr	r3, [r7, #12]
  4006a2:	681b      	ldr	r3, [r3, #0]
  4006a4:	f043 0202 	orr.w	r2, r3, #2
  4006a8:	68fb      	ldr	r3, [r7, #12]
  4006aa:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4006ac:	bf00      	nop
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	699b      	ldr	r3, [r3, #24]
  4006b2:	f003 0301 	and.w	r3, r3, #1
  4006b6:	2b01      	cmp	r3, #1
  4006b8:	d1f9      	bne.n	4006ae <rtc_set_date+0xfa>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	2201      	movs	r2, #1
  4006be:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  4006c0:	68fb      	ldr	r3, [r7, #12]
  4006c2:	697a      	ldr	r2, [r7, #20]
  4006c4:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4006c6:	68fb      	ldr	r3, [r7, #12]
  4006c8:	681b      	ldr	r3, [r3, #0]
  4006ca:	f023 0202 	bic.w	r2, r3, #2
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	601a      	str	r2, [r3, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4006d6:	f003 0302 	and.w	r3, r3, #2
}
  4006da:	4618      	mov	r0, r3
  4006dc:	371c      	adds	r7, #28
  4006de:	46bd      	mov	sp, r7
  4006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e4:	4770      	bx	lr
  4006e6:	bf00      	nop
  4006e8:	10624dd3 	.word	0x10624dd3
  4006ec:	51eb851f 	.word	0x51eb851f
  4006f0:	cccccccd 	.word	0xcccccccd

004006f4 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  4006f4:	b480      	push	{r7}
  4006f6:	b087      	sub	sp, #28
  4006f8:	af00      	add	r7, sp, #0
  4006fa:	60f8      	str	r0, [r7, #12]
  4006fc:	60b9      	str	r1, [r7, #8]
  4006fe:	607a      	str	r2, [r7, #4]
  400700:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  400702:	2300      	movs	r3, #0
  400704:	617b      	str	r3, [r7, #20]

	/* Month alarm setting */
	if (ul_month_flag) {
  400706:	68bb      	ldr	r3, [r7, #8]
  400708:	2b00      	cmp	r3, #0
  40070a:	d014      	beq.n	400736 <rtc_set_date_alarm+0x42>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40070c:	687b      	ldr	r3, [r7, #4]
  40070e:	4a22      	ldr	r2, [pc, #136]	; (400798 <rtc_set_date_alarm+0xa4>)
  400710:	fba2 2303 	umull	r2, r3, r2, r3
  400714:	08db      	lsrs	r3, r3, #3
  400716:	0518      	lsls	r0, r3, #20
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400718:	6879      	ldr	r1, [r7, #4]
  40071a:	4b1f      	ldr	r3, [pc, #124]	; (400798 <rtc_set_date_alarm+0xa4>)
  40071c:	fba3 2301 	umull	r2, r3, r3, r1
  400720:	08da      	lsrs	r2, r3, #3
  400722:	4613      	mov	r3, r2
  400724:	009b      	lsls	r3, r3, #2
  400726:	4413      	add	r3, r2
  400728:	005b      	lsls	r3, r3, #1
  40072a:	1aca      	subs	r2, r1, r3
  40072c:	0413      	lsls	r3, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40072e:	4303      	orrs	r3, r0
  400730:	697a      	ldr	r2, [r7, #20]
  400732:	4313      	orrs	r3, r2
  400734:	617b      	str	r3, [r7, #20]
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  400736:	683b      	ldr	r3, [r7, #0]
  400738:	2b00      	cmp	r3, #0
  40073a:	d014      	beq.n	400766 <rtc_set_date_alarm+0x72>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40073c:	6a3b      	ldr	r3, [r7, #32]
  40073e:	4a16      	ldr	r2, [pc, #88]	; (400798 <rtc_set_date_alarm+0xa4>)
  400740:	fba2 2303 	umull	r2, r3, r2, r3
  400744:	08db      	lsrs	r3, r3, #3
  400746:	0718      	lsls	r0, r3, #28
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400748:	6a39      	ldr	r1, [r7, #32]
  40074a:	4b13      	ldr	r3, [pc, #76]	; (400798 <rtc_set_date_alarm+0xa4>)
  40074c:	fba3 2301 	umull	r2, r3, r3, r1
  400750:	08da      	lsrs	r2, r3, #3
  400752:	4613      	mov	r3, r2
  400754:	009b      	lsls	r3, r3, #2
  400756:	4413      	add	r3, r2
  400758:	005b      	lsls	r3, r3, #1
  40075a:	1aca      	subs	r2, r1, r3
  40075c:	0613      	lsls	r3, r2, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40075e:	4303      	orrs	r3, r0
  400760:	697a      	ldr	r2, [r7, #20]
  400762:	4313      	orrs	r3, r2
  400764:	617b      	str	r3, [r7, #20]
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  400766:	68fb      	ldr	r3, [r7, #12]
  400768:	695a      	ldr	r2, [r3, #20]
  40076a:	4b0c      	ldr	r3, [pc, #48]	; (40079c <rtc_set_date_alarm+0xa8>)
  40076c:	4013      	ands	r3, r2
  40076e:	68fa      	ldr	r2, [r7, #12]
  400770:	6153      	str	r3, [r2, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  400772:	68fb      	ldr	r3, [r7, #12]
  400774:	697a      	ldr	r2, [r7, #20]
  400776:	615a      	str	r2, [r3, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  400778:	68fb      	ldr	r3, [r7, #12]
  40077a:	695a      	ldr	r2, [r3, #20]
  40077c:	4b08      	ldr	r3, [pc, #32]	; (4007a0 <rtc_set_date_alarm+0xac>)
  40077e:	4313      	orrs	r3, r2
  400780:	68fa      	ldr	r2, [r7, #12]
  400782:	6153      	str	r3, [r2, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  400784:	68fb      	ldr	r3, [r7, #12]
  400786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  400788:	f003 0308 	and.w	r3, r3, #8
}
  40078c:	4618      	mov	r0, r3
  40078e:	371c      	adds	r7, #28
  400790:	46bd      	mov	sp, r7
  400792:	f85d 7b04 	ldr.w	r7, [sp], #4
  400796:	4770      	bx	lr
  400798:	cccccccd 	.word	0xcccccccd
  40079c:	7f7fffff 	.word	0x7f7fffff
  4007a0:	80800000 	.word	0x80800000

004007a4 <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  4007a4:	b480      	push	{r7}
  4007a6:	b083      	sub	sp, #12
  4007a8:	af00      	add	r7, sp, #0
  4007aa:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  4007ac:	687b      	ldr	r3, [r7, #4]
  4007ae:	699b      	ldr	r3, [r3, #24]
}
  4007b0:	4618      	mov	r0, r3
  4007b2:	370c      	adds	r7, #12
  4007b4:	46bd      	mov	sp, r7
  4007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ba:	4770      	bx	lr

004007bc <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  4007bc:	b480      	push	{r7}
  4007be:	b083      	sub	sp, #12
  4007c0:	af00      	add	r7, sp, #0
  4007c2:	6078      	str	r0, [r7, #4]
  4007c4:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  4007c6:	687b      	ldr	r3, [r7, #4]
  4007c8:	683a      	ldr	r2, [r7, #0]
  4007ca:	61da      	str	r2, [r3, #28]
}
  4007cc:	bf00      	nop
  4007ce:	370c      	adds	r7, #12
  4007d0:	46bd      	mov	sp, r7
  4007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007d6:	4770      	bx	lr

004007d8 <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  4007d8:	b480      	push	{r7}
  4007da:	b083      	sub	sp, #12
  4007dc:	af00      	add	r7, sp, #0
  4007de:	6078      	str	r0, [r7, #4]
  4007e0:	460b      	mov	r3, r1
  4007e2:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4007e4:	887a      	ldrh	r2, [r7, #2]
  4007e6:	4b07      	ldr	r3, [pc, #28]	; (400804 <rtt_init+0x2c>)
  4007e8:	681b      	ldr	r3, [r3, #0]
  4007ea:	4313      	orrs	r3, r2
  4007ec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  4007f0:	687b      	ldr	r3, [r7, #4]
  4007f2:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  4007f4:	2300      	movs	r3, #0
}
  4007f6:	4618      	mov	r0, r3
  4007f8:	370c      	adds	r7, #12
  4007fa:	46bd      	mov	sp, r7
  4007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400800:	4770      	bx	lr
  400802:	bf00      	nop
  400804:	204009f4 	.word	0x204009f4

00400808 <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  400808:	b480      	push	{r7}
  40080a:	b083      	sub	sp, #12
  40080c:	af00      	add	r7, sp, #0
  40080e:	6078      	str	r0, [r7, #4]
  400810:	460b      	mov	r3, r1
  400812:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  400814:	78fb      	ldrb	r3, [r7, #3]
  400816:	2b00      	cmp	r3, #0
  400818:	d00d      	beq.n	400836 <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  40081a:	4b10      	ldr	r3, [pc, #64]	; (40085c <rtt_sel_source+0x54>)
  40081c:	681b      	ldr	r3, [r3, #0]
  40081e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400822:	4a0e      	ldr	r2, [pc, #56]	; (40085c <rtt_sel_source+0x54>)
  400824:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400826:	687b      	ldr	r3, [r7, #4]
  400828:	681a      	ldr	r2, [r3, #0]
  40082a:	4b0c      	ldr	r3, [pc, #48]	; (40085c <rtt_sel_source+0x54>)
  40082c:	681b      	ldr	r3, [r3, #0]
  40082e:	431a      	orrs	r2, r3
  400830:	687b      	ldr	r3, [r7, #4]
  400832:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  400834:	e00c      	b.n	400850 <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  400836:	4b09      	ldr	r3, [pc, #36]	; (40085c <rtt_sel_source+0x54>)
  400838:	681b      	ldr	r3, [r3, #0]
  40083a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  40083e:	4a07      	ldr	r2, [pc, #28]	; (40085c <rtt_sel_source+0x54>)
  400840:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400842:	687b      	ldr	r3, [r7, #4]
  400844:	681a      	ldr	r2, [r3, #0]
  400846:	4b05      	ldr	r3, [pc, #20]	; (40085c <rtt_sel_source+0x54>)
  400848:	681b      	ldr	r3, [r3, #0]
  40084a:	431a      	orrs	r2, r3
  40084c:	687b      	ldr	r3, [r7, #4]
  40084e:	601a      	str	r2, [r3, #0]
}
  400850:	bf00      	nop
  400852:	370c      	adds	r7, #12
  400854:	46bd      	mov	sp, r7
  400856:	f85d 7b04 	ldr.w	r7, [sp], #4
  40085a:	4770      	bx	lr
  40085c:	204009f4 	.word	0x204009f4

00400860 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  400860:	b480      	push	{r7}
  400862:	b085      	sub	sp, #20
  400864:	af00      	add	r7, sp, #0
  400866:	6078      	str	r0, [r7, #4]
  400868:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  40086a:	687b      	ldr	r3, [r7, #4]
  40086c:	681b      	ldr	r3, [r3, #0]
  40086e:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  400870:	68fa      	ldr	r2, [r7, #12]
  400872:	683b      	ldr	r3, [r7, #0]
  400874:	4313      	orrs	r3, r2
  400876:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400878:	4b06      	ldr	r3, [pc, #24]	; (400894 <rtt_enable_interrupt+0x34>)
  40087a:	681b      	ldr	r3, [r3, #0]
  40087c:	68fa      	ldr	r2, [r7, #12]
  40087e:	4313      	orrs	r3, r2
  400880:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  400882:	687b      	ldr	r3, [r7, #4]
  400884:	68fa      	ldr	r2, [r7, #12]
  400886:	601a      	str	r2, [r3, #0]
}
  400888:	bf00      	nop
  40088a:	3714      	adds	r7, #20
  40088c:	46bd      	mov	sp, r7
  40088e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400892:	4770      	bx	lr
  400894:	204009f4 	.word	0x204009f4

00400898 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  400898:	b480      	push	{r7}
  40089a:	b085      	sub	sp, #20
  40089c:	af00      	add	r7, sp, #0
  40089e:	6078      	str	r0, [r7, #4]
  4008a0:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  4008a2:	2300      	movs	r3, #0
  4008a4:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  4008a6:	687b      	ldr	r3, [r7, #4]
  4008a8:	681b      	ldr	r3, [r3, #0]
  4008aa:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  4008ac:	683b      	ldr	r3, [r7, #0]
  4008ae:	43db      	mvns	r3, r3
  4008b0:	68fa      	ldr	r2, [r7, #12]
  4008b2:	4013      	ands	r3, r2
  4008b4:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4008b6:	4b07      	ldr	r3, [pc, #28]	; (4008d4 <rtt_disable_interrupt+0x3c>)
  4008b8:	681b      	ldr	r3, [r3, #0]
  4008ba:	68fa      	ldr	r2, [r7, #12]
  4008bc:	4313      	orrs	r3, r2
  4008be:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  4008c0:	687b      	ldr	r3, [r7, #4]
  4008c2:	68fa      	ldr	r2, [r7, #12]
  4008c4:	601a      	str	r2, [r3, #0]
}
  4008c6:	bf00      	nop
  4008c8:	3714      	adds	r7, #20
  4008ca:	46bd      	mov	sp, r7
  4008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008d0:	4770      	bx	lr
  4008d2:	bf00      	nop
  4008d4:	204009f4 	.word	0x204009f4

004008d8 <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  4008d8:	b480      	push	{r7}
  4008da:	b085      	sub	sp, #20
  4008dc:	af00      	add	r7, sp, #0
  4008de:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  4008e0:	687b      	ldr	r3, [r7, #4]
  4008e2:	689b      	ldr	r3, [r3, #8]
  4008e4:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  4008e6:	e002      	b.n	4008ee <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  4008e8:	687b      	ldr	r3, [r7, #4]
  4008ea:	689b      	ldr	r3, [r3, #8]
  4008ec:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  4008ee:	687b      	ldr	r3, [r7, #4]
  4008f0:	689a      	ldr	r2, [r3, #8]
  4008f2:	68fb      	ldr	r3, [r7, #12]
  4008f4:	429a      	cmp	r2, r3
  4008f6:	d1f7      	bne.n	4008e8 <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  4008f8:	68fb      	ldr	r3, [r7, #12]
}
  4008fa:	4618      	mov	r0, r3
  4008fc:	3714      	adds	r7, #20
  4008fe:	46bd      	mov	sp, r7
  400900:	f85d 7b04 	ldr.w	r7, [sp], #4
  400904:	4770      	bx	lr

00400906 <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  400906:	b480      	push	{r7}
  400908:	b083      	sub	sp, #12
  40090a:	af00      	add	r7, sp, #0
  40090c:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  40090e:	687b      	ldr	r3, [r7, #4]
  400910:	68db      	ldr	r3, [r3, #12]
}
  400912:	4618      	mov	r0, r3
  400914:	370c      	adds	r7, #12
  400916:	46bd      	mov	sp, r7
  400918:	f85d 7b04 	ldr.w	r7, [sp], #4
  40091c:	4770      	bx	lr
	...

00400920 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400920:	b580      	push	{r7, lr}
  400922:	b084      	sub	sp, #16
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
  400928:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  40092a:	687b      	ldr	r3, [r7, #4]
  40092c:	681b      	ldr	r3, [r3, #0]
  40092e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400932:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400934:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400938:	480d      	ldr	r0, [pc, #52]	; (400970 <rtt_write_alarm_time+0x50>)
  40093a:	4b0e      	ldr	r3, [pc, #56]	; (400974 <rtt_write_alarm_time+0x54>)
  40093c:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  40093e:	683b      	ldr	r3, [r7, #0]
  400940:	2b00      	cmp	r3, #0
  400942:	d104      	bne.n	40094e <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400944:	687b      	ldr	r3, [r7, #4]
  400946:	f04f 32ff 	mov.w	r2, #4294967295
  40094a:	605a      	str	r2, [r3, #4]
  40094c:	e003      	b.n	400956 <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  40094e:	683b      	ldr	r3, [r7, #0]
  400950:	1e5a      	subs	r2, r3, #1
  400952:	687b      	ldr	r3, [r7, #4]
  400954:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  400956:	68fb      	ldr	r3, [r7, #12]
  400958:	2b00      	cmp	r3, #0
  40095a:	d004      	beq.n	400966 <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  40095c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400960:	4803      	ldr	r0, [pc, #12]	; (400970 <rtt_write_alarm_time+0x50>)
  400962:	4b05      	ldr	r3, [pc, #20]	; (400978 <rtt_write_alarm_time+0x58>)
  400964:	4798      	blx	r3
	}

	return 0;
  400966:	2300      	movs	r3, #0
}
  400968:	4618      	mov	r0, r3
  40096a:	3710      	adds	r7, #16
  40096c:	46bd      	mov	sp, r7
  40096e:	bd80      	pop	{r7, pc}
  400970:	400e1830 	.word	0x400e1830
  400974:	00400899 	.word	0x00400899
  400978:	00400861 	.word	0x00400861

0040097c <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  40097c:	b480      	push	{r7}
  40097e:	b083      	sub	sp, #12
  400980:	af00      	add	r7, sp, #0
  400982:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400984:	687b      	ldr	r3, [r7, #4]
  400986:	685b      	ldr	r3, [r3, #4]
  400988:	f003 0302 	and.w	r3, r3, #2
  40098c:	2b00      	cmp	r3, #0
  40098e:	d001      	beq.n	400994 <spi_get_peripheral_select_mode+0x18>
		return 1;
  400990:	2301      	movs	r3, #1
  400992:	e000      	b.n	400996 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  400994:	2300      	movs	r3, #0
	}
}
  400996:	4618      	mov	r0, r3
  400998:	370c      	adds	r7, #12
  40099a:	46bd      	mov	sp, r7
  40099c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009a0:	4770      	bx	lr
	...

004009a4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4009a4:	b580      	push	{r7, lr}
  4009a6:	b082      	sub	sp, #8
  4009a8:	af00      	add	r7, sp, #0
  4009aa:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4009ac:	6878      	ldr	r0, [r7, #4]
  4009ae:	4b03      	ldr	r3, [pc, #12]	; (4009bc <sysclk_enable_peripheral_clock+0x18>)
  4009b0:	4798      	blx	r3
}
  4009b2:	bf00      	nop
  4009b4:	3708      	adds	r7, #8
  4009b6:	46bd      	mov	sp, r7
  4009b8:	bd80      	pop	{r7, pc}
  4009ba:	bf00      	nop
  4009bc:	004028ad 	.word	0x004028ad

004009c0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4009c0:	b580      	push	{r7, lr}
  4009c2:	b082      	sub	sp, #8
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4009c8:	687b      	ldr	r3, [r7, #4]
  4009ca:	4a09      	ldr	r2, [pc, #36]	; (4009f0 <spi_enable_clock+0x30>)
  4009cc:	4293      	cmp	r3, r2
  4009ce:	d103      	bne.n	4009d8 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  4009d0:	2015      	movs	r0, #21
  4009d2:	4b08      	ldr	r3, [pc, #32]	; (4009f4 <spi_enable_clock+0x34>)
  4009d4:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4009d6:	e006      	b.n	4009e6 <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  4009d8:	687b      	ldr	r3, [r7, #4]
  4009da:	4a07      	ldr	r2, [pc, #28]	; (4009f8 <spi_enable_clock+0x38>)
  4009dc:	4293      	cmp	r3, r2
  4009de:	d102      	bne.n	4009e6 <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  4009e0:	202a      	movs	r0, #42	; 0x2a
  4009e2:	4b04      	ldr	r3, [pc, #16]	; (4009f4 <spi_enable_clock+0x34>)
  4009e4:	4798      	blx	r3
}
  4009e6:	bf00      	nop
  4009e8:	3708      	adds	r7, #8
  4009ea:	46bd      	mov	sp, r7
  4009ec:	bd80      	pop	{r7, pc}
  4009ee:	bf00      	nop
  4009f0:	40008000 	.word	0x40008000
  4009f4:	004009a5 	.word	0x004009a5
  4009f8:	40058000 	.word	0x40058000

004009fc <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  4009fc:	b480      	push	{r7}
  4009fe:	b083      	sub	sp, #12
  400a00:	af00      	add	r7, sp, #0
  400a02:	6078      	str	r0, [r7, #4]
  400a04:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400a06:	687b      	ldr	r3, [r7, #4]
  400a08:	685b      	ldr	r3, [r3, #4]
  400a0a:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  400a0e:	687b      	ldr	r3, [r7, #4]
  400a10:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400a12:	687b      	ldr	r3, [r7, #4]
  400a14:	685a      	ldr	r2, [r3, #4]
  400a16:	683b      	ldr	r3, [r7, #0]
  400a18:	041b      	lsls	r3, r3, #16
  400a1a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400a1e:	431a      	orrs	r2, r3
  400a20:	687b      	ldr	r3, [r7, #4]
  400a22:	605a      	str	r2, [r3, #4]
}
  400a24:	bf00      	nop
  400a26:	370c      	adds	r7, #12
  400a28:	46bd      	mov	sp, r7
  400a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a2e:	4770      	bx	lr

00400a30 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400a30:	b580      	push	{r7, lr}
  400a32:	b084      	sub	sp, #16
  400a34:	af00      	add	r7, sp, #0
  400a36:	6078      	str	r0, [r7, #4]
  400a38:	4608      	mov	r0, r1
  400a3a:	4611      	mov	r1, r2
  400a3c:	461a      	mov	r2, r3
  400a3e:	4603      	mov	r3, r0
  400a40:	807b      	strh	r3, [r7, #2]
  400a42:	460b      	mov	r3, r1
  400a44:	707b      	strb	r3, [r7, #1]
  400a46:	4613      	mov	r3, r2
  400a48:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  400a4a:	f643 2398 	movw	r3, #15000	; 0x3a98
  400a4e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400a50:	e006      	b.n	400a60 <spi_write+0x30>
		if (!timeout--) {
  400a52:	68fb      	ldr	r3, [r7, #12]
  400a54:	1e5a      	subs	r2, r3, #1
  400a56:	60fa      	str	r2, [r7, #12]
  400a58:	2b00      	cmp	r3, #0
  400a5a:	d101      	bne.n	400a60 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  400a5c:	2301      	movs	r3, #1
  400a5e:	e020      	b.n	400aa2 <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400a60:	687b      	ldr	r3, [r7, #4]
  400a62:	691b      	ldr	r3, [r3, #16]
  400a64:	f003 0302 	and.w	r3, r3, #2
  400a68:	2b00      	cmp	r3, #0
  400a6a:	d0f2      	beq.n	400a52 <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400a6c:	6878      	ldr	r0, [r7, #4]
  400a6e:	4b0f      	ldr	r3, [pc, #60]	; (400aac <spi_write+0x7c>)
  400a70:	4798      	blx	r3
  400a72:	4603      	mov	r3, r0
  400a74:	2b00      	cmp	r3, #0
  400a76:	d00e      	beq.n	400a96 <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400a78:	887a      	ldrh	r2, [r7, #2]
  400a7a:	787b      	ldrb	r3, [r7, #1]
  400a7c:	041b      	lsls	r3, r3, #16
  400a7e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400a82:	4313      	orrs	r3, r2
  400a84:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  400a86:	783b      	ldrb	r3, [r7, #0]
  400a88:	2b00      	cmp	r3, #0
  400a8a:	d006      	beq.n	400a9a <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  400a8c:	68bb      	ldr	r3, [r7, #8]
  400a8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400a92:	60bb      	str	r3, [r7, #8]
  400a94:	e001      	b.n	400a9a <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  400a96:	887b      	ldrh	r3, [r7, #2]
  400a98:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  400a9a:	687b      	ldr	r3, [r7, #4]
  400a9c:	68ba      	ldr	r2, [r7, #8]
  400a9e:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  400aa0:	2300      	movs	r3, #0
}
  400aa2:	4618      	mov	r0, r3
  400aa4:	3710      	adds	r7, #16
  400aa6:	46bd      	mov	sp, r7
  400aa8:	bd80      	pop	{r7, pc}
  400aaa:	bf00      	nop
  400aac:	0040097d 	.word	0x0040097d

00400ab0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  400ab0:	b480      	push	{r7}
  400ab2:	b085      	sub	sp, #20
  400ab4:	af00      	add	r7, sp, #0
  400ab6:	60f8      	str	r0, [r7, #12]
  400ab8:	60b9      	str	r1, [r7, #8]
  400aba:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  400abc:	687b      	ldr	r3, [r7, #4]
  400abe:	2b00      	cmp	r3, #0
  400ac0:	d00c      	beq.n	400adc <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400ac2:	68fb      	ldr	r3, [r7, #12]
  400ac4:	68ba      	ldr	r2, [r7, #8]
  400ac6:	320c      	adds	r2, #12
  400ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400acc:	f043 0101 	orr.w	r1, r3, #1
  400ad0:	68fb      	ldr	r3, [r7, #12]
  400ad2:	68ba      	ldr	r2, [r7, #8]
  400ad4:	320c      	adds	r2, #12
  400ad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  400ada:	e00b      	b.n	400af4 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400adc:	68fb      	ldr	r3, [r7, #12]
  400ade:	68ba      	ldr	r2, [r7, #8]
  400ae0:	320c      	adds	r2, #12
  400ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400ae6:	f023 0101 	bic.w	r1, r3, #1
  400aea:	68fb      	ldr	r3, [r7, #12]
  400aec:	68ba      	ldr	r2, [r7, #8]
  400aee:	320c      	adds	r2, #12
  400af0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400af4:	bf00      	nop
  400af6:	3714      	adds	r7, #20
  400af8:	46bd      	mov	sp, r7
  400afa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400afe:	4770      	bx	lr

00400b00 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  400b00:	b480      	push	{r7}
  400b02:	b085      	sub	sp, #20
  400b04:	af00      	add	r7, sp, #0
  400b06:	60f8      	str	r0, [r7, #12]
  400b08:	60b9      	str	r1, [r7, #8]
  400b0a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  400b0c:	687b      	ldr	r3, [r7, #4]
  400b0e:	2b00      	cmp	r3, #0
  400b10:	d00c      	beq.n	400b2c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400b12:	68fb      	ldr	r3, [r7, #12]
  400b14:	68ba      	ldr	r2, [r7, #8]
  400b16:	320c      	adds	r2, #12
  400b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400b1c:	f043 0102 	orr.w	r1, r3, #2
  400b20:	68fb      	ldr	r3, [r7, #12]
  400b22:	68ba      	ldr	r2, [r7, #8]
  400b24:	320c      	adds	r2, #12
  400b26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  400b2a:	e00b      	b.n	400b44 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400b2c:	68fb      	ldr	r3, [r7, #12]
  400b2e:	68ba      	ldr	r2, [r7, #8]
  400b30:	320c      	adds	r2, #12
  400b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400b36:	f023 0102 	bic.w	r1, r3, #2
  400b3a:	68fb      	ldr	r3, [r7, #12]
  400b3c:	68ba      	ldr	r2, [r7, #8]
  400b3e:	320c      	adds	r2, #12
  400b40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400b44:	bf00      	nop
  400b46:	3714      	adds	r7, #20
  400b48:	46bd      	mov	sp, r7
  400b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b4e:	4770      	bx	lr

00400b50 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400b50:	b480      	push	{r7}
  400b52:	b085      	sub	sp, #20
  400b54:	af00      	add	r7, sp, #0
  400b56:	60f8      	str	r0, [r7, #12]
  400b58:	60b9      	str	r1, [r7, #8]
  400b5a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400b5c:	687b      	ldr	r3, [r7, #4]
  400b5e:	2b04      	cmp	r3, #4
  400b60:	d118      	bne.n	400b94 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400b62:	68fb      	ldr	r3, [r7, #12]
  400b64:	68ba      	ldr	r2, [r7, #8]
  400b66:	320c      	adds	r2, #12
  400b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400b6c:	f023 0108 	bic.w	r1, r3, #8
  400b70:	68fb      	ldr	r3, [r7, #12]
  400b72:	68ba      	ldr	r2, [r7, #8]
  400b74:	320c      	adds	r2, #12
  400b76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400b7a:	68fb      	ldr	r3, [r7, #12]
  400b7c:	68ba      	ldr	r2, [r7, #8]
  400b7e:	320c      	adds	r2, #12
  400b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400b84:	f043 0104 	orr.w	r1, r3, #4
  400b88:	68fb      	ldr	r3, [r7, #12]
  400b8a:	68ba      	ldr	r2, [r7, #8]
  400b8c:	320c      	adds	r2, #12
  400b8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  400b92:	e02a      	b.n	400bea <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400b94:	687b      	ldr	r3, [r7, #4]
  400b96:	2b00      	cmp	r3, #0
  400b98:	d118      	bne.n	400bcc <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400b9a:	68fb      	ldr	r3, [r7, #12]
  400b9c:	68ba      	ldr	r2, [r7, #8]
  400b9e:	320c      	adds	r2, #12
  400ba0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400ba4:	f023 0108 	bic.w	r1, r3, #8
  400ba8:	68fb      	ldr	r3, [r7, #12]
  400baa:	68ba      	ldr	r2, [r7, #8]
  400bac:	320c      	adds	r2, #12
  400bae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400bb2:	68fb      	ldr	r3, [r7, #12]
  400bb4:	68ba      	ldr	r2, [r7, #8]
  400bb6:	320c      	adds	r2, #12
  400bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400bbc:	f023 0104 	bic.w	r1, r3, #4
  400bc0:	68fb      	ldr	r3, [r7, #12]
  400bc2:	68ba      	ldr	r2, [r7, #8]
  400bc4:	320c      	adds	r2, #12
  400bc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400bca:	e00e      	b.n	400bea <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400bcc:	687b      	ldr	r3, [r7, #4]
  400bce:	2b08      	cmp	r3, #8
  400bd0:	d10b      	bne.n	400bea <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400bd2:	68fb      	ldr	r3, [r7, #12]
  400bd4:	68ba      	ldr	r2, [r7, #8]
  400bd6:	320c      	adds	r2, #12
  400bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400bdc:	f043 0108 	orr.w	r1, r3, #8
  400be0:	68fb      	ldr	r3, [r7, #12]
  400be2:	68ba      	ldr	r2, [r7, #8]
  400be4:	320c      	adds	r2, #12
  400be6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400bea:	bf00      	nop
  400bec:	3714      	adds	r7, #20
  400bee:	46bd      	mov	sp, r7
  400bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bf4:	4770      	bx	lr

00400bf6 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400bf6:	b480      	push	{r7}
  400bf8:	b085      	sub	sp, #20
  400bfa:	af00      	add	r7, sp, #0
  400bfc:	60f8      	str	r0, [r7, #12]
  400bfe:	60b9      	str	r1, [r7, #8]
  400c00:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400c02:	68fb      	ldr	r3, [r7, #12]
  400c04:	68ba      	ldr	r2, [r7, #8]
  400c06:	320c      	adds	r2, #12
  400c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400c0c:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400c10:	68fb      	ldr	r3, [r7, #12]
  400c12:	68ba      	ldr	r2, [r7, #8]
  400c14:	320c      	adds	r2, #12
  400c16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400c1a:	68fb      	ldr	r3, [r7, #12]
  400c1c:	68ba      	ldr	r2, [r7, #8]
  400c1e:	320c      	adds	r2, #12
  400c20:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400c24:	687b      	ldr	r3, [r7, #4]
  400c26:	ea42 0103 	orr.w	r1, r2, r3
  400c2a:	68fb      	ldr	r3, [r7, #12]
  400c2c:	68ba      	ldr	r2, [r7, #8]
  400c2e:	320c      	adds	r2, #12
  400c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400c34:	bf00      	nop
  400c36:	3714      	adds	r7, #20
  400c38:	46bd      	mov	sp, r7
  400c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c3e:	4770      	bx	lr

00400c40 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400c40:	b480      	push	{r7}
  400c42:	b085      	sub	sp, #20
  400c44:	af00      	add	r7, sp, #0
  400c46:	6078      	str	r0, [r7, #4]
  400c48:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  400c4a:	683a      	ldr	r2, [r7, #0]
  400c4c:	687b      	ldr	r3, [r7, #4]
  400c4e:	4413      	add	r3, r2
  400c50:	1e5a      	subs	r2, r3, #1
  400c52:	687b      	ldr	r3, [r7, #4]
  400c54:	fbb2 f3f3 	udiv	r3, r2, r3
  400c58:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400c5a:	68fb      	ldr	r3, [r7, #12]
  400c5c:	2b00      	cmp	r3, #0
  400c5e:	dd02      	ble.n	400c66 <spi_calc_baudrate_div+0x26>
  400c60:	68fb      	ldr	r3, [r7, #12]
  400c62:	2bff      	cmp	r3, #255	; 0xff
  400c64:	dd02      	ble.n	400c6c <spi_calc_baudrate_div+0x2c>
		return -1;
  400c66:	f04f 33ff 	mov.w	r3, #4294967295
  400c6a:	e001      	b.n	400c70 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  400c6c:	68fb      	ldr	r3, [r7, #12]
  400c6e:	b21b      	sxth	r3, r3
}
  400c70:	4618      	mov	r0, r3
  400c72:	3714      	adds	r7, #20
  400c74:	46bd      	mov	sp, r7
  400c76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c7a:	4770      	bx	lr

00400c7c <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400c7c:	b480      	push	{r7}
  400c7e:	b085      	sub	sp, #20
  400c80:	af00      	add	r7, sp, #0
  400c82:	60f8      	str	r0, [r7, #12]
  400c84:	60b9      	str	r1, [r7, #8]
  400c86:	4613      	mov	r3, r2
  400c88:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400c8a:	79fb      	ldrb	r3, [r7, #7]
  400c8c:	2b00      	cmp	r3, #0
  400c8e:	d102      	bne.n	400c96 <spi_set_baudrate_div+0x1a>
        return -1;
  400c90:	f04f 33ff 	mov.w	r3, #4294967295
  400c94:	e01b      	b.n	400cce <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400c96:	68fb      	ldr	r3, [r7, #12]
  400c98:	68ba      	ldr	r2, [r7, #8]
  400c9a:	320c      	adds	r2, #12
  400c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400ca0:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  400ca4:	68fb      	ldr	r3, [r7, #12]
  400ca6:	68ba      	ldr	r2, [r7, #8]
  400ca8:	320c      	adds	r2, #12
  400caa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400cae:	68fb      	ldr	r3, [r7, #12]
  400cb0:	68ba      	ldr	r2, [r7, #8]
  400cb2:	320c      	adds	r2, #12
  400cb4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400cb8:	79fb      	ldrb	r3, [r7, #7]
  400cba:	021b      	lsls	r3, r3, #8
  400cbc:	b29b      	uxth	r3, r3
  400cbe:	ea42 0103 	orr.w	r1, r2, r3
  400cc2:	68fb      	ldr	r3, [r7, #12]
  400cc4:	68ba      	ldr	r2, [r7, #8]
  400cc6:	320c      	adds	r2, #12
  400cc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  400ccc:	2300      	movs	r3, #0
}
  400cce:	4618      	mov	r0, r3
  400cd0:	3714      	adds	r7, #20
  400cd2:	46bd      	mov	sp, r7
  400cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd8:	4770      	bx	lr

00400cda <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400cda:	b480      	push	{r7}
  400cdc:	b087      	sub	sp, #28
  400cde:	af00      	add	r7, sp, #0
  400ce0:	60f8      	str	r0, [r7, #12]
  400ce2:	60b9      	str	r1, [r7, #8]
  400ce4:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ce6:	68fa      	ldr	r2, [r7, #12]
  400ce8:	68bb      	ldr	r3, [r7, #8]
  400cea:	019b      	lsls	r3, r3, #6
  400cec:	4413      	add	r3, r2
  400cee:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400cf0:	697b      	ldr	r3, [r7, #20]
  400cf2:	2202      	movs	r2, #2
  400cf4:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400cf6:	697b      	ldr	r3, [r7, #20]
  400cf8:	f04f 32ff 	mov.w	r2, #4294967295
  400cfc:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400cfe:	697b      	ldr	r3, [r7, #20]
  400d00:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400d02:	697b      	ldr	r3, [r7, #20]
  400d04:	687a      	ldr	r2, [r7, #4]
  400d06:	605a      	str	r2, [r3, #4]
}
  400d08:	bf00      	nop
  400d0a:	371c      	adds	r7, #28
  400d0c:	46bd      	mov	sp, r7
  400d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d12:	4770      	bx	lr

00400d14 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400d14:	b480      	push	{r7}
  400d16:	b083      	sub	sp, #12
  400d18:	af00      	add	r7, sp, #0
  400d1a:	6078      	str	r0, [r7, #4]
  400d1c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400d1e:	687a      	ldr	r2, [r7, #4]
  400d20:	683b      	ldr	r3, [r7, #0]
  400d22:	019b      	lsls	r3, r3, #6
  400d24:	4413      	add	r3, r2
  400d26:	2205      	movs	r2, #5
  400d28:	601a      	str	r2, [r3, #0]
}
  400d2a:	bf00      	nop
  400d2c:	370c      	adds	r7, #12
  400d2e:	46bd      	mov	sp, r7
  400d30:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d34:	4770      	bx	lr

00400d36 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400d36:	b480      	push	{r7}
  400d38:	b085      	sub	sp, #20
  400d3a:	af00      	add	r7, sp, #0
  400d3c:	60f8      	str	r0, [r7, #12]
  400d3e:	60b9      	str	r1, [r7, #8]
  400d40:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400d42:	68fa      	ldr	r2, [r7, #12]
  400d44:	68bb      	ldr	r3, [r7, #8]
  400d46:	019b      	lsls	r3, r3, #6
  400d48:	4413      	add	r3, r2
  400d4a:	331c      	adds	r3, #28
  400d4c:	687a      	ldr	r2, [r7, #4]
  400d4e:	601a      	str	r2, [r3, #0]
}
  400d50:	bf00      	nop
  400d52:	3714      	adds	r7, #20
  400d54:	46bd      	mov	sp, r7
  400d56:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d5a:	4770      	bx	lr

00400d5c <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400d5c:	b480      	push	{r7}
  400d5e:	b087      	sub	sp, #28
  400d60:	af00      	add	r7, sp, #0
  400d62:	60f8      	str	r0, [r7, #12]
  400d64:	60b9      	str	r1, [r7, #8]
  400d66:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400d68:	68fa      	ldr	r2, [r7, #12]
  400d6a:	68bb      	ldr	r3, [r7, #8]
  400d6c:	019b      	lsls	r3, r3, #6
  400d6e:	4413      	add	r3, r2
  400d70:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400d72:	697b      	ldr	r3, [r7, #20]
  400d74:	687a      	ldr	r2, [r7, #4]
  400d76:	625a      	str	r2, [r3, #36]	; 0x24
}
  400d78:	bf00      	nop
  400d7a:	371c      	adds	r7, #28
  400d7c:	46bd      	mov	sp, r7
  400d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d82:	4770      	bx	lr

00400d84 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400d84:	b480      	push	{r7}
  400d86:	b085      	sub	sp, #20
  400d88:	af00      	add	r7, sp, #0
  400d8a:	6078      	str	r0, [r7, #4]
  400d8c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400d8e:	687a      	ldr	r2, [r7, #4]
  400d90:	683b      	ldr	r3, [r7, #0]
  400d92:	019b      	lsls	r3, r3, #6
  400d94:	4413      	add	r3, r2
  400d96:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400d98:	68fb      	ldr	r3, [r7, #12]
  400d9a:	6a1b      	ldr	r3, [r3, #32]
}
  400d9c:	4618      	mov	r0, r3
  400d9e:	3714      	adds	r7, #20
  400da0:	46bd      	mov	sp, r7
  400da2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da6:	4770      	bx	lr

00400da8 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400da8:	b480      	push	{r7}
  400daa:	b08d      	sub	sp, #52	; 0x34
  400dac:	af00      	add	r7, sp, #0
  400dae:	60f8      	str	r0, [r7, #12]
  400db0:	60b9      	str	r1, [r7, #8]
  400db2:	607a      	str	r2, [r7, #4]
  400db4:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400db6:	2302      	movs	r3, #2
  400db8:	613b      	str	r3, [r7, #16]
  400dba:	2308      	movs	r3, #8
  400dbc:	617b      	str	r3, [r7, #20]
  400dbe:	2320      	movs	r3, #32
  400dc0:	61bb      	str	r3, [r7, #24]
  400dc2:	2380      	movs	r3, #128	; 0x80
  400dc4:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400dc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400dc8:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400dca:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400dcc:	2300      	movs	r3, #0
  400dce:	62fb      	str	r3, [r7, #44]	; 0x2c
  400dd0:	e01a      	b.n	400e08 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400dd4:	009b      	lsls	r3, r3, #2
  400dd6:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400dda:	4413      	add	r3, r2
  400ddc:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400de0:	68ba      	ldr	r2, [r7, #8]
  400de2:	fbb2 f3f3 	udiv	r3, r2, r3
  400de6:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400dea:	0c1b      	lsrs	r3, r3, #16
  400dec:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400dee:	68fa      	ldr	r2, [r7, #12]
  400df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400df2:	429a      	cmp	r2, r3
  400df4:	d901      	bls.n	400dfa <tc_find_mck_divisor+0x52>
			return 0;
  400df6:	2300      	movs	r3, #0
  400df8:	e023      	b.n	400e42 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400dfa:	68fa      	ldr	r2, [r7, #12]
  400dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400dfe:	429a      	cmp	r2, r3
  400e00:	d206      	bcs.n	400e10 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e04:	3301      	adds	r3, #1
  400e06:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e0a:	2b04      	cmp	r3, #4
  400e0c:	d9e1      	bls.n	400dd2 <tc_find_mck_divisor+0x2a>
  400e0e:	e000      	b.n	400e12 <tc_find_mck_divisor+0x6a>
			break;
  400e10:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e14:	2b04      	cmp	r3, #4
  400e16:	d901      	bls.n	400e1c <tc_find_mck_divisor+0x74>
		return 0;
  400e18:	2300      	movs	r3, #0
  400e1a:	e012      	b.n	400e42 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400e1c:	687b      	ldr	r3, [r7, #4]
  400e1e:	2b00      	cmp	r3, #0
  400e20:	d008      	beq.n	400e34 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e24:	009b      	lsls	r3, r3, #2
  400e26:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400e2a:	4413      	add	r3, r2
  400e2c:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400e30:	687b      	ldr	r3, [r7, #4]
  400e32:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400e34:	683b      	ldr	r3, [r7, #0]
  400e36:	2b00      	cmp	r3, #0
  400e38:	d002      	beq.n	400e40 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400e3a:	683b      	ldr	r3, [r7, #0]
  400e3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400e3e:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400e40:	2301      	movs	r3, #1
}
  400e42:	4618      	mov	r0, r3
  400e44:	3734      	adds	r7, #52	; 0x34
  400e46:	46bd      	mov	sp, r7
  400e48:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e4c:	4770      	bx	lr
	...

00400e50 <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  400e50:	b480      	push	{r7}
  400e52:	b083      	sub	sp, #12
  400e54:	af00      	add	r7, sp, #0
  400e56:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  400e58:	4a04      	ldr	r2, [pc, #16]	; (400e6c <gfx_mono_set_framebuffer+0x1c>)
  400e5a:	687b      	ldr	r3, [r7, #4]
  400e5c:	6013      	str	r3, [r2, #0]
}
  400e5e:	bf00      	nop
  400e60:	370c      	adds	r7, #12
  400e62:	46bd      	mov	sp, r7
  400e64:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e68:	4770      	bx	lr
  400e6a:	bf00      	nop
  400e6c:	204009f8 	.word	0x204009f8

00400e70 <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  400e70:	b480      	push	{r7}
  400e72:	b083      	sub	sp, #12
  400e74:	af00      	add	r7, sp, #0
  400e76:	4603      	mov	r3, r0
  400e78:	71fb      	strb	r3, [r7, #7]
  400e7a:	460b      	mov	r3, r1
  400e7c:	71bb      	strb	r3, [r7, #6]
  400e7e:	4613      	mov	r3, r2
  400e80:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400e82:	4b08      	ldr	r3, [pc, #32]	; (400ea4 <gfx_mono_framebuffer_put_byte+0x34>)
  400e84:	681a      	ldr	r2, [r3, #0]
  400e86:	79fb      	ldrb	r3, [r7, #7]
  400e88:	01db      	lsls	r3, r3, #7
  400e8a:	4619      	mov	r1, r3
  400e8c:	79bb      	ldrb	r3, [r7, #6]
  400e8e:	440b      	add	r3, r1
  400e90:	4413      	add	r3, r2
  400e92:	797a      	ldrb	r2, [r7, #5]
  400e94:	701a      	strb	r2, [r3, #0]
}
  400e96:	bf00      	nop
  400e98:	370c      	adds	r7, #12
  400e9a:	46bd      	mov	sp, r7
  400e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea0:	4770      	bx	lr
  400ea2:	bf00      	nop
  400ea4:	204009f8 	.word	0x204009f8

00400ea8 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400ea8:	b480      	push	{r7}
  400eaa:	b083      	sub	sp, #12
  400eac:	af00      	add	r7, sp, #0
  400eae:	4603      	mov	r3, r0
  400eb0:	460a      	mov	r2, r1
  400eb2:	71fb      	strb	r3, [r7, #7]
  400eb4:	4613      	mov	r3, r2
  400eb6:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400eb8:	4b07      	ldr	r3, [pc, #28]	; (400ed8 <gfx_mono_framebuffer_get_byte+0x30>)
  400eba:	681a      	ldr	r2, [r3, #0]
  400ebc:	79fb      	ldrb	r3, [r7, #7]
  400ebe:	01db      	lsls	r3, r3, #7
  400ec0:	4619      	mov	r1, r3
  400ec2:	79bb      	ldrb	r3, [r7, #6]
  400ec4:	440b      	add	r3, r1
  400ec6:	4413      	add	r3, r2
  400ec8:	781b      	ldrb	r3, [r3, #0]
}
  400eca:	4618      	mov	r0, r3
  400ecc:	370c      	adds	r7, #12
  400ece:	46bd      	mov	sp, r7
  400ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ed4:	4770      	bx	lr
  400ed6:	bf00      	nop
  400ed8:	204009f8 	.word	0x204009f8

00400edc <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400edc:	b590      	push	{r4, r7, lr}
  400ede:	b085      	sub	sp, #20
  400ee0:	af00      	add	r7, sp, #0
  400ee2:	4604      	mov	r4, r0
  400ee4:	4608      	mov	r0, r1
  400ee6:	4611      	mov	r1, r2
  400ee8:	461a      	mov	r2, r3
  400eea:	4623      	mov	r3, r4
  400eec:	71fb      	strb	r3, [r7, #7]
  400eee:	4603      	mov	r3, r0
  400ef0:	71bb      	strb	r3, [r7, #6]
  400ef2:	460b      	mov	r3, r1
  400ef4:	717b      	strb	r3, [r7, #5]
  400ef6:	4613      	mov	r3, r2
  400ef8:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400efa:	79fa      	ldrb	r2, [r7, #7]
  400efc:	797b      	ldrb	r3, [r7, #5]
  400efe:	4413      	add	r3, r2
  400f00:	2b80      	cmp	r3, #128	; 0x80
  400f02:	dd06      	ble.n	400f12 <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  400f04:	79fb      	ldrb	r3, [r7, #7]
  400f06:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  400f0a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  400f0e:	3380      	adds	r3, #128	; 0x80
  400f10:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  400f12:	79bb      	ldrb	r3, [r7, #6]
  400f14:	08db      	lsrs	r3, r3, #3
  400f16:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  400f18:	79ba      	ldrb	r2, [r7, #6]
  400f1a:	7bfb      	ldrb	r3, [r7, #15]
  400f1c:	00db      	lsls	r3, r3, #3
  400f1e:	1ad3      	subs	r3, r2, r3
  400f20:	2201      	movs	r2, #1
  400f22:	fa02 f303 	lsl.w	r3, r2, r3
  400f26:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  400f28:	797b      	ldrb	r3, [r7, #5]
  400f2a:	2b00      	cmp	r3, #0
  400f2c:	d066      	beq.n	400ffc <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400f2e:	793b      	ldrb	r3, [r7, #4]
  400f30:	2b01      	cmp	r3, #1
  400f32:	d01c      	beq.n	400f6e <gfx_mono_generic_draw_horizontal_line+0x92>
  400f34:	2b02      	cmp	r3, #2
  400f36:	d05b      	beq.n	400ff0 <gfx_mono_generic_draw_horizontal_line+0x114>
  400f38:	2b00      	cmp	r3, #0
  400f3a:	d03b      	beq.n	400fb4 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  400f3c:	e05f      	b.n	400ffe <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400f3e:	79fa      	ldrb	r2, [r7, #7]
  400f40:	797b      	ldrb	r3, [r7, #5]
  400f42:	4413      	add	r3, r2
  400f44:	b2da      	uxtb	r2, r3
  400f46:	7bfb      	ldrb	r3, [r7, #15]
  400f48:	4611      	mov	r1, r2
  400f4a:	4618      	mov	r0, r3
  400f4c:	4b2d      	ldr	r3, [pc, #180]	; (401004 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400f4e:	4798      	blx	r3
  400f50:	4603      	mov	r3, r0
  400f52:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  400f54:	7b7a      	ldrb	r2, [r7, #13]
  400f56:	7bbb      	ldrb	r3, [r7, #14]
  400f58:	4313      	orrs	r3, r2
  400f5a:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400f5c:	79fa      	ldrb	r2, [r7, #7]
  400f5e:	797b      	ldrb	r3, [r7, #5]
  400f60:	4413      	add	r3, r2
  400f62:	b2d9      	uxtb	r1, r3
  400f64:	7b7a      	ldrb	r2, [r7, #13]
  400f66:	7bf8      	ldrb	r0, [r7, #15]
  400f68:	2300      	movs	r3, #0
  400f6a:	4c27      	ldr	r4, [pc, #156]	; (401008 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400f6c:	47a0      	blx	r4
		while (length-- > 0) {
  400f6e:	797b      	ldrb	r3, [r7, #5]
  400f70:	1e5a      	subs	r2, r3, #1
  400f72:	717a      	strb	r2, [r7, #5]
  400f74:	2b00      	cmp	r3, #0
  400f76:	d1e2      	bne.n	400f3e <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  400f78:	e041      	b.n	400ffe <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400f7a:	79fa      	ldrb	r2, [r7, #7]
  400f7c:	797b      	ldrb	r3, [r7, #5]
  400f7e:	4413      	add	r3, r2
  400f80:	b2da      	uxtb	r2, r3
  400f82:	7bfb      	ldrb	r3, [r7, #15]
  400f84:	4611      	mov	r1, r2
  400f86:	4618      	mov	r0, r3
  400f88:	4b1e      	ldr	r3, [pc, #120]	; (401004 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400f8a:	4798      	blx	r3
  400f8c:	4603      	mov	r3, r0
  400f8e:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  400f90:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400f94:	43db      	mvns	r3, r3
  400f96:	b25a      	sxtb	r2, r3
  400f98:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400f9c:	4013      	ands	r3, r2
  400f9e:	b25b      	sxtb	r3, r3
  400fa0:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400fa2:	79fa      	ldrb	r2, [r7, #7]
  400fa4:	797b      	ldrb	r3, [r7, #5]
  400fa6:	4413      	add	r3, r2
  400fa8:	b2d9      	uxtb	r1, r3
  400faa:	7b7a      	ldrb	r2, [r7, #13]
  400fac:	7bf8      	ldrb	r0, [r7, #15]
  400fae:	2300      	movs	r3, #0
  400fb0:	4c15      	ldr	r4, [pc, #84]	; (401008 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400fb2:	47a0      	blx	r4
		while (length-- > 0) {
  400fb4:	797b      	ldrb	r3, [r7, #5]
  400fb6:	1e5a      	subs	r2, r3, #1
  400fb8:	717a      	strb	r2, [r7, #5]
  400fba:	2b00      	cmp	r3, #0
  400fbc:	d1dd      	bne.n	400f7a <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  400fbe:	e01e      	b.n	400ffe <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400fc0:	79fa      	ldrb	r2, [r7, #7]
  400fc2:	797b      	ldrb	r3, [r7, #5]
  400fc4:	4413      	add	r3, r2
  400fc6:	b2da      	uxtb	r2, r3
  400fc8:	7bfb      	ldrb	r3, [r7, #15]
  400fca:	4611      	mov	r1, r2
  400fcc:	4618      	mov	r0, r3
  400fce:	4b0d      	ldr	r3, [pc, #52]	; (401004 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400fd0:	4798      	blx	r3
  400fd2:	4603      	mov	r3, r0
  400fd4:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  400fd6:	7b7a      	ldrb	r2, [r7, #13]
  400fd8:	7bbb      	ldrb	r3, [r7, #14]
  400fda:	4053      	eors	r3, r2
  400fdc:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400fde:	79fa      	ldrb	r2, [r7, #7]
  400fe0:	797b      	ldrb	r3, [r7, #5]
  400fe2:	4413      	add	r3, r2
  400fe4:	b2d9      	uxtb	r1, r3
  400fe6:	7b7a      	ldrb	r2, [r7, #13]
  400fe8:	7bf8      	ldrb	r0, [r7, #15]
  400fea:	2300      	movs	r3, #0
  400fec:	4c06      	ldr	r4, [pc, #24]	; (401008 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400fee:	47a0      	blx	r4
		while (length-- > 0) {
  400ff0:	797b      	ldrb	r3, [r7, #5]
  400ff2:	1e5a      	subs	r2, r3, #1
  400ff4:	717a      	strb	r2, [r7, #5]
  400ff6:	2b00      	cmp	r3, #0
  400ff8:	d1e2      	bne.n	400fc0 <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  400ffa:	e000      	b.n	400ffe <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  400ffc:	bf00      	nop
	}
}
  400ffe:	3714      	adds	r7, #20
  401000:	46bd      	mov	sp, r7
  401002:	bd90      	pop	{r4, r7, pc}
  401004:	00401419 	.word	0x00401419
  401008:	00401395 	.word	0x00401395

0040100c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  40100c:	b590      	push	{r4, r7, lr}
  40100e:	b083      	sub	sp, #12
  401010:	af00      	add	r7, sp, #0
  401012:	4604      	mov	r4, r0
  401014:	4608      	mov	r0, r1
  401016:	4611      	mov	r1, r2
  401018:	461a      	mov	r2, r3
  40101a:	4623      	mov	r3, r4
  40101c:	71fb      	strb	r3, [r7, #7]
  40101e:	4603      	mov	r3, r0
  401020:	71bb      	strb	r3, [r7, #6]
  401022:	460b      	mov	r3, r1
  401024:	717b      	strb	r3, [r7, #5]
  401026:	4613      	mov	r3, r2
  401028:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  40102a:	793b      	ldrb	r3, [r7, #4]
  40102c:	2b00      	cmp	r3, #0
  40102e:	d00f      	beq.n	401050 <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  401030:	e008      	b.n	401044 <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  401032:	79ba      	ldrb	r2, [r7, #6]
  401034:	793b      	ldrb	r3, [r7, #4]
  401036:	4413      	add	r3, r2
  401038:	b2d9      	uxtb	r1, r3
  40103a:	7e3b      	ldrb	r3, [r7, #24]
  40103c:	797a      	ldrb	r2, [r7, #5]
  40103e:	79f8      	ldrb	r0, [r7, #7]
  401040:	4c05      	ldr	r4, [pc, #20]	; (401058 <gfx_mono_generic_draw_filled_rect+0x4c>)
  401042:	47a0      	blx	r4
	while (height-- > 0) {
  401044:	793b      	ldrb	r3, [r7, #4]
  401046:	1e5a      	subs	r2, r3, #1
  401048:	713a      	strb	r2, [r7, #4]
  40104a:	2b00      	cmp	r3, #0
  40104c:	d1f1      	bne.n	401032 <gfx_mono_generic_draw_filled_rect+0x26>
  40104e:	e000      	b.n	401052 <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  401050:	bf00      	nop
	}
}
  401052:	370c      	adds	r7, #12
  401054:	46bd      	mov	sp, r7
  401056:	bd90      	pop	{r4, r7, pc}
  401058:	00400edd 	.word	0x00400edd

0040105c <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  40105c:	b580      	push	{r7, lr}
  40105e:	b086      	sub	sp, #24
  401060:	af00      	add	r7, sp, #0
  401062:	603b      	str	r3, [r7, #0]
  401064:	4603      	mov	r3, r0
  401066:	71fb      	strb	r3, [r7, #7]
  401068:	460b      	mov	r3, r1
  40106a:	71bb      	strb	r3, [r7, #6]
  40106c:	4613      	mov	r3, r2
  40106e:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  401070:	79bb      	ldrb	r3, [r7, #6]
  401072:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  401074:	797b      	ldrb	r3, [r7, #5]
  401076:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  401078:	683b      	ldr	r3, [r7, #0]
  40107a:	7a1b      	ldrb	r3, [r3, #8]
  40107c:	08db      	lsrs	r3, r3, #3
  40107e:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  401080:	683b      	ldr	r3, [r7, #0]
  401082:	7a1b      	ldrb	r3, [r3, #8]
  401084:	f003 0307 	and.w	r3, r3, #7
  401088:	b2db      	uxtb	r3, r3
  40108a:	2b00      	cmp	r3, #0
  40108c:	d002      	beq.n	401094 <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  40108e:	7cfb      	ldrb	r3, [r7, #19]
  401090:	3301      	adds	r3, #1
  401092:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  401094:	7cfb      	ldrb	r3, [r7, #19]
  401096:	b29a      	uxth	r2, r3
  401098:	683b      	ldr	r3, [r7, #0]
  40109a:	7a5b      	ldrb	r3, [r3, #9]
  40109c:	b29b      	uxth	r3, r3
  40109e:	fb12 f303 	smulbb	r3, r2, r3
  4010a2:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  4010a4:	79fb      	ldrb	r3, [r7, #7]
  4010a6:	6839      	ldr	r1, [r7, #0]
  4010a8:	7a89      	ldrb	r1, [r1, #10]
  4010aa:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  4010ac:	b29b      	uxth	r3, r3
  4010ae:	fb12 f303 	smulbb	r3, r2, r3
  4010b2:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  4010b4:	683b      	ldr	r3, [r7, #0]
  4010b6:	685a      	ldr	r2, [r3, #4]
  4010b8:	89bb      	ldrh	r3, [r7, #12]
  4010ba:	4413      	add	r3, r2
  4010bc:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  4010be:	683b      	ldr	r3, [r7, #0]
  4010c0:	7a5b      	ldrb	r3, [r3, #9]
  4010c2:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  4010c4:	2300      	movs	r3, #0
  4010c6:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  4010c8:	683b      	ldr	r3, [r7, #0]
  4010ca:	7a1b      	ldrb	r3, [r3, #8]
  4010cc:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  4010ce:	2300      	movs	r3, #0
  4010d0:	747b      	strb	r3, [r7, #17]
  4010d2:	e01e      	b.n	401112 <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4010d4:	7c7b      	ldrb	r3, [r7, #17]
  4010d6:	f003 0307 	and.w	r3, r3, #7
  4010da:	b2db      	uxtb	r3, r3
  4010dc:	2b00      	cmp	r3, #0
  4010de:	d105      	bne.n	4010ec <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4010e0:	697b      	ldr	r3, [r7, #20]
  4010e2:	781b      	ldrb	r3, [r3, #0]
  4010e4:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  4010e6:	697b      	ldr	r3, [r7, #20]
  4010e8:	3301      	adds	r3, #1
  4010ea:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  4010ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
  4010f0:	2b00      	cmp	r3, #0
  4010f2:	da05      	bge.n	401100 <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4010f4:	7bf9      	ldrb	r1, [r7, #15]
  4010f6:	7c3b      	ldrb	r3, [r7, #16]
  4010f8:	2201      	movs	r2, #1
  4010fa:	4618      	mov	r0, r3
  4010fc:	4b0e      	ldr	r3, [pc, #56]	; (401138 <gfx_mono_draw_char_progmem+0xdc>)
  4010fe:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  401100:	7c3b      	ldrb	r3, [r7, #16]
  401102:	3301      	adds	r3, #1
  401104:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  401106:	7bbb      	ldrb	r3, [r7, #14]
  401108:	005b      	lsls	r3, r3, #1
  40110a:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  40110c:	7c7b      	ldrb	r3, [r7, #17]
  40110e:	3301      	adds	r3, #1
  401110:	747b      	strb	r3, [r7, #17]
  401112:	7c7a      	ldrb	r2, [r7, #17]
  401114:	7afb      	ldrb	r3, [r7, #11]
  401116:	429a      	cmp	r2, r3
  401118:	d3dc      	bcc.n	4010d4 <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  40111a:	7bfb      	ldrb	r3, [r7, #15]
  40111c:	3301      	adds	r3, #1
  40111e:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  401120:	79bb      	ldrb	r3, [r7, #6]
  401122:	743b      	strb	r3, [r7, #16]
		rows_left--;
  401124:	7cbb      	ldrb	r3, [r7, #18]
  401126:	3b01      	subs	r3, #1
  401128:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  40112a:	7cbb      	ldrb	r3, [r7, #18]
  40112c:	2b00      	cmp	r3, #0
  40112e:	d1c9      	bne.n	4010c4 <gfx_mono_draw_char_progmem+0x68>
}
  401130:	bf00      	nop
  401132:	3718      	adds	r7, #24
  401134:	46bd      	mov	sp, r7
  401136:	bd80      	pop	{r7, pc}
  401138:	004012f9 	.word	0x004012f9

0040113c <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  40113c:	b590      	push	{r4, r7, lr}
  40113e:	b085      	sub	sp, #20
  401140:	af02      	add	r7, sp, #8
  401142:	603b      	str	r3, [r7, #0]
  401144:	4603      	mov	r3, r0
  401146:	71fb      	strb	r3, [r7, #7]
  401148:	460b      	mov	r3, r1
  40114a:	71bb      	strb	r3, [r7, #6]
  40114c:	4613      	mov	r3, r2
  40114e:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  401150:	683b      	ldr	r3, [r7, #0]
  401152:	7a1a      	ldrb	r2, [r3, #8]
  401154:	683b      	ldr	r3, [r7, #0]
  401156:	7a5c      	ldrb	r4, [r3, #9]
  401158:	7979      	ldrb	r1, [r7, #5]
  40115a:	79b8      	ldrb	r0, [r7, #6]
  40115c:	2300      	movs	r3, #0
  40115e:	9300      	str	r3, [sp, #0]
  401160:	4623      	mov	r3, r4
  401162:	4c09      	ldr	r4, [pc, #36]	; (401188 <gfx_mono_draw_char+0x4c>)
  401164:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  401166:	683b      	ldr	r3, [r7, #0]
  401168:	781b      	ldrb	r3, [r3, #0]
  40116a:	2b00      	cmp	r3, #0
  40116c:	d000      	beq.n	401170 <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  40116e:	e006      	b.n	40117e <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  401170:	797a      	ldrb	r2, [r7, #5]
  401172:	79b9      	ldrb	r1, [r7, #6]
  401174:	79f8      	ldrb	r0, [r7, #7]
  401176:	683b      	ldr	r3, [r7, #0]
  401178:	4c04      	ldr	r4, [pc, #16]	; (40118c <gfx_mono_draw_char+0x50>)
  40117a:	47a0      	blx	r4
		break;
  40117c:	bf00      	nop
	}
}
  40117e:	bf00      	nop
  401180:	370c      	adds	r7, #12
  401182:	46bd      	mov	sp, r7
  401184:	bd90      	pop	{r4, r7, pc}
  401186:	bf00      	nop
  401188:	0040100d 	.word	0x0040100d
  40118c:	0040105d 	.word	0x0040105d

00401190 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  401190:	b590      	push	{r4, r7, lr}
  401192:	b087      	sub	sp, #28
  401194:	af00      	add	r7, sp, #0
  401196:	60f8      	str	r0, [r7, #12]
  401198:	607b      	str	r3, [r7, #4]
  40119a:	460b      	mov	r3, r1
  40119c:	72fb      	strb	r3, [r7, #11]
  40119e:	4613      	mov	r3, r2
  4011a0:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  4011a2:	7afb      	ldrb	r3, [r7, #11]
  4011a4:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  4011a6:	68fb      	ldr	r3, [r7, #12]
  4011a8:	781b      	ldrb	r3, [r3, #0]
  4011aa:	2b0a      	cmp	r3, #10
  4011ac:	d109      	bne.n	4011c2 <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  4011ae:	7dfb      	ldrb	r3, [r7, #23]
  4011b0:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  4011b2:	687b      	ldr	r3, [r7, #4]
  4011b4:	7a5a      	ldrb	r2, [r3, #9]
  4011b6:	7abb      	ldrb	r3, [r7, #10]
  4011b8:	4413      	add	r3, r2
  4011ba:	b2db      	uxtb	r3, r3
  4011bc:	3301      	adds	r3, #1
  4011be:	72bb      	strb	r3, [r7, #10]
  4011c0:	e00f      	b.n	4011e2 <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  4011c2:	68fb      	ldr	r3, [r7, #12]
  4011c4:	781b      	ldrb	r3, [r3, #0]
  4011c6:	2b0d      	cmp	r3, #13
  4011c8:	d00b      	beq.n	4011e2 <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  4011ca:	68fb      	ldr	r3, [r7, #12]
  4011cc:	7818      	ldrb	r0, [r3, #0]
  4011ce:	7aba      	ldrb	r2, [r7, #10]
  4011d0:	7af9      	ldrb	r1, [r7, #11]
  4011d2:	687b      	ldr	r3, [r7, #4]
  4011d4:	4c08      	ldr	r4, [pc, #32]	; (4011f8 <gfx_mono_draw_string+0x68>)
  4011d6:	47a0      	blx	r4
			x += font->width;
  4011d8:	687b      	ldr	r3, [r7, #4]
  4011da:	7a1a      	ldrb	r2, [r3, #8]
  4011dc:	7afb      	ldrb	r3, [r7, #11]
  4011de:	4413      	add	r3, r2
  4011e0:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  4011e2:	68fb      	ldr	r3, [r7, #12]
  4011e4:	3301      	adds	r3, #1
  4011e6:	60fb      	str	r3, [r7, #12]
  4011e8:	68fb      	ldr	r3, [r7, #12]
  4011ea:	781b      	ldrb	r3, [r3, #0]
  4011ec:	2b00      	cmp	r3, #0
  4011ee:	d1da      	bne.n	4011a6 <gfx_mono_draw_string+0x16>
}
  4011f0:	bf00      	nop
  4011f2:	371c      	adds	r7, #28
  4011f4:	46bd      	mov	sp, r7
  4011f6:	bd90      	pop	{r4, r7, pc}
  4011f8:	0040113d 	.word	0x0040113d

004011fc <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  4011fc:	b580      	push	{r7, lr}
  4011fe:	b082      	sub	sp, #8
  401200:	af00      	add	r7, sp, #0
  401202:	4603      	mov	r3, r0
  401204:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  401206:	79fb      	ldrb	r3, [r7, #7]
  401208:	f003 030f 	and.w	r3, r3, #15
  40120c:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40120e:	79fb      	ldrb	r3, [r7, #7]
  401210:	f063 034f 	orn	r3, r3, #79	; 0x4f
  401214:	b2db      	uxtb	r3, r3
  401216:	4618      	mov	r0, r3
  401218:	4b02      	ldr	r3, [pc, #8]	; (401224 <ssd1306_set_page_address+0x28>)
  40121a:	4798      	blx	r3
	
}
  40121c:	bf00      	nop
  40121e:	3708      	adds	r7, #8
  401220:	46bd      	mov	sp, r7
  401222:	bd80      	pop	{r7, pc}
  401224:	00401b01 	.word	0x00401b01

00401228 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  401228:	b580      	push	{r7, lr}
  40122a:	b082      	sub	sp, #8
  40122c:	af00      	add	r7, sp, #0
  40122e:	4603      	mov	r3, r0
  401230:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  401232:	79fb      	ldrb	r3, [r7, #7]
  401234:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  401238:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40123a:	79fb      	ldrb	r3, [r7, #7]
  40123c:	091b      	lsrs	r3, r3, #4
  40123e:	b2db      	uxtb	r3, r3
  401240:	f043 0310 	orr.w	r3, r3, #16
  401244:	b2db      	uxtb	r3, r3
  401246:	4618      	mov	r0, r3
  401248:	4b06      	ldr	r3, [pc, #24]	; (401264 <ssd1306_set_column_address+0x3c>)
  40124a:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  40124c:	79fb      	ldrb	r3, [r7, #7]
  40124e:	f003 030f 	and.w	r3, r3, #15
  401252:	b2db      	uxtb	r3, r3
  401254:	4618      	mov	r0, r3
  401256:	4b03      	ldr	r3, [pc, #12]	; (401264 <ssd1306_set_column_address+0x3c>)
  401258:	4798      	blx	r3
}
  40125a:	bf00      	nop
  40125c:	3708      	adds	r7, #8
  40125e:	46bd      	mov	sp, r7
  401260:	bd80      	pop	{r7, pc}
  401262:	bf00      	nop
  401264:	00401b01 	.word	0x00401b01

00401268 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  401268:	b580      	push	{r7, lr}
  40126a:	b082      	sub	sp, #8
  40126c:	af00      	add	r7, sp, #0
  40126e:	4603      	mov	r3, r0
  401270:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  401272:	79fb      	ldrb	r3, [r7, #7]
  401274:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  401278:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40127a:	79fb      	ldrb	r3, [r7, #7]
  40127c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401280:	b2db      	uxtb	r3, r3
  401282:	4618      	mov	r0, r3
  401284:	4b02      	ldr	r3, [pc, #8]	; (401290 <ssd1306_set_display_start_line_address+0x28>)
  401286:	4798      	blx	r3
}
  401288:	bf00      	nop
  40128a:	3708      	adds	r7, #8
  40128c:	46bd      	mov	sp, r7
  40128e:	bd80      	pop	{r7, pc}
  401290:	00401b01 	.word	0x00401b01

00401294 <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  401294:	b590      	push	{r4, r7, lr}
  401296:	b083      	sub	sp, #12
  401298:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  40129a:	4812      	ldr	r0, [pc, #72]	; (4012e4 <gfx_mono_ssd1306_init+0x50>)
  40129c:	4b12      	ldr	r3, [pc, #72]	; (4012e8 <gfx_mono_ssd1306_init+0x54>)
  40129e:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  4012a0:	4b12      	ldr	r3, [pc, #72]	; (4012ec <gfx_mono_ssd1306_init+0x58>)
  4012a2:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  4012a4:	2000      	movs	r0, #0
  4012a6:	4b12      	ldr	r3, [pc, #72]	; (4012f0 <gfx_mono_ssd1306_init+0x5c>)
  4012a8:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4012aa:	2300      	movs	r3, #0
  4012ac:	71fb      	strb	r3, [r7, #7]
  4012ae:	e012      	b.n	4012d6 <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4012b0:	2300      	movs	r3, #0
  4012b2:	71bb      	strb	r3, [r7, #6]
  4012b4:	e008      	b.n	4012c8 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4012b6:	79b9      	ldrb	r1, [r7, #6]
  4012b8:	79f8      	ldrb	r0, [r7, #7]
  4012ba:	2301      	movs	r3, #1
  4012bc:	2200      	movs	r2, #0
  4012be:	4c0d      	ldr	r4, [pc, #52]	; (4012f4 <gfx_mono_ssd1306_init+0x60>)
  4012c0:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4012c2:	79bb      	ldrb	r3, [r7, #6]
  4012c4:	3301      	adds	r3, #1
  4012c6:	71bb      	strb	r3, [r7, #6]
  4012c8:	f997 3006 	ldrsb.w	r3, [r7, #6]
  4012cc:	2b00      	cmp	r3, #0
  4012ce:	daf2      	bge.n	4012b6 <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4012d0:	79fb      	ldrb	r3, [r7, #7]
  4012d2:	3301      	adds	r3, #1
  4012d4:	71fb      	strb	r3, [r7, #7]
  4012d6:	79fb      	ldrb	r3, [r7, #7]
  4012d8:	2b03      	cmp	r3, #3
  4012da:	d9e9      	bls.n	4012b0 <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  4012dc:	bf00      	nop
  4012de:	370c      	adds	r7, #12
  4012e0:	46bd      	mov	sp, r7
  4012e2:	bd90      	pop	{r4, r7, pc}
  4012e4:	204009fc 	.word	0x204009fc
  4012e8:	00400e51 	.word	0x00400e51
  4012ec:	00401a51 	.word	0x00401a51
  4012f0:	00401269 	.word	0x00401269
  4012f4:	00401395 	.word	0x00401395

004012f8 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  4012f8:	b590      	push	{r4, r7, lr}
  4012fa:	b085      	sub	sp, #20
  4012fc:	af00      	add	r7, sp, #0
  4012fe:	4603      	mov	r3, r0
  401300:	71fb      	strb	r3, [r7, #7]
  401302:	460b      	mov	r3, r1
  401304:	71bb      	strb	r3, [r7, #6]
  401306:	4613      	mov	r3, r2
  401308:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40130a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40130e:	2b00      	cmp	r3, #0
  401310:	db38      	blt.n	401384 <gfx_mono_ssd1306_draw_pixel+0x8c>
  401312:	79bb      	ldrb	r3, [r7, #6]
  401314:	2b1f      	cmp	r3, #31
  401316:	d835      	bhi.n	401384 <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  401318:	79bb      	ldrb	r3, [r7, #6]
  40131a:	08db      	lsrs	r3, r3, #3
  40131c:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  40131e:	79ba      	ldrb	r2, [r7, #6]
  401320:	7bbb      	ldrb	r3, [r7, #14]
  401322:	00db      	lsls	r3, r3, #3
  401324:	1ad3      	subs	r3, r2, r3
  401326:	2201      	movs	r2, #1
  401328:	fa02 f303 	lsl.w	r3, r2, r3
  40132c:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  40132e:	79fa      	ldrb	r2, [r7, #7]
  401330:	7bbb      	ldrb	r3, [r7, #14]
  401332:	4611      	mov	r1, r2
  401334:	4618      	mov	r0, r3
  401336:	4b15      	ldr	r3, [pc, #84]	; (40138c <gfx_mono_ssd1306_draw_pixel+0x94>)
  401338:	4798      	blx	r3
  40133a:	4603      	mov	r3, r0
  40133c:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  40133e:	797b      	ldrb	r3, [r7, #5]
  401340:	2b01      	cmp	r3, #1
  401342:	d004      	beq.n	40134e <gfx_mono_ssd1306_draw_pixel+0x56>
  401344:	2b02      	cmp	r3, #2
  401346:	d011      	beq.n	40136c <gfx_mono_ssd1306_draw_pixel+0x74>
  401348:	2b00      	cmp	r3, #0
  40134a:	d005      	beq.n	401358 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  40134c:	e013      	b.n	401376 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  40134e:	7bfa      	ldrb	r2, [r7, #15]
  401350:	7b7b      	ldrb	r3, [r7, #13]
  401352:	4313      	orrs	r3, r2
  401354:	73fb      	strb	r3, [r7, #15]
		break;
  401356:	e00e      	b.n	401376 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  401358:	f997 300d 	ldrsb.w	r3, [r7, #13]
  40135c:	43db      	mvns	r3, r3
  40135e:	b25a      	sxtb	r2, r3
  401360:	f997 300f 	ldrsb.w	r3, [r7, #15]
  401364:	4013      	ands	r3, r2
  401366:	b25b      	sxtb	r3, r3
  401368:	73fb      	strb	r3, [r7, #15]
		break;
  40136a:	e004      	b.n	401376 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  40136c:	7bfa      	ldrb	r2, [r7, #15]
  40136e:	7b7b      	ldrb	r3, [r7, #13]
  401370:	4053      	eors	r3, r2
  401372:	73fb      	strb	r3, [r7, #15]
		break;
  401374:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  401376:	7bfa      	ldrb	r2, [r7, #15]
  401378:	79f9      	ldrb	r1, [r7, #7]
  40137a:	7bb8      	ldrb	r0, [r7, #14]
  40137c:	2300      	movs	r3, #0
  40137e:	4c04      	ldr	r4, [pc, #16]	; (401390 <gfx_mono_ssd1306_draw_pixel+0x98>)
  401380:	47a0      	blx	r4
  401382:	e000      	b.n	401386 <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  401384:	bf00      	nop
}
  401386:	3714      	adds	r7, #20
  401388:	46bd      	mov	sp, r7
  40138a:	bd90      	pop	{r4, r7, pc}
  40138c:	00401419 	.word	0x00401419
  401390:	00401395 	.word	0x00401395

00401394 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  401394:	b590      	push	{r4, r7, lr}
  401396:	b083      	sub	sp, #12
  401398:	af00      	add	r7, sp, #0
  40139a:	4604      	mov	r4, r0
  40139c:	4608      	mov	r0, r1
  40139e:	4611      	mov	r1, r2
  4013a0:	461a      	mov	r2, r3
  4013a2:	4623      	mov	r3, r4
  4013a4:	71fb      	strb	r3, [r7, #7]
  4013a6:	4603      	mov	r3, r0
  4013a8:	71bb      	strb	r3, [r7, #6]
  4013aa:	460b      	mov	r3, r1
  4013ac:	717b      	strb	r3, [r7, #5]
  4013ae:	4613      	mov	r3, r2
  4013b0:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  4013b2:	793b      	ldrb	r3, [r7, #4]
  4013b4:	f083 0301 	eor.w	r3, r3, #1
  4013b8:	b2db      	uxtb	r3, r3
  4013ba:	2b00      	cmp	r3, #0
  4013bc:	d00a      	beq.n	4013d4 <gfx_mono_ssd1306_put_byte+0x40>
  4013be:	79ba      	ldrb	r2, [r7, #6]
  4013c0:	79fb      	ldrb	r3, [r7, #7]
  4013c2:	4611      	mov	r1, r2
  4013c4:	4618      	mov	r0, r3
  4013c6:	4b0f      	ldr	r3, [pc, #60]	; (401404 <gfx_mono_ssd1306_put_byte+0x70>)
  4013c8:	4798      	blx	r3
  4013ca:	4603      	mov	r3, r0
  4013cc:	461a      	mov	r2, r3
  4013ce:	797b      	ldrb	r3, [r7, #5]
  4013d0:	4293      	cmp	r3, r2
  4013d2:	d012      	beq.n	4013fa <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  4013d4:	797a      	ldrb	r2, [r7, #5]
  4013d6:	79b9      	ldrb	r1, [r7, #6]
  4013d8:	79fb      	ldrb	r3, [r7, #7]
  4013da:	4618      	mov	r0, r3
  4013dc:	4b0a      	ldr	r3, [pc, #40]	; (401408 <gfx_mono_ssd1306_put_byte+0x74>)
  4013de:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  4013e0:	79fb      	ldrb	r3, [r7, #7]
  4013e2:	4618      	mov	r0, r3
  4013e4:	4b09      	ldr	r3, [pc, #36]	; (40140c <gfx_mono_ssd1306_put_byte+0x78>)
  4013e6:	4798      	blx	r3
	ssd1306_set_column_address(column);
  4013e8:	79bb      	ldrb	r3, [r7, #6]
  4013ea:	4618      	mov	r0, r3
  4013ec:	4b08      	ldr	r3, [pc, #32]	; (401410 <gfx_mono_ssd1306_put_byte+0x7c>)
  4013ee:	4798      	blx	r3

	ssd1306_write_data(data);
  4013f0:	797b      	ldrb	r3, [r7, #5]
  4013f2:	4618      	mov	r0, r3
  4013f4:	4b07      	ldr	r3, [pc, #28]	; (401414 <gfx_mono_ssd1306_put_byte+0x80>)
  4013f6:	4798      	blx	r3
  4013f8:	e000      	b.n	4013fc <gfx_mono_ssd1306_put_byte+0x68>
		return;
  4013fa:	bf00      	nop
}
  4013fc:	370c      	adds	r7, #12
  4013fe:	46bd      	mov	sp, r7
  401400:	bd90      	pop	{r4, r7, pc}
  401402:	bf00      	nop
  401404:	00400ea9 	.word	0x00400ea9
  401408:	00400e71 	.word	0x00400e71
  40140c:	004011fd 	.word	0x004011fd
  401410:	00401229 	.word	0x00401229
  401414:	00401ba5 	.word	0x00401ba5

00401418 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  401418:	b580      	push	{r7, lr}
  40141a:	b082      	sub	sp, #8
  40141c:	af00      	add	r7, sp, #0
  40141e:	4603      	mov	r3, r0
  401420:	460a      	mov	r2, r1
  401422:	71fb      	strb	r3, [r7, #7]
  401424:	4613      	mov	r3, r2
  401426:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  401428:	79ba      	ldrb	r2, [r7, #6]
  40142a:	79fb      	ldrb	r3, [r7, #7]
  40142c:	4611      	mov	r1, r2
  40142e:	4618      	mov	r0, r3
  401430:	4b03      	ldr	r3, [pc, #12]	; (401440 <gfx_mono_ssd1306_get_byte+0x28>)
  401432:	4798      	blx	r3
  401434:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  401436:	4618      	mov	r0, r3
  401438:	3708      	adds	r7, #8
  40143a:	46bd      	mov	sp, r7
  40143c:	bd80      	pop	{r7, pc}
  40143e:	bf00      	nop
  401440:	00400ea9 	.word	0x00400ea9

00401444 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401444:	b480      	push	{r7}
  401446:	b083      	sub	sp, #12
  401448:	af00      	add	r7, sp, #0
  40144a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40144c:	687b      	ldr	r3, [r7, #4]
  40144e:	2b07      	cmp	r3, #7
  401450:	d825      	bhi.n	40149e <osc_get_rate+0x5a>
  401452:	a201      	add	r2, pc, #4	; (adr r2, 401458 <osc_get_rate+0x14>)
  401454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401458:	00401479 	.word	0x00401479
  40145c:	0040147f 	.word	0x0040147f
  401460:	00401485 	.word	0x00401485
  401464:	0040148b 	.word	0x0040148b
  401468:	0040148f 	.word	0x0040148f
  40146c:	00401493 	.word	0x00401493
  401470:	00401497 	.word	0x00401497
  401474:	0040149b 	.word	0x0040149b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401478:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40147c:	e010      	b.n	4014a0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40147e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401482:	e00d      	b.n	4014a0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401484:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401488:	e00a      	b.n	4014a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40148a:	4b08      	ldr	r3, [pc, #32]	; (4014ac <osc_get_rate+0x68>)
  40148c:	e008      	b.n	4014a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40148e:	4b08      	ldr	r3, [pc, #32]	; (4014b0 <osc_get_rate+0x6c>)
  401490:	e006      	b.n	4014a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401492:	4b08      	ldr	r3, [pc, #32]	; (4014b4 <osc_get_rate+0x70>)
  401494:	e004      	b.n	4014a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401496:	4b07      	ldr	r3, [pc, #28]	; (4014b4 <osc_get_rate+0x70>)
  401498:	e002      	b.n	4014a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40149a:	4b06      	ldr	r3, [pc, #24]	; (4014b4 <osc_get_rate+0x70>)
  40149c:	e000      	b.n	4014a0 <osc_get_rate+0x5c>
	}

	return 0;
  40149e:	2300      	movs	r3, #0
}
  4014a0:	4618      	mov	r0, r3
  4014a2:	370c      	adds	r7, #12
  4014a4:	46bd      	mov	sp, r7
  4014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014aa:	4770      	bx	lr
  4014ac:	003d0900 	.word	0x003d0900
  4014b0:	007a1200 	.word	0x007a1200
  4014b4:	00b71b00 	.word	0x00b71b00

004014b8 <sysclk_get_main_hz>:
{
  4014b8:	b580      	push	{r7, lr}
  4014ba:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4014bc:	2006      	movs	r0, #6
  4014be:	4b05      	ldr	r3, [pc, #20]	; (4014d4 <sysclk_get_main_hz+0x1c>)
  4014c0:	4798      	blx	r3
  4014c2:	4602      	mov	r2, r0
  4014c4:	4613      	mov	r3, r2
  4014c6:	009b      	lsls	r3, r3, #2
  4014c8:	4413      	add	r3, r2
  4014ca:	009a      	lsls	r2, r3, #2
  4014cc:	4413      	add	r3, r2
}
  4014ce:	4618      	mov	r0, r3
  4014d0:	bd80      	pop	{r7, pc}
  4014d2:	bf00      	nop
  4014d4:	00401445 	.word	0x00401445

004014d8 <sysclk_get_cpu_hz>:
{
  4014d8:	b580      	push	{r7, lr}
  4014da:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4014dc:	4b02      	ldr	r3, [pc, #8]	; (4014e8 <sysclk_get_cpu_hz+0x10>)
  4014de:	4798      	blx	r3
  4014e0:	4603      	mov	r3, r0
}
  4014e2:	4618      	mov	r0, r3
  4014e4:	bd80      	pop	{r7, pc}
  4014e6:	bf00      	nop
  4014e8:	004014b9 	.word	0x004014b9

004014ec <sysclk_get_peripheral_hz>:
{
  4014ec:	b580      	push	{r7, lr}
  4014ee:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4014f0:	4b02      	ldr	r3, [pc, #8]	; (4014fc <sysclk_get_peripheral_hz+0x10>)
  4014f2:	4798      	blx	r3
  4014f4:	4603      	mov	r3, r0
  4014f6:	085b      	lsrs	r3, r3, #1
}
  4014f8:	4618      	mov	r0, r3
  4014fa:	bd80      	pop	{r7, pc}
  4014fc:	004014b9 	.word	0x004014b9

00401500 <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  401500:	b480      	push	{r7}
  401502:	b089      	sub	sp, #36	; 0x24
  401504:	af00      	add	r7, sp, #0
  401506:	6078      	str	r0, [r7, #4]
  401508:	687b      	ldr	r3, [r7, #4]
  40150a:	61fb      	str	r3, [r7, #28]
  40150c:	69fb      	ldr	r3, [r7, #28]
  40150e:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  401510:	69bb      	ldr	r3, [r7, #24]
  401512:	095a      	lsrs	r2, r3, #5
  401514:	69fb      	ldr	r3, [r7, #28]
  401516:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401518:	697b      	ldr	r3, [r7, #20]
  40151a:	f003 031f 	and.w	r3, r3, #31
  40151e:	2101      	movs	r1, #1
  401520:	fa01 f303 	lsl.w	r3, r1, r3
  401524:	613a      	str	r2, [r7, #16]
  401526:	60fb      	str	r3, [r7, #12]
  401528:	693b      	ldr	r3, [r7, #16]
  40152a:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40152c:	68ba      	ldr	r2, [r7, #8]
  40152e:	4b06      	ldr	r3, [pc, #24]	; (401548 <ioport_enable_pin+0x48>)
  401530:	4413      	add	r3, r2
  401532:	025b      	lsls	r3, r3, #9
  401534:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  401536:	68fb      	ldr	r3, [r7, #12]
  401538:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  40153a:	bf00      	nop
  40153c:	3724      	adds	r7, #36	; 0x24
  40153e:	46bd      	mov	sp, r7
  401540:	f85d 7b04 	ldr.w	r7, [sp], #4
  401544:	4770      	bx	lr
  401546:	bf00      	nop
  401548:	00200707 	.word	0x00200707

0040154c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  40154c:	b480      	push	{r7}
  40154e:	b08d      	sub	sp, #52	; 0x34
  401550:	af00      	add	r7, sp, #0
  401552:	6078      	str	r0, [r7, #4]
  401554:	6039      	str	r1, [r7, #0]
  401556:	687b      	ldr	r3, [r7, #4]
  401558:	62fb      	str	r3, [r7, #44]	; 0x2c
  40155a:	683b      	ldr	r3, [r7, #0]
  40155c:	62bb      	str	r3, [r7, #40]	; 0x28
  40155e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401560:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401564:	095a      	lsrs	r2, r3, #5
  401566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401568:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40156a:	6a3b      	ldr	r3, [r7, #32]
  40156c:	f003 031f 	and.w	r3, r3, #31
  401570:	2101      	movs	r1, #1
  401572:	fa01 f303 	lsl.w	r3, r1, r3
  401576:	61fa      	str	r2, [r7, #28]
  401578:	61bb      	str	r3, [r7, #24]
  40157a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40157c:	617b      	str	r3, [r7, #20]
  40157e:	69fb      	ldr	r3, [r7, #28]
  401580:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401582:	693a      	ldr	r2, [r7, #16]
  401584:	4b37      	ldr	r3, [pc, #220]	; (401664 <ioport_set_pin_mode+0x118>)
  401586:	4413      	add	r3, r2
  401588:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  40158a:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  40158c:	697b      	ldr	r3, [r7, #20]
  40158e:	f003 0308 	and.w	r3, r3, #8
  401592:	2b00      	cmp	r3, #0
  401594:	d003      	beq.n	40159e <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401596:	68fb      	ldr	r3, [r7, #12]
  401598:	69ba      	ldr	r2, [r7, #24]
  40159a:	665a      	str	r2, [r3, #100]	; 0x64
  40159c:	e002      	b.n	4015a4 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  40159e:	68fb      	ldr	r3, [r7, #12]
  4015a0:	69ba      	ldr	r2, [r7, #24]
  4015a2:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4015a4:	697b      	ldr	r3, [r7, #20]
  4015a6:	f003 0310 	and.w	r3, r3, #16
  4015aa:	2b00      	cmp	r3, #0
  4015ac:	d004      	beq.n	4015b8 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4015ae:	68fb      	ldr	r3, [r7, #12]
  4015b0:	69ba      	ldr	r2, [r7, #24]
  4015b2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4015b6:	e003      	b.n	4015c0 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4015b8:	68fb      	ldr	r3, [r7, #12]
  4015ba:	69ba      	ldr	r2, [r7, #24]
  4015bc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4015c0:	697b      	ldr	r3, [r7, #20]
  4015c2:	f003 0320 	and.w	r3, r3, #32
  4015c6:	2b00      	cmp	r3, #0
  4015c8:	d003      	beq.n	4015d2 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4015ca:	68fb      	ldr	r3, [r7, #12]
  4015cc:	69ba      	ldr	r2, [r7, #24]
  4015ce:	651a      	str	r2, [r3, #80]	; 0x50
  4015d0:	e002      	b.n	4015d8 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  4015d2:	68fb      	ldr	r3, [r7, #12]
  4015d4:	69ba      	ldr	r2, [r7, #24]
  4015d6:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  4015d8:	697b      	ldr	r3, [r7, #20]
  4015da:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  4015de:	2b00      	cmp	r3, #0
  4015e0:	d003      	beq.n	4015ea <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  4015e2:	68fb      	ldr	r3, [r7, #12]
  4015e4:	69ba      	ldr	r2, [r7, #24]
  4015e6:	621a      	str	r2, [r3, #32]
  4015e8:	e002      	b.n	4015f0 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  4015ea:	68fb      	ldr	r3, [r7, #12]
  4015ec:	69ba      	ldr	r2, [r7, #24]
  4015ee:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  4015f0:	697b      	ldr	r3, [r7, #20]
  4015f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4015f6:	2b00      	cmp	r3, #0
  4015f8:	d004      	beq.n	401604 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  4015fa:	68fb      	ldr	r3, [r7, #12]
  4015fc:	69ba      	ldr	r2, [r7, #24]
  4015fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401602:	e003      	b.n	40160c <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401604:	68fb      	ldr	r3, [r7, #12]
  401606:	69ba      	ldr	r2, [r7, #24]
  401608:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  40160c:	697b      	ldr	r3, [r7, #20]
  40160e:	f003 0301 	and.w	r3, r3, #1
  401612:	2b00      	cmp	r3, #0
  401614:	d006      	beq.n	401624 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401616:	68fb      	ldr	r3, [r7, #12]
  401618:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40161a:	69bb      	ldr	r3, [r7, #24]
  40161c:	431a      	orrs	r2, r3
  40161e:	68fb      	ldr	r3, [r7, #12]
  401620:	671a      	str	r2, [r3, #112]	; 0x70
  401622:	e006      	b.n	401632 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401624:	68fb      	ldr	r3, [r7, #12]
  401626:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401628:	69bb      	ldr	r3, [r7, #24]
  40162a:	43db      	mvns	r3, r3
  40162c:	401a      	ands	r2, r3
  40162e:	68fb      	ldr	r3, [r7, #12]
  401630:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  401632:	697b      	ldr	r3, [r7, #20]
  401634:	f003 0302 	and.w	r3, r3, #2
  401638:	2b00      	cmp	r3, #0
  40163a:	d006      	beq.n	40164a <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  40163c:	68fb      	ldr	r3, [r7, #12]
  40163e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401640:	69bb      	ldr	r3, [r7, #24]
  401642:	431a      	orrs	r2, r3
  401644:	68fb      	ldr	r3, [r7, #12]
  401646:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  401648:	e006      	b.n	401658 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40164a:	68fb      	ldr	r3, [r7, #12]
  40164c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40164e:	69bb      	ldr	r3, [r7, #24]
  401650:	43db      	mvns	r3, r3
  401652:	401a      	ands	r2, r3
  401654:	68fb      	ldr	r3, [r7, #12]
  401656:	675a      	str	r2, [r3, #116]	; 0x74
  401658:	bf00      	nop
  40165a:	3734      	adds	r7, #52	; 0x34
  40165c:	46bd      	mov	sp, r7
  40165e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401662:	4770      	bx	lr
  401664:	00200707 	.word	0x00200707

00401668 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  401668:	b480      	push	{r7}
  40166a:	b08d      	sub	sp, #52	; 0x34
  40166c:	af00      	add	r7, sp, #0
  40166e:	6078      	str	r0, [r7, #4]
  401670:	460b      	mov	r3, r1
  401672:	70fb      	strb	r3, [r7, #3]
  401674:	687b      	ldr	r3, [r7, #4]
  401676:	62fb      	str	r3, [r7, #44]	; 0x2c
  401678:	78fb      	ldrb	r3, [r7, #3]
  40167a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40167e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401680:	627b      	str	r3, [r7, #36]	; 0x24
  401682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401684:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401686:	6a3b      	ldr	r3, [r7, #32]
  401688:	095b      	lsrs	r3, r3, #5
  40168a:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40168c:	69fa      	ldr	r2, [r7, #28]
  40168e:	4b17      	ldr	r3, [pc, #92]	; (4016ec <ioport_set_pin_dir+0x84>)
  401690:	4413      	add	r3, r2
  401692:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401694:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  401696:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40169a:	2b01      	cmp	r3, #1
  40169c:	d109      	bne.n	4016b2 <ioport_set_pin_dir+0x4a>
  40169e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4016a0:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4016a2:	697b      	ldr	r3, [r7, #20]
  4016a4:	f003 031f 	and.w	r3, r3, #31
  4016a8:	2201      	movs	r2, #1
  4016aa:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4016ac:	69bb      	ldr	r3, [r7, #24]
  4016ae:	611a      	str	r2, [r3, #16]
  4016b0:	e00c      	b.n	4016cc <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4016b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4016b6:	2b00      	cmp	r3, #0
  4016b8:	d108      	bne.n	4016cc <ioport_set_pin_dir+0x64>
  4016ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4016bc:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4016be:	693b      	ldr	r3, [r7, #16]
  4016c0:	f003 031f 	and.w	r3, r3, #31
  4016c4:	2201      	movs	r2, #1
  4016c6:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4016c8:	69bb      	ldr	r3, [r7, #24]
  4016ca:	615a      	str	r2, [r3, #20]
  4016cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4016ce:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4016d0:	68fb      	ldr	r3, [r7, #12]
  4016d2:	f003 031f 	and.w	r3, r3, #31
  4016d6:	2201      	movs	r2, #1
  4016d8:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016da:	69bb      	ldr	r3, [r7, #24]
  4016dc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4016e0:	bf00      	nop
  4016e2:	3734      	adds	r7, #52	; 0x34
  4016e4:	46bd      	mov	sp, r7
  4016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ea:	4770      	bx	lr
  4016ec:	00200707 	.word	0x00200707

004016f0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4016f0:	b480      	push	{r7}
  4016f2:	b08b      	sub	sp, #44	; 0x2c
  4016f4:	af00      	add	r7, sp, #0
  4016f6:	6078      	str	r0, [r7, #4]
  4016f8:	460b      	mov	r3, r1
  4016fa:	70fb      	strb	r3, [r7, #3]
  4016fc:	687b      	ldr	r3, [r7, #4]
  4016fe:	627b      	str	r3, [r7, #36]	; 0x24
  401700:	78fb      	ldrb	r3, [r7, #3]
  401702:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401708:	61fb      	str	r3, [r7, #28]
  40170a:	69fb      	ldr	r3, [r7, #28]
  40170c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40170e:	69bb      	ldr	r3, [r7, #24]
  401710:	095b      	lsrs	r3, r3, #5
  401712:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401714:	697a      	ldr	r2, [r7, #20]
  401716:	4b10      	ldr	r3, [pc, #64]	; (401758 <ioport_set_pin_level+0x68>)
  401718:	4413      	add	r3, r2
  40171a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40171c:	613b      	str	r3, [r7, #16]

	if (level) {
  40171e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401722:	2b00      	cmp	r3, #0
  401724:	d009      	beq.n	40173a <ioport_set_pin_level+0x4a>
  401726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401728:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40172a:	68fb      	ldr	r3, [r7, #12]
  40172c:	f003 031f 	and.w	r3, r3, #31
  401730:	2201      	movs	r2, #1
  401732:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401734:	693b      	ldr	r3, [r7, #16]
  401736:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  401738:	e008      	b.n	40174c <ioport_set_pin_level+0x5c>
  40173a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40173c:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40173e:	68bb      	ldr	r3, [r7, #8]
  401740:	f003 031f 	and.w	r3, r3, #31
  401744:	2201      	movs	r2, #1
  401746:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401748:	693b      	ldr	r3, [r7, #16]
  40174a:	635a      	str	r2, [r3, #52]	; 0x34
  40174c:	bf00      	nop
  40174e:	372c      	adds	r7, #44	; 0x2c
  401750:	46bd      	mov	sp, r7
  401752:	f85d 7b04 	ldr.w	r7, [sp], #4
  401756:	4770      	bx	lr
  401758:	00200707 	.word	0x00200707

0040175c <spi_reset>:
{
  40175c:	b480      	push	{r7}
  40175e:	b083      	sub	sp, #12
  401760:	af00      	add	r7, sp, #0
  401762:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401764:	687b      	ldr	r3, [r7, #4]
  401766:	2280      	movs	r2, #128	; 0x80
  401768:	601a      	str	r2, [r3, #0]
}
  40176a:	bf00      	nop
  40176c:	370c      	adds	r7, #12
  40176e:	46bd      	mov	sp, r7
  401770:	f85d 7b04 	ldr.w	r7, [sp], #4
  401774:	4770      	bx	lr

00401776 <spi_enable>:
{
  401776:	b480      	push	{r7}
  401778:	b083      	sub	sp, #12
  40177a:	af00      	add	r7, sp, #0
  40177c:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40177e:	687b      	ldr	r3, [r7, #4]
  401780:	2201      	movs	r2, #1
  401782:	601a      	str	r2, [r3, #0]
}
  401784:	bf00      	nop
  401786:	370c      	adds	r7, #12
  401788:	46bd      	mov	sp, r7
  40178a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40178e:	4770      	bx	lr

00401790 <spi_disable>:
{
  401790:	b480      	push	{r7}
  401792:	b083      	sub	sp, #12
  401794:	af00      	add	r7, sp, #0
  401796:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  401798:	687b      	ldr	r3, [r7, #4]
  40179a:	2202      	movs	r2, #2
  40179c:	601a      	str	r2, [r3, #0]
}
  40179e:	bf00      	nop
  4017a0:	370c      	adds	r7, #12
  4017a2:	46bd      	mov	sp, r7
  4017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017a8:	4770      	bx	lr

004017aa <spi_set_master_mode>:
{
  4017aa:	b480      	push	{r7}
  4017ac:	b083      	sub	sp, #12
  4017ae:	af00      	add	r7, sp, #0
  4017b0:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4017b2:	687b      	ldr	r3, [r7, #4]
  4017b4:	685b      	ldr	r3, [r3, #4]
  4017b6:	f043 0201 	orr.w	r2, r3, #1
  4017ba:	687b      	ldr	r3, [r7, #4]
  4017bc:	605a      	str	r2, [r3, #4]
}
  4017be:	bf00      	nop
  4017c0:	370c      	adds	r7, #12
  4017c2:	46bd      	mov	sp, r7
  4017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017c8:	4770      	bx	lr

004017ca <spi_set_fixed_peripheral_select>:
{
  4017ca:	b480      	push	{r7}
  4017cc:	b083      	sub	sp, #12
  4017ce:	af00      	add	r7, sp, #0
  4017d0:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4017d2:	687b      	ldr	r3, [r7, #4]
  4017d4:	685b      	ldr	r3, [r3, #4]
  4017d6:	f023 0202 	bic.w	r2, r3, #2
  4017da:	687b      	ldr	r3, [r7, #4]
  4017dc:	605a      	str	r2, [r3, #4]
}
  4017de:	bf00      	nop
  4017e0:	370c      	adds	r7, #12
  4017e2:	46bd      	mov	sp, r7
  4017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017e8:	4770      	bx	lr

004017ea <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  4017ea:	b480      	push	{r7}
  4017ec:	b083      	sub	sp, #12
  4017ee:	af00      	add	r7, sp, #0
  4017f0:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4017f2:	687b      	ldr	r3, [r7, #4]
  4017f4:	685b      	ldr	r3, [r3, #4]
  4017f6:	f043 0210 	orr.w	r2, r3, #16
  4017fa:	687b      	ldr	r3, [r7, #4]
  4017fc:	605a      	str	r2, [r3, #4]
}
  4017fe:	bf00      	nop
  401800:	370c      	adds	r7, #12
  401802:	46bd      	mov	sp, r7
  401804:	f85d 7b04 	ldr.w	r7, [sp], #4
  401808:	4770      	bx	lr

0040180a <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  40180a:	b480      	push	{r7}
  40180c:	b083      	sub	sp, #12
  40180e:	af00      	add	r7, sp, #0
  401810:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401812:	687b      	ldr	r3, [r7, #4]
  401814:	685b      	ldr	r3, [r3, #4]
  401816:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  40181a:	687b      	ldr	r3, [r7, #4]
  40181c:	605a      	str	r2, [r3, #4]
}
  40181e:	bf00      	nop
  401820:	370c      	adds	r7, #12
  401822:	46bd      	mov	sp, r7
  401824:	f85d 7b04 	ldr.w	r7, [sp], #4
  401828:	4770      	bx	lr
	...

0040182c <ssd1306_hard_reset>:
{
  40182c:	b580      	push	{r7, lr}
  40182e:	b082      	sub	sp, #8
  401830:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  401832:	4b0f      	ldr	r3, [pc, #60]	; (401870 <ssd1306_hard_reset+0x44>)
  401834:	4798      	blx	r3
  401836:	4602      	mov	r2, r0
  401838:	4b0e      	ldr	r3, [pc, #56]	; (401874 <ssd1306_hard_reset+0x48>)
  40183a:	fba3 2302 	umull	r2, r3, r3, r2
  40183e:	0c9a      	lsrs	r2, r3, #18
  401840:	4613      	mov	r3, r2
  401842:	009b      	lsls	r3, r3, #2
  401844:	4413      	add	r3, r2
  401846:	005b      	lsls	r3, r3, #1
  401848:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  40184a:	2100      	movs	r1, #0
  40184c:	2051      	movs	r0, #81	; 0x51
  40184e:	4b0a      	ldr	r3, [pc, #40]	; (401878 <ssd1306_hard_reset+0x4c>)
  401850:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  401852:	6878      	ldr	r0, [r7, #4]
  401854:	4b09      	ldr	r3, [pc, #36]	; (40187c <ssd1306_hard_reset+0x50>)
  401856:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401858:	2101      	movs	r1, #1
  40185a:	2051      	movs	r0, #81	; 0x51
  40185c:	4b06      	ldr	r3, [pc, #24]	; (401878 <ssd1306_hard_reset+0x4c>)
  40185e:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  401860:	6878      	ldr	r0, [r7, #4]
  401862:	4b06      	ldr	r3, [pc, #24]	; (40187c <ssd1306_hard_reset+0x50>)
  401864:	4798      	blx	r3
}
  401866:	bf00      	nop
  401868:	3708      	adds	r7, #8
  40186a:	46bd      	mov	sp, r7
  40186c:	bd80      	pop	{r7, pc}
  40186e:	bf00      	nop
  401870:	004014d9 	.word	0x004014d9
  401874:	431bde83 	.word	0x431bde83
  401878:	004016f1 	.word	0x004016f1
  40187c:	20400001 	.word	0x20400001

00401880 <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  401880:	b580      	push	{r7, lr}
  401882:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  401884:	20af      	movs	r0, #175	; 0xaf
  401886:	4b02      	ldr	r3, [pc, #8]	; (401890 <ssd1306_display_on+0x10>)
  401888:	4798      	blx	r3
}
  40188a:	bf00      	nop
  40188c:	bd80      	pop	{r7, pc}
  40188e:	bf00      	nop
  401890:	00401b01 	.word	0x00401b01

00401894 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  401894:	b580      	push	{r7, lr}
  401896:	b082      	sub	sp, #8
  401898:	af00      	add	r7, sp, #0
  40189a:	4603      	mov	r3, r0
  40189c:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40189e:	2081      	movs	r0, #129	; 0x81
  4018a0:	4b05      	ldr	r3, [pc, #20]	; (4018b8 <ssd1306_set_contrast+0x24>)
  4018a2:	4798      	blx	r3
	ssd1306_write_command(contrast);
  4018a4:	79fb      	ldrb	r3, [r7, #7]
  4018a6:	4618      	mov	r0, r3
  4018a8:	4b03      	ldr	r3, [pc, #12]	; (4018b8 <ssd1306_set_contrast+0x24>)
  4018aa:	4798      	blx	r3
	return contrast;
  4018ac:	79fb      	ldrb	r3, [r7, #7]
}
  4018ae:	4618      	mov	r0, r3
  4018b0:	3708      	adds	r7, #8
  4018b2:	46bd      	mov	sp, r7
  4018b4:	bd80      	pop	{r7, pc}
  4018b6:	bf00      	nop
  4018b8:	00401b01 	.word	0x00401b01

004018bc <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  4018bc:	b580      	push	{r7, lr}
  4018be:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4018c0:	20a6      	movs	r0, #166	; 0xa6
  4018c2:	4b02      	ldr	r3, [pc, #8]	; (4018cc <ssd1306_display_invert_disable+0x10>)
  4018c4:	4798      	blx	r3
}
  4018c6:	bf00      	nop
  4018c8:	bd80      	pop	{r7, pc}
  4018ca:	bf00      	nop
  4018cc:	00401b01 	.word	0x00401b01

004018d0 <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  4018d0:	b590      	push	{r4, r7, lr}
  4018d2:	b083      	sub	sp, #12
  4018d4:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  4018d6:	2101      	movs	r1, #1
  4018d8:	2051      	movs	r0, #81	; 0x51
  4018da:	4b46      	ldr	r3, [pc, #280]	; (4019f4 <ssd1306_interface_init+0x124>)
  4018dc:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  4018de:	2101      	movs	r1, #1
  4018e0:	2023      	movs	r0, #35	; 0x23
  4018e2:	4b44      	ldr	r3, [pc, #272]	; (4019f4 <ssd1306_interface_init+0x124>)
  4018e4:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  4018e6:	2108      	movs	r1, #8
  4018e8:	2051      	movs	r0, #81	; 0x51
  4018ea:	4b43      	ldr	r3, [pc, #268]	; (4019f8 <ssd1306_interface_init+0x128>)
  4018ec:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  4018ee:	2108      	movs	r1, #8
  4018f0:	2023      	movs	r0, #35	; 0x23
  4018f2:	4b41      	ldr	r3, [pc, #260]	; (4019f8 <ssd1306_interface_init+0x128>)
  4018f4:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  4018f6:	2023      	movs	r0, #35	; 0x23
  4018f8:	4b40      	ldr	r3, [pc, #256]	; (4019fc <ssd1306_interface_init+0x12c>)
  4018fa:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  4018fc:	2051      	movs	r0, #81	; 0x51
  4018fe:	4b3f      	ldr	r3, [pc, #252]	; (4019fc <ssd1306_interface_init+0x12c>)
  401900:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  401902:	2101      	movs	r1, #1
  401904:	2023      	movs	r0, #35	; 0x23
  401906:	4b3e      	ldr	r3, [pc, #248]	; (401a00 <ssd1306_interface_init+0x130>)
  401908:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  40190a:	2101      	movs	r1, #1
  40190c:	2051      	movs	r0, #81	; 0x51
  40190e:	4b3c      	ldr	r3, [pc, #240]	; (401a00 <ssd1306_interface_init+0x130>)
  401910:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  401912:	2300      	movs	r3, #0
  401914:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401918:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40191c:	4839      	ldr	r0, [pc, #228]	; (401a04 <ssd1306_interface_init+0x134>)
  40191e:	4c3a      	ldr	r4, [pc, #232]	; (401a08 <ssd1306_interface_init+0x138>)
  401920:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401922:	2300      	movs	r3, #0
  401924:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401928:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40192c:	4835      	ldr	r0, [pc, #212]	; (401a04 <ssd1306_interface_init+0x134>)
  40192e:	4c36      	ldr	r4, [pc, #216]	; (401a08 <ssd1306_interface_init+0x138>)
  401930:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  401932:	2300      	movs	r3, #0
  401934:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401938:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40193c:	4831      	ldr	r0, [pc, #196]	; (401a04 <ssd1306_interface_init+0x134>)
  40193e:	4c32      	ldr	r4, [pc, #200]	; (401a08 <ssd1306_interface_init+0x138>)
  401940:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  401942:	2300      	movs	r3, #0
  401944:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401948:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40194c:	482d      	ldr	r0, [pc, #180]	; (401a04 <ssd1306_interface_init+0x134>)
  40194e:	4c2e      	ldr	r4, [pc, #184]	; (401a08 <ssd1306_interface_init+0x138>)
  401950:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401952:	2300      	movs	r3, #0
  401954:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401958:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40195c:	4829      	ldr	r0, [pc, #164]	; (401a04 <ssd1306_interface_init+0x134>)
  40195e:	4c2a      	ldr	r4, [pc, #168]	; (401a08 <ssd1306_interface_init+0x138>)
  401960:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  401962:	2300      	movs	r3, #0
  401964:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401968:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40196c:	4825      	ldr	r0, [pc, #148]	; (401a04 <ssd1306_interface_init+0x134>)
  40196e:	4c26      	ldr	r4, [pc, #152]	; (401a08 <ssd1306_interface_init+0x138>)
  401970:	47a0      	blx	r4
		
		spi_disable(SPI0);
  401972:	4826      	ldr	r0, [pc, #152]	; (401a0c <ssd1306_interface_init+0x13c>)
  401974:	4b26      	ldr	r3, [pc, #152]	; (401a10 <ssd1306_interface_init+0x140>)
  401976:	4798      	blx	r3
		spi_reset(SPI0);
  401978:	4824      	ldr	r0, [pc, #144]	; (401a0c <ssd1306_interface_init+0x13c>)
  40197a:	4b26      	ldr	r3, [pc, #152]	; (401a14 <ssd1306_interface_init+0x144>)
  40197c:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  40197e:	4823      	ldr	r0, [pc, #140]	; (401a0c <ssd1306_interface_init+0x13c>)
  401980:	4b25      	ldr	r3, [pc, #148]	; (401a18 <ssd1306_interface_init+0x148>)
  401982:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  401984:	2208      	movs	r2, #8
  401986:	2101      	movs	r1, #1
  401988:	4820      	ldr	r0, [pc, #128]	; (401a0c <ssd1306_interface_init+0x13c>)
  40198a:	4b24      	ldr	r3, [pc, #144]	; (401a1c <ssd1306_interface_init+0x14c>)
  40198c:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40198e:	2200      	movs	r2, #0
  401990:	2101      	movs	r1, #1
  401992:	481e      	ldr	r0, [pc, #120]	; (401a0c <ssd1306_interface_init+0x13c>)
  401994:	4b22      	ldr	r3, [pc, #136]	; (401a20 <ssd1306_interface_init+0x150>)
  401996:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  401998:	2200      	movs	r2, #0
  40199a:	2101      	movs	r1, #1
  40199c:	481b      	ldr	r0, [pc, #108]	; (401a0c <ssd1306_interface_init+0x13c>)
  40199e:	4b21      	ldr	r3, [pc, #132]	; (401a24 <ssd1306_interface_init+0x154>)
  4019a0:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  4019a2:	481a      	ldr	r0, [pc, #104]	; (401a0c <ssd1306_interface_init+0x13c>)
  4019a4:	4b20      	ldr	r3, [pc, #128]	; (401a28 <ssd1306_interface_init+0x158>)
  4019a6:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4019a8:	2200      	movs	r2, #0
  4019aa:	2101      	movs	r1, #1
  4019ac:	4817      	ldr	r0, [pc, #92]	; (401a0c <ssd1306_interface_init+0x13c>)
  4019ae:	4b1f      	ldr	r3, [pc, #124]	; (401a2c <ssd1306_interface_init+0x15c>)
  4019b0:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  4019b2:	4816      	ldr	r0, [pc, #88]	; (401a0c <ssd1306_interface_init+0x13c>)
  4019b4:	4b1e      	ldr	r3, [pc, #120]	; (401a30 <ssd1306_interface_init+0x160>)
  4019b6:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  4019b8:	4814      	ldr	r0, [pc, #80]	; (401a0c <ssd1306_interface_init+0x13c>)
  4019ba:	4b1e      	ldr	r3, [pc, #120]	; (401a34 <ssd1306_interface_init+0x164>)
  4019bc:	4798      	blx	r3
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4019be:	4b1e      	ldr	r3, [pc, #120]	; (401a38 <ssd1306_interface_init+0x168>)
  4019c0:	4798      	blx	r3
  4019c2:	4603      	mov	r3, r0
  4019c4:	4619      	mov	r1, r3
  4019c6:	481d      	ldr	r0, [pc, #116]	; (401a3c <ssd1306_interface_init+0x16c>)
  4019c8:	4b1d      	ldr	r3, [pc, #116]	; (401a40 <ssd1306_interface_init+0x170>)
  4019ca:	4798      	blx	r3
  4019cc:	4603      	mov	r3, r0
  4019ce:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  4019d0:	687b      	ldr	r3, [r7, #4]
  4019d2:	b2db      	uxtb	r3, r3
  4019d4:	461a      	mov	r2, r3
  4019d6:	2101      	movs	r1, #1
  4019d8:	480c      	ldr	r0, [pc, #48]	; (401a0c <ssd1306_interface_init+0x13c>)
  4019da:	4b1a      	ldr	r3, [pc, #104]	; (401a44 <ssd1306_interface_init+0x174>)
  4019dc:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4019de:	480b      	ldr	r0, [pc, #44]	; (401a0c <ssd1306_interface_init+0x13c>)
  4019e0:	4b19      	ldr	r3, [pc, #100]	; (401a48 <ssd1306_interface_init+0x178>)
  4019e2:	4798      	blx	r3
		
		spi_enable(SPI0);
  4019e4:	4809      	ldr	r0, [pc, #36]	; (401a0c <ssd1306_interface_init+0x13c>)
  4019e6:	4b19      	ldr	r3, [pc, #100]	; (401a4c <ssd1306_interface_init+0x17c>)
  4019e8:	4798      	blx	r3
}
  4019ea:	bf00      	nop
  4019ec:	370c      	adds	r7, #12
  4019ee:	46bd      	mov	sp, r7
  4019f0:	bd90      	pop	{r4, r7, pc}
  4019f2:	bf00      	nop
  4019f4:	00401669 	.word	0x00401669
  4019f8:	0040154d 	.word	0x0040154d
  4019fc:	00401501 	.word	0x00401501
  401a00:	004016f1 	.word	0x004016f1
  401a04:	400e1400 	.word	0x400e1400
  401a08:	00402255 	.word	0x00402255
  401a0c:	40008000 	.word	0x40008000
  401a10:	00401791 	.word	0x00401791
  401a14:	0040175d 	.word	0x0040175d
  401a18:	004017ab 	.word	0x004017ab
  401a1c:	00400b51 	.word	0x00400b51
  401a20:	00400ab1 	.word	0x00400ab1
  401a24:	00400b01 	.word	0x00400b01
  401a28:	004017cb 	.word	0x004017cb
  401a2c:	00400bf7 	.word	0x00400bf7
  401a30:	0040180b 	.word	0x0040180b
  401a34:	004017eb 	.word	0x004017eb
  401a38:	004014ed 	.word	0x004014ed
  401a3c:	001e8480 	.word	0x001e8480
  401a40:	00400c41 	.word	0x00400c41
  401a44:	00400c7d 	.word	0x00400c7d
  401a48:	004009c1 	.word	0x004009c1
  401a4c:	00401777 	.word	0x00401777

00401a50 <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  401a50:	b580      	push	{r7, lr}
  401a52:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  401a54:	4b23      	ldr	r3, [pc, #140]	; (401ae4 <ssd1306_init+0x94>)
  401a56:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  401a58:	4b23      	ldr	r3, [pc, #140]	; (401ae8 <ssd1306_init+0x98>)
  401a5a:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401a5c:	2101      	movs	r1, #1
  401a5e:	2051      	movs	r0, #81	; 0x51
  401a60:	4b22      	ldr	r3, [pc, #136]	; (401aec <ssd1306_init+0x9c>)
  401a62:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  401a64:	20a8      	movs	r0, #168	; 0xa8
  401a66:	4b22      	ldr	r3, [pc, #136]	; (401af0 <ssd1306_init+0xa0>)
  401a68:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  401a6a:	201f      	movs	r0, #31
  401a6c:	4b20      	ldr	r3, [pc, #128]	; (401af0 <ssd1306_init+0xa0>)
  401a6e:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  401a70:	20d3      	movs	r0, #211	; 0xd3
  401a72:	4b1f      	ldr	r3, [pc, #124]	; (401af0 <ssd1306_init+0xa0>)
  401a74:	4798      	blx	r3
	ssd1306_write_command(0x00);
  401a76:	2000      	movs	r0, #0
  401a78:	4b1d      	ldr	r3, [pc, #116]	; (401af0 <ssd1306_init+0xa0>)
  401a7a:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  401a7c:	2040      	movs	r0, #64	; 0x40
  401a7e:	4b1c      	ldr	r3, [pc, #112]	; (401af0 <ssd1306_init+0xa0>)
  401a80:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  401a82:	20a1      	movs	r0, #161	; 0xa1
  401a84:	4b1a      	ldr	r3, [pc, #104]	; (401af0 <ssd1306_init+0xa0>)
  401a86:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  401a88:	20c8      	movs	r0, #200	; 0xc8
  401a8a:	4b19      	ldr	r3, [pc, #100]	; (401af0 <ssd1306_init+0xa0>)
  401a8c:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  401a8e:	20da      	movs	r0, #218	; 0xda
  401a90:	4b17      	ldr	r3, [pc, #92]	; (401af0 <ssd1306_init+0xa0>)
  401a92:	4798      	blx	r3
	ssd1306_write_command(0x02);
  401a94:	2002      	movs	r0, #2
  401a96:	4b16      	ldr	r3, [pc, #88]	; (401af0 <ssd1306_init+0xa0>)
  401a98:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  401a9a:	208f      	movs	r0, #143	; 0x8f
  401a9c:	4b15      	ldr	r3, [pc, #84]	; (401af4 <ssd1306_init+0xa4>)
  401a9e:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  401aa0:	20a4      	movs	r0, #164	; 0xa4
  401aa2:	4b13      	ldr	r3, [pc, #76]	; (401af0 <ssd1306_init+0xa0>)
  401aa4:	4798      	blx	r3

	ssd1306_display_invert_disable();
  401aa6:	4b14      	ldr	r3, [pc, #80]	; (401af8 <ssd1306_init+0xa8>)
  401aa8:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  401aaa:	20d5      	movs	r0, #213	; 0xd5
  401aac:	4b10      	ldr	r3, [pc, #64]	; (401af0 <ssd1306_init+0xa0>)
  401aae:	4798      	blx	r3
	ssd1306_write_command(0x80);
  401ab0:	2080      	movs	r0, #128	; 0x80
  401ab2:	4b0f      	ldr	r3, [pc, #60]	; (401af0 <ssd1306_init+0xa0>)
  401ab4:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  401ab6:	208d      	movs	r0, #141	; 0x8d
  401ab8:	4b0d      	ldr	r3, [pc, #52]	; (401af0 <ssd1306_init+0xa0>)
  401aba:	4798      	blx	r3
	ssd1306_write_command(0x14);
  401abc:	2014      	movs	r0, #20
  401abe:	4b0c      	ldr	r3, [pc, #48]	; (401af0 <ssd1306_init+0xa0>)
  401ac0:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  401ac2:	20db      	movs	r0, #219	; 0xdb
  401ac4:	4b0a      	ldr	r3, [pc, #40]	; (401af0 <ssd1306_init+0xa0>)
  401ac6:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  401ac8:	2040      	movs	r0, #64	; 0x40
  401aca:	4b09      	ldr	r3, [pc, #36]	; (401af0 <ssd1306_init+0xa0>)
  401acc:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  401ace:	20d9      	movs	r0, #217	; 0xd9
  401ad0:	4b07      	ldr	r3, [pc, #28]	; (401af0 <ssd1306_init+0xa0>)
  401ad2:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  401ad4:	20f1      	movs	r0, #241	; 0xf1
  401ad6:	4b06      	ldr	r3, [pc, #24]	; (401af0 <ssd1306_init+0xa0>)
  401ad8:	4798      	blx	r3

	
	ssd1306_display_on();
  401ada:	4b08      	ldr	r3, [pc, #32]	; (401afc <ssd1306_init+0xac>)
  401adc:	4798      	blx	r3
}
  401ade:	bf00      	nop
  401ae0:	bd80      	pop	{r7, pc}
  401ae2:	bf00      	nop
  401ae4:	004018d1 	.word	0x004018d1
  401ae8:	0040182d 	.word	0x0040182d
  401aec:	004016f1 	.word	0x004016f1
  401af0:	00401b01 	.word	0x00401b01
  401af4:	00401895 	.word	0x00401895
  401af8:	004018bd 	.word	0x004018bd
  401afc:	00401881 	.word	0x00401881

00401b00 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  401b00:	b5f0      	push	{r4, r5, r6, r7, lr}
  401b02:	b083      	sub	sp, #12
  401b04:	af00      	add	r7, sp, #0
  401b06:	4603      	mov	r3, r0
  401b08:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  401b0a:	2100      	movs	r1, #0
  401b0c:	2023      	movs	r0, #35	; 0x23
  401b0e:	4b1c      	ldr	r3, [pc, #112]	; (401b80 <ssd1306_write_command+0x80>)
  401b10:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401b12:	2101      	movs	r1, #1
  401b14:	481b      	ldr	r0, [pc, #108]	; (401b84 <ssd1306_write_command+0x84>)
  401b16:	4b1c      	ldr	r3, [pc, #112]	; (401b88 <ssd1306_write_command+0x88>)
  401b18:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  401b1a:	79fb      	ldrb	r3, [r7, #7]
  401b1c:	b299      	uxth	r1, r3
  401b1e:	2301      	movs	r3, #1
  401b20:	2201      	movs	r2, #1
  401b22:	4818      	ldr	r0, [pc, #96]	; (401b84 <ssd1306_write_command+0x84>)
  401b24:	4c19      	ldr	r4, [pc, #100]	; (401b8c <ssd1306_write_command+0x8c>)
  401b26:	47a0      	blx	r4
	delay_us(10);
  401b28:	4b19      	ldr	r3, [pc, #100]	; (401b90 <ssd1306_write_command+0x90>)
  401b2a:	4798      	blx	r3
  401b2c:	4603      	mov	r3, r0
  401b2e:	4619      	mov	r1, r3
  401b30:	f04f 0200 	mov.w	r2, #0
  401b34:	460b      	mov	r3, r1
  401b36:	4614      	mov	r4, r2
  401b38:	00a6      	lsls	r6, r4, #2
  401b3a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401b3e:	009d      	lsls	r5, r3, #2
  401b40:	462b      	mov	r3, r5
  401b42:	4634      	mov	r4, r6
  401b44:	185b      	adds	r3, r3, r1
  401b46:	eb44 0402 	adc.w	r4, r4, r2
  401b4a:	18db      	adds	r3, r3, r3
  401b4c:	eb44 0404 	adc.w	r4, r4, r4
  401b50:	4619      	mov	r1, r3
  401b52:	4622      	mov	r2, r4
  401b54:	4b0f      	ldr	r3, [pc, #60]	; (401b94 <ssd1306_write_command+0x94>)
  401b56:	f04f 0400 	mov.w	r4, #0
  401b5a:	18cd      	adds	r5, r1, r3
  401b5c:	eb42 0604 	adc.w	r6, r2, r4
  401b60:	4628      	mov	r0, r5
  401b62:	4631      	mov	r1, r6
  401b64:	4c0c      	ldr	r4, [pc, #48]	; (401b98 <ssd1306_write_command+0x98>)
  401b66:	4a0d      	ldr	r2, [pc, #52]	; (401b9c <ssd1306_write_command+0x9c>)
  401b68:	f04f 0300 	mov.w	r3, #0
  401b6c:	47a0      	blx	r4
  401b6e:	4603      	mov	r3, r0
  401b70:	460c      	mov	r4, r1
  401b72:	4618      	mov	r0, r3
  401b74:	4b0a      	ldr	r3, [pc, #40]	; (401ba0 <ssd1306_write_command+0xa0>)
  401b76:	4798      	blx	r3
}
  401b78:	bf00      	nop
  401b7a:	370c      	adds	r7, #12
  401b7c:	46bd      	mov	sp, r7
  401b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401b80:	004016f1 	.word	0x004016f1
  401b84:	40008000 	.word	0x40008000
  401b88:	004009fd 	.word	0x004009fd
  401b8c:	00400a31 	.word	0x00400a31
  401b90:	004014d9 	.word	0x004014d9
  401b94:	005a83df 	.word	0x005a83df
  401b98:	00403a19 	.word	0x00403a19
  401b9c:	005a83e0 	.word	0x005a83e0
  401ba0:	20400001 	.word	0x20400001

00401ba4 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
  401ba6:	b083      	sub	sp, #12
  401ba8:	af00      	add	r7, sp, #0
  401baa:	4603      	mov	r3, r0
  401bac:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  401bae:	2101      	movs	r1, #1
  401bb0:	2023      	movs	r0, #35	; 0x23
  401bb2:	4b1c      	ldr	r3, [pc, #112]	; (401c24 <ssd1306_write_data+0x80>)
  401bb4:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401bb6:	2101      	movs	r1, #1
  401bb8:	481b      	ldr	r0, [pc, #108]	; (401c28 <ssd1306_write_data+0x84>)
  401bba:	4b1c      	ldr	r3, [pc, #112]	; (401c2c <ssd1306_write_data+0x88>)
  401bbc:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  401bbe:	79fb      	ldrb	r3, [r7, #7]
  401bc0:	b299      	uxth	r1, r3
  401bc2:	2301      	movs	r3, #1
  401bc4:	2201      	movs	r2, #1
  401bc6:	4818      	ldr	r0, [pc, #96]	; (401c28 <ssd1306_write_data+0x84>)
  401bc8:	4c19      	ldr	r4, [pc, #100]	; (401c30 <ssd1306_write_data+0x8c>)
  401bca:	47a0      	blx	r4
	delay_us(10);
  401bcc:	4b19      	ldr	r3, [pc, #100]	; (401c34 <ssd1306_write_data+0x90>)
  401bce:	4798      	blx	r3
  401bd0:	4603      	mov	r3, r0
  401bd2:	4619      	mov	r1, r3
  401bd4:	f04f 0200 	mov.w	r2, #0
  401bd8:	460b      	mov	r3, r1
  401bda:	4614      	mov	r4, r2
  401bdc:	00a6      	lsls	r6, r4, #2
  401bde:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401be2:	009d      	lsls	r5, r3, #2
  401be4:	462b      	mov	r3, r5
  401be6:	4634      	mov	r4, r6
  401be8:	185b      	adds	r3, r3, r1
  401bea:	eb44 0402 	adc.w	r4, r4, r2
  401bee:	18db      	adds	r3, r3, r3
  401bf0:	eb44 0404 	adc.w	r4, r4, r4
  401bf4:	4619      	mov	r1, r3
  401bf6:	4622      	mov	r2, r4
  401bf8:	4b0f      	ldr	r3, [pc, #60]	; (401c38 <ssd1306_write_data+0x94>)
  401bfa:	f04f 0400 	mov.w	r4, #0
  401bfe:	18cd      	adds	r5, r1, r3
  401c00:	eb42 0604 	adc.w	r6, r2, r4
  401c04:	4628      	mov	r0, r5
  401c06:	4631      	mov	r1, r6
  401c08:	4c0c      	ldr	r4, [pc, #48]	; (401c3c <ssd1306_write_data+0x98>)
  401c0a:	4a0d      	ldr	r2, [pc, #52]	; (401c40 <ssd1306_write_data+0x9c>)
  401c0c:	f04f 0300 	mov.w	r3, #0
  401c10:	47a0      	blx	r4
  401c12:	4603      	mov	r3, r0
  401c14:	460c      	mov	r4, r1
  401c16:	4618      	mov	r0, r3
  401c18:	4b0a      	ldr	r3, [pc, #40]	; (401c44 <ssd1306_write_data+0xa0>)
  401c1a:	4798      	blx	r3
}
  401c1c:	bf00      	nop
  401c1e:	370c      	adds	r7, #12
  401c20:	46bd      	mov	sp, r7
  401c22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401c24:	004016f1 	.word	0x004016f1
  401c28:	40008000 	.word	0x40008000
  401c2c:	004009fd 	.word	0x004009fd
  401c30:	00400a31 	.word	0x00400a31
  401c34:	004014d9 	.word	0x004014d9
  401c38:	005a83df 	.word	0x005a83df
  401c3c:	00403a19 	.word	0x00403a19
  401c40:	005a83e0 	.word	0x005a83e0
  401c44:	20400001 	.word	0x20400001

00401c48 <osc_enable>:
{
  401c48:	b580      	push	{r7, lr}
  401c4a:	b082      	sub	sp, #8
  401c4c:	af00      	add	r7, sp, #0
  401c4e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401c50:	687b      	ldr	r3, [r7, #4]
  401c52:	2b07      	cmp	r3, #7
  401c54:	d831      	bhi.n	401cba <osc_enable+0x72>
  401c56:	a201      	add	r2, pc, #4	; (adr r2, 401c5c <osc_enable+0x14>)
  401c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401c5c:	00401cb9 	.word	0x00401cb9
  401c60:	00401c7d 	.word	0x00401c7d
  401c64:	00401c85 	.word	0x00401c85
  401c68:	00401c8d 	.word	0x00401c8d
  401c6c:	00401c95 	.word	0x00401c95
  401c70:	00401c9d 	.word	0x00401c9d
  401c74:	00401ca5 	.word	0x00401ca5
  401c78:	00401caf 	.word	0x00401caf
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401c7c:	2000      	movs	r0, #0
  401c7e:	4b11      	ldr	r3, [pc, #68]	; (401cc4 <osc_enable+0x7c>)
  401c80:	4798      	blx	r3
		break;
  401c82:	e01a      	b.n	401cba <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401c84:	2001      	movs	r0, #1
  401c86:	4b0f      	ldr	r3, [pc, #60]	; (401cc4 <osc_enable+0x7c>)
  401c88:	4798      	blx	r3
		break;
  401c8a:	e016      	b.n	401cba <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401c8c:	2000      	movs	r0, #0
  401c8e:	4b0e      	ldr	r3, [pc, #56]	; (401cc8 <osc_enable+0x80>)
  401c90:	4798      	blx	r3
		break;
  401c92:	e012      	b.n	401cba <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401c94:	2010      	movs	r0, #16
  401c96:	4b0c      	ldr	r3, [pc, #48]	; (401cc8 <osc_enable+0x80>)
  401c98:	4798      	blx	r3
		break;
  401c9a:	e00e      	b.n	401cba <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401c9c:	2020      	movs	r0, #32
  401c9e:	4b0a      	ldr	r3, [pc, #40]	; (401cc8 <osc_enable+0x80>)
  401ca0:	4798      	blx	r3
		break;
  401ca2:	e00a      	b.n	401cba <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401ca4:	213e      	movs	r1, #62	; 0x3e
  401ca6:	2000      	movs	r0, #0
  401ca8:	4b08      	ldr	r3, [pc, #32]	; (401ccc <osc_enable+0x84>)
  401caa:	4798      	blx	r3
		break;
  401cac:	e005      	b.n	401cba <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  401cae:	213e      	movs	r1, #62	; 0x3e
  401cb0:	2001      	movs	r0, #1
  401cb2:	4b06      	ldr	r3, [pc, #24]	; (401ccc <osc_enable+0x84>)
  401cb4:	4798      	blx	r3
		break;
  401cb6:	e000      	b.n	401cba <osc_enable+0x72>
		break;
  401cb8:	bf00      	nop
}
  401cba:	bf00      	nop
  401cbc:	3708      	adds	r7, #8
  401cbe:	46bd      	mov	sp, r7
  401cc0:	bd80      	pop	{r7, pc}
  401cc2:	bf00      	nop
  401cc4:	004026e9 	.word	0x004026e9
  401cc8:	00402755 	.word	0x00402755
  401ccc:	004027c5 	.word	0x004027c5

00401cd0 <osc_is_ready>:
{
  401cd0:	b580      	push	{r7, lr}
  401cd2:	b082      	sub	sp, #8
  401cd4:	af00      	add	r7, sp, #0
  401cd6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401cd8:	687b      	ldr	r3, [r7, #4]
  401cda:	2b07      	cmp	r3, #7
  401cdc:	d826      	bhi.n	401d2c <osc_is_ready+0x5c>
  401cde:	a201      	add	r2, pc, #4	; (adr r2, 401ce4 <osc_is_ready+0x14>)
  401ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401ce4:	00401d05 	.word	0x00401d05
  401ce8:	00401d09 	.word	0x00401d09
  401cec:	00401d09 	.word	0x00401d09
  401cf0:	00401d1b 	.word	0x00401d1b
  401cf4:	00401d1b 	.word	0x00401d1b
  401cf8:	00401d1b 	.word	0x00401d1b
  401cfc:	00401d1b 	.word	0x00401d1b
  401d00:	00401d1b 	.word	0x00401d1b
		return 1;
  401d04:	2301      	movs	r3, #1
  401d06:	e012      	b.n	401d2e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401d08:	4b0b      	ldr	r3, [pc, #44]	; (401d38 <osc_is_ready+0x68>)
  401d0a:	4798      	blx	r3
  401d0c:	4603      	mov	r3, r0
  401d0e:	2b00      	cmp	r3, #0
  401d10:	bf14      	ite	ne
  401d12:	2301      	movne	r3, #1
  401d14:	2300      	moveq	r3, #0
  401d16:	b2db      	uxtb	r3, r3
  401d18:	e009      	b.n	401d2e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  401d1a:	4b08      	ldr	r3, [pc, #32]	; (401d3c <osc_is_ready+0x6c>)
  401d1c:	4798      	blx	r3
  401d1e:	4603      	mov	r3, r0
  401d20:	2b00      	cmp	r3, #0
  401d22:	bf14      	ite	ne
  401d24:	2301      	movne	r3, #1
  401d26:	2300      	moveq	r3, #0
  401d28:	b2db      	uxtb	r3, r3
  401d2a:	e000      	b.n	401d2e <osc_is_ready+0x5e>
	return 0;
  401d2c:	2300      	movs	r3, #0
}
  401d2e:	4618      	mov	r0, r3
  401d30:	3708      	adds	r7, #8
  401d32:	46bd      	mov	sp, r7
  401d34:	bd80      	pop	{r7, pc}
  401d36:	bf00      	nop
  401d38:	00402721 	.word	0x00402721
  401d3c:	0040283d 	.word	0x0040283d

00401d40 <osc_get_rate>:
{
  401d40:	b480      	push	{r7}
  401d42:	b083      	sub	sp, #12
  401d44:	af00      	add	r7, sp, #0
  401d46:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401d48:	687b      	ldr	r3, [r7, #4]
  401d4a:	2b07      	cmp	r3, #7
  401d4c:	d825      	bhi.n	401d9a <osc_get_rate+0x5a>
  401d4e:	a201      	add	r2, pc, #4	; (adr r2, 401d54 <osc_get_rate+0x14>)
  401d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401d54:	00401d75 	.word	0x00401d75
  401d58:	00401d7b 	.word	0x00401d7b
  401d5c:	00401d81 	.word	0x00401d81
  401d60:	00401d87 	.word	0x00401d87
  401d64:	00401d8b 	.word	0x00401d8b
  401d68:	00401d8f 	.word	0x00401d8f
  401d6c:	00401d93 	.word	0x00401d93
  401d70:	00401d97 	.word	0x00401d97
		return OSC_SLCK_32K_RC_HZ;
  401d74:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401d78:	e010      	b.n	401d9c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401d7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401d7e:	e00d      	b.n	401d9c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401d80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401d84:	e00a      	b.n	401d9c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401d86:	4b08      	ldr	r3, [pc, #32]	; (401da8 <osc_get_rate+0x68>)
  401d88:	e008      	b.n	401d9c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401d8a:	4b08      	ldr	r3, [pc, #32]	; (401dac <osc_get_rate+0x6c>)
  401d8c:	e006      	b.n	401d9c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401d8e:	4b08      	ldr	r3, [pc, #32]	; (401db0 <osc_get_rate+0x70>)
  401d90:	e004      	b.n	401d9c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401d92:	4b07      	ldr	r3, [pc, #28]	; (401db0 <osc_get_rate+0x70>)
  401d94:	e002      	b.n	401d9c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401d96:	4b06      	ldr	r3, [pc, #24]	; (401db0 <osc_get_rate+0x70>)
  401d98:	e000      	b.n	401d9c <osc_get_rate+0x5c>
	return 0;
  401d9a:	2300      	movs	r3, #0
}
  401d9c:	4618      	mov	r0, r3
  401d9e:	370c      	adds	r7, #12
  401da0:	46bd      	mov	sp, r7
  401da2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401da6:	4770      	bx	lr
  401da8:	003d0900 	.word	0x003d0900
  401dac:	007a1200 	.word	0x007a1200
  401db0:	00b71b00 	.word	0x00b71b00

00401db4 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401db4:	b580      	push	{r7, lr}
  401db6:	b082      	sub	sp, #8
  401db8:	af00      	add	r7, sp, #0
  401dba:	4603      	mov	r3, r0
  401dbc:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  401dbe:	bf00      	nop
  401dc0:	79fb      	ldrb	r3, [r7, #7]
  401dc2:	4618      	mov	r0, r3
  401dc4:	4b05      	ldr	r3, [pc, #20]	; (401ddc <osc_wait_ready+0x28>)
  401dc6:	4798      	blx	r3
  401dc8:	4603      	mov	r3, r0
  401dca:	f083 0301 	eor.w	r3, r3, #1
  401dce:	b2db      	uxtb	r3, r3
  401dd0:	2b00      	cmp	r3, #0
  401dd2:	d1f5      	bne.n	401dc0 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401dd4:	bf00      	nop
  401dd6:	3708      	adds	r7, #8
  401dd8:	46bd      	mov	sp, r7
  401dda:	bd80      	pop	{r7, pc}
  401ddc:	00401cd1 	.word	0x00401cd1

00401de0 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401de0:	b580      	push	{r7, lr}
  401de2:	b086      	sub	sp, #24
  401de4:	af00      	add	r7, sp, #0
  401de6:	60f8      	str	r0, [r7, #12]
  401de8:	607a      	str	r2, [r7, #4]
  401dea:	603b      	str	r3, [r7, #0]
  401dec:	460b      	mov	r3, r1
  401dee:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  401df0:	687b      	ldr	r3, [r7, #4]
  401df2:	2b00      	cmp	r3, #0
  401df4:	d107      	bne.n	401e06 <pll_config_init+0x26>
  401df6:	683b      	ldr	r3, [r7, #0]
  401df8:	2b00      	cmp	r3, #0
  401dfa:	d104      	bne.n	401e06 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401dfc:	68fb      	ldr	r3, [r7, #12]
  401dfe:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  401e02:	601a      	str	r2, [r3, #0]
  401e04:	e019      	b.n	401e3a <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401e06:	7afb      	ldrb	r3, [r7, #11]
  401e08:	4618      	mov	r0, r3
  401e0a:	4b0e      	ldr	r3, [pc, #56]	; (401e44 <pll_config_init+0x64>)
  401e0c:	4798      	blx	r3
  401e0e:	4602      	mov	r2, r0
  401e10:	687b      	ldr	r3, [r7, #4]
  401e12:	fbb2 f3f3 	udiv	r3, r2, r3
  401e16:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401e18:	697b      	ldr	r3, [r7, #20]
  401e1a:	683a      	ldr	r2, [r7, #0]
  401e1c:	fb02 f303 	mul.w	r3, r2, r3
  401e20:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401e22:	683b      	ldr	r3, [r7, #0]
  401e24:	3b01      	subs	r3, #1
  401e26:	041a      	lsls	r2, r3, #16
  401e28:	4b07      	ldr	r3, [pc, #28]	; (401e48 <pll_config_init+0x68>)
  401e2a:	4013      	ands	r3, r2
  401e2c:	687a      	ldr	r2, [r7, #4]
  401e2e:	b2d2      	uxtb	r2, r2
  401e30:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401e32:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401e36:	68fb      	ldr	r3, [r7, #12]
  401e38:	601a      	str	r2, [r3, #0]
	}
}
  401e3a:	bf00      	nop
  401e3c:	3718      	adds	r7, #24
  401e3e:	46bd      	mov	sp, r7
  401e40:	bd80      	pop	{r7, pc}
  401e42:	bf00      	nop
  401e44:	00401d41 	.word	0x00401d41
  401e48:	07ff0000 	.word	0x07ff0000

00401e4c <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401e4c:	b580      	push	{r7, lr}
  401e4e:	b082      	sub	sp, #8
  401e50:	af00      	add	r7, sp, #0
  401e52:	6078      	str	r0, [r7, #4]
  401e54:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401e56:	683b      	ldr	r3, [r7, #0]
  401e58:	2b00      	cmp	r3, #0
  401e5a:	d108      	bne.n	401e6e <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401e5c:	4b09      	ldr	r3, [pc, #36]	; (401e84 <pll_enable+0x38>)
  401e5e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401e60:	4a09      	ldr	r2, [pc, #36]	; (401e88 <pll_enable+0x3c>)
  401e62:	687b      	ldr	r3, [r7, #4]
  401e64:	681b      	ldr	r3, [r3, #0]
  401e66:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401e6a:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401e6c:	e005      	b.n	401e7a <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  401e6e:	4a06      	ldr	r2, [pc, #24]	; (401e88 <pll_enable+0x3c>)
  401e70:	687b      	ldr	r3, [r7, #4]
  401e72:	681b      	ldr	r3, [r3, #0]
  401e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401e78:	61d3      	str	r3, [r2, #28]
}
  401e7a:	bf00      	nop
  401e7c:	3708      	adds	r7, #8
  401e7e:	46bd      	mov	sp, r7
  401e80:	bd80      	pop	{r7, pc}
  401e82:	bf00      	nop
  401e84:	00402859 	.word	0x00402859
  401e88:	400e0600 	.word	0x400e0600

00401e8c <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401e8c:	b580      	push	{r7, lr}
  401e8e:	b082      	sub	sp, #8
  401e90:	af00      	add	r7, sp, #0
  401e92:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401e94:	687b      	ldr	r3, [r7, #4]
  401e96:	2b00      	cmp	r3, #0
  401e98:	d103      	bne.n	401ea2 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  401e9a:	4b05      	ldr	r3, [pc, #20]	; (401eb0 <pll_is_locked+0x24>)
  401e9c:	4798      	blx	r3
  401e9e:	4603      	mov	r3, r0
  401ea0:	e002      	b.n	401ea8 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  401ea2:	4b04      	ldr	r3, [pc, #16]	; (401eb4 <pll_is_locked+0x28>)
  401ea4:	4798      	blx	r3
  401ea6:	4603      	mov	r3, r0
	}
}
  401ea8:	4618      	mov	r0, r3
  401eaa:	3708      	adds	r7, #8
  401eac:	46bd      	mov	sp, r7
  401eae:	bd80      	pop	{r7, pc}
  401eb0:	00402875 	.word	0x00402875
  401eb4:	00402891 	.word	0x00402891

00401eb8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401eb8:	b580      	push	{r7, lr}
  401eba:	b082      	sub	sp, #8
  401ebc:	af00      	add	r7, sp, #0
  401ebe:	4603      	mov	r3, r0
  401ec0:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  401ec2:	79fb      	ldrb	r3, [r7, #7]
  401ec4:	3b03      	subs	r3, #3
  401ec6:	2b04      	cmp	r3, #4
  401ec8:	d808      	bhi.n	401edc <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401eca:	79fb      	ldrb	r3, [r7, #7]
  401ecc:	4618      	mov	r0, r3
  401ece:	4b06      	ldr	r3, [pc, #24]	; (401ee8 <pll_enable_source+0x30>)
  401ed0:	4798      	blx	r3
		osc_wait_ready(e_src);
  401ed2:	79fb      	ldrb	r3, [r7, #7]
  401ed4:	4618      	mov	r0, r3
  401ed6:	4b05      	ldr	r3, [pc, #20]	; (401eec <pll_enable_source+0x34>)
  401ed8:	4798      	blx	r3
		break;
  401eda:	e000      	b.n	401ede <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401edc:	bf00      	nop
	}
}
  401ede:	bf00      	nop
  401ee0:	3708      	adds	r7, #8
  401ee2:	46bd      	mov	sp, r7
  401ee4:	bd80      	pop	{r7, pc}
  401ee6:	bf00      	nop
  401ee8:	00401c49 	.word	0x00401c49
  401eec:	00401db5 	.word	0x00401db5

00401ef0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401ef0:	b580      	push	{r7, lr}
  401ef2:	b082      	sub	sp, #8
  401ef4:	af00      	add	r7, sp, #0
  401ef6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401ef8:	bf00      	nop
  401efa:	6878      	ldr	r0, [r7, #4]
  401efc:	4b04      	ldr	r3, [pc, #16]	; (401f10 <pll_wait_for_lock+0x20>)
  401efe:	4798      	blx	r3
  401f00:	4603      	mov	r3, r0
  401f02:	2b00      	cmp	r3, #0
  401f04:	d0f9      	beq.n	401efa <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401f06:	2300      	movs	r3, #0
}
  401f08:	4618      	mov	r0, r3
  401f0a:	3708      	adds	r7, #8
  401f0c:	46bd      	mov	sp, r7
  401f0e:	bd80      	pop	{r7, pc}
  401f10:	00401e8d 	.word	0x00401e8d

00401f14 <sysclk_get_main_hz>:
{
  401f14:	b580      	push	{r7, lr}
  401f16:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401f18:	2006      	movs	r0, #6
  401f1a:	4b05      	ldr	r3, [pc, #20]	; (401f30 <sysclk_get_main_hz+0x1c>)
  401f1c:	4798      	blx	r3
  401f1e:	4602      	mov	r2, r0
  401f20:	4613      	mov	r3, r2
  401f22:	009b      	lsls	r3, r3, #2
  401f24:	4413      	add	r3, r2
  401f26:	009a      	lsls	r2, r3, #2
  401f28:	4413      	add	r3, r2
}
  401f2a:	4618      	mov	r0, r3
  401f2c:	bd80      	pop	{r7, pc}
  401f2e:	bf00      	nop
  401f30:	00401d41 	.word	0x00401d41

00401f34 <sysclk_get_cpu_hz>:
{
  401f34:	b580      	push	{r7, lr}
  401f36:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401f38:	4b02      	ldr	r3, [pc, #8]	; (401f44 <sysclk_get_cpu_hz+0x10>)
  401f3a:	4798      	blx	r3
  401f3c:	4603      	mov	r3, r0
}
  401f3e:	4618      	mov	r0, r3
  401f40:	bd80      	pop	{r7, pc}
  401f42:	bf00      	nop
  401f44:	00401f15 	.word	0x00401f15

00401f48 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401f48:	b590      	push	{r4, r7, lr}
  401f4a:	b083      	sub	sp, #12
  401f4c:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401f4e:	4813      	ldr	r0, [pc, #76]	; (401f9c <sysclk_init+0x54>)
  401f50:	4b13      	ldr	r3, [pc, #76]	; (401fa0 <sysclk_init+0x58>)
  401f52:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401f54:	2006      	movs	r0, #6
  401f56:	4b13      	ldr	r3, [pc, #76]	; (401fa4 <sysclk_init+0x5c>)
  401f58:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401f5a:	1d38      	adds	r0, r7, #4
  401f5c:	2319      	movs	r3, #25
  401f5e:	2201      	movs	r2, #1
  401f60:	2106      	movs	r1, #6
  401f62:	4c11      	ldr	r4, [pc, #68]	; (401fa8 <sysclk_init+0x60>)
  401f64:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401f66:	1d3b      	adds	r3, r7, #4
  401f68:	2100      	movs	r1, #0
  401f6a:	4618      	mov	r0, r3
  401f6c:	4b0f      	ldr	r3, [pc, #60]	; (401fac <sysclk_init+0x64>)
  401f6e:	4798      	blx	r3
		pll_wait_for_lock(0);
  401f70:	2000      	movs	r0, #0
  401f72:	4b0f      	ldr	r3, [pc, #60]	; (401fb0 <sysclk_init+0x68>)
  401f74:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401f76:	2002      	movs	r0, #2
  401f78:	4b0e      	ldr	r3, [pc, #56]	; (401fb4 <sysclk_init+0x6c>)
  401f7a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401f7c:	2000      	movs	r0, #0
  401f7e:	4b0e      	ldr	r3, [pc, #56]	; (401fb8 <sysclk_init+0x70>)
  401f80:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401f82:	4b0e      	ldr	r3, [pc, #56]	; (401fbc <sysclk_init+0x74>)
  401f84:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401f86:	4b0e      	ldr	r3, [pc, #56]	; (401fc0 <sysclk_init+0x78>)
  401f88:	4798      	blx	r3
  401f8a:	4603      	mov	r3, r0
  401f8c:	4618      	mov	r0, r3
  401f8e:	4b04      	ldr	r3, [pc, #16]	; (401fa0 <sysclk_init+0x58>)
  401f90:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401f92:	bf00      	nop
  401f94:	370c      	adds	r7, #12
  401f96:	46bd      	mov	sp, r7
  401f98:	bd90      	pop	{r4, r7, pc}
  401f9a:	bf00      	nop
  401f9c:	11e1a300 	.word	0x11e1a300
  401fa0:	00403021 	.word	0x00403021
  401fa4:	00401eb9 	.word	0x00401eb9
  401fa8:	00401de1 	.word	0x00401de1
  401fac:	00401e4d 	.word	0x00401e4d
  401fb0:	00401ef1 	.word	0x00401ef1
  401fb4:	004025e9 	.word	0x004025e9
  401fb8:	00402665 	.word	0x00402665
  401fbc:	00402eb9 	.word	0x00402eb9
  401fc0:	00401f35 	.word	0x00401f35

00401fc4 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401fc4:	b480      	push	{r7}
  401fc6:	b085      	sub	sp, #20
  401fc8:	af00      	add	r7, sp, #0
  401fca:	60f8      	str	r0, [r7, #12]
  401fcc:	60b9      	str	r1, [r7, #8]
  401fce:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401fd0:	687b      	ldr	r3, [r7, #4]
  401fd2:	2b00      	cmp	r3, #0
  401fd4:	d003      	beq.n	401fde <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401fd6:	68fb      	ldr	r3, [r7, #12]
  401fd8:	68ba      	ldr	r2, [r7, #8]
  401fda:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401fdc:	e002      	b.n	401fe4 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401fde:	68fb      	ldr	r3, [r7, #12]
  401fe0:	68ba      	ldr	r2, [r7, #8]
  401fe2:	661a      	str	r2, [r3, #96]	; 0x60
}
  401fe4:	bf00      	nop
  401fe6:	3714      	adds	r7, #20
  401fe8:	46bd      	mov	sp, r7
  401fea:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fee:	4770      	bx	lr

00401ff0 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  401ff0:	b480      	push	{r7}
  401ff2:	b085      	sub	sp, #20
  401ff4:	af00      	add	r7, sp, #0
  401ff6:	60f8      	str	r0, [r7, #12]
  401ff8:	60b9      	str	r1, [r7, #8]
  401ffa:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401ffc:	68fb      	ldr	r3, [r7, #12]
  401ffe:	68ba      	ldr	r2, [r7, #8]
  402000:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  402004:	687b      	ldr	r3, [r7, #4]
  402006:	005b      	lsls	r3, r3, #1
  402008:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40200c:	fbb2 f3f3 	udiv	r3, r2, r3
  402010:	3b01      	subs	r3, #1
  402012:	f3c3 020d 	ubfx	r2, r3, #0, #14
  402016:	68fb      	ldr	r3, [r7, #12]
  402018:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  40201c:	bf00      	nop
  40201e:	3714      	adds	r7, #20
  402020:	46bd      	mov	sp, r7
  402022:	f85d 7b04 	ldr.w	r7, [sp], #4
  402026:	4770      	bx	lr

00402028 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  402028:	b480      	push	{r7}
  40202a:	b083      	sub	sp, #12
  40202c:	af00      	add	r7, sp, #0
  40202e:	6078      	str	r0, [r7, #4]
  402030:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  402032:	687b      	ldr	r3, [r7, #4]
  402034:	683a      	ldr	r2, [r7, #0]
  402036:	631a      	str	r2, [r3, #48]	; 0x30
}
  402038:	bf00      	nop
  40203a:	370c      	adds	r7, #12
  40203c:	46bd      	mov	sp, r7
  40203e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402042:	4770      	bx	lr

00402044 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  402044:	b480      	push	{r7}
  402046:	b083      	sub	sp, #12
  402048:	af00      	add	r7, sp, #0
  40204a:	6078      	str	r0, [r7, #4]
  40204c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40204e:	687b      	ldr	r3, [r7, #4]
  402050:	683a      	ldr	r2, [r7, #0]
  402052:	635a      	str	r2, [r3, #52]	; 0x34
}
  402054:	bf00      	nop
  402056:	370c      	adds	r7, #12
  402058:	46bd      	mov	sp, r7
  40205a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40205e:	4770      	bx	lr

00402060 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  402060:	b480      	push	{r7}
  402062:	b087      	sub	sp, #28
  402064:	af00      	add	r7, sp, #0
  402066:	60f8      	str	r0, [r7, #12]
  402068:	60b9      	str	r1, [r7, #8]
  40206a:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40206c:	68fb      	ldr	r3, [r7, #12]
  40206e:	687a      	ldr	r2, [r7, #4]
  402070:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  402072:	68bb      	ldr	r3, [r7, #8]
  402074:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402078:	d04a      	beq.n	402110 <pio_set_peripheral+0xb0>
  40207a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40207e:	d808      	bhi.n	402092 <pio_set_peripheral+0x32>
  402080:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402084:	d016      	beq.n	4020b4 <pio_set_peripheral+0x54>
  402086:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40208a:	d02c      	beq.n	4020e6 <pio_set_peripheral+0x86>
  40208c:	2b00      	cmp	r3, #0
  40208e:	d069      	beq.n	402164 <pio_set_peripheral+0x104>
  402090:	e064      	b.n	40215c <pio_set_peripheral+0xfc>
  402092:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402096:	d065      	beq.n	402164 <pio_set_peripheral+0x104>
  402098:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40209c:	d803      	bhi.n	4020a6 <pio_set_peripheral+0x46>
  40209e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4020a2:	d04a      	beq.n	40213a <pio_set_peripheral+0xda>
  4020a4:	e05a      	b.n	40215c <pio_set_peripheral+0xfc>
  4020a6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4020aa:	d05b      	beq.n	402164 <pio_set_peripheral+0x104>
  4020ac:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4020b0:	d058      	beq.n	402164 <pio_set_peripheral+0x104>
  4020b2:	e053      	b.n	40215c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4020b4:	68fb      	ldr	r3, [r7, #12]
  4020b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4020b8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4020ba:	68fb      	ldr	r3, [r7, #12]
  4020bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4020be:	687b      	ldr	r3, [r7, #4]
  4020c0:	43d9      	mvns	r1, r3
  4020c2:	697b      	ldr	r3, [r7, #20]
  4020c4:	400b      	ands	r3, r1
  4020c6:	401a      	ands	r2, r3
  4020c8:	68fb      	ldr	r3, [r7, #12]
  4020ca:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4020cc:	68fb      	ldr	r3, [r7, #12]
  4020ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4020d0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4020d2:	68fb      	ldr	r3, [r7, #12]
  4020d4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4020d6:	687b      	ldr	r3, [r7, #4]
  4020d8:	43d9      	mvns	r1, r3
  4020da:	697b      	ldr	r3, [r7, #20]
  4020dc:	400b      	ands	r3, r1
  4020de:	401a      	ands	r2, r3
  4020e0:	68fb      	ldr	r3, [r7, #12]
  4020e2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4020e4:	e03a      	b.n	40215c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4020e6:	68fb      	ldr	r3, [r7, #12]
  4020e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4020ea:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4020ec:	687a      	ldr	r2, [r7, #4]
  4020ee:	697b      	ldr	r3, [r7, #20]
  4020f0:	431a      	orrs	r2, r3
  4020f2:	68fb      	ldr	r3, [r7, #12]
  4020f4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4020f6:	68fb      	ldr	r3, [r7, #12]
  4020f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4020fa:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4020fc:	68fb      	ldr	r3, [r7, #12]
  4020fe:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402100:	687b      	ldr	r3, [r7, #4]
  402102:	43d9      	mvns	r1, r3
  402104:	697b      	ldr	r3, [r7, #20]
  402106:	400b      	ands	r3, r1
  402108:	401a      	ands	r2, r3
  40210a:	68fb      	ldr	r3, [r7, #12]
  40210c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40210e:	e025      	b.n	40215c <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402110:	68fb      	ldr	r3, [r7, #12]
  402112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402114:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402116:	68fb      	ldr	r3, [r7, #12]
  402118:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40211a:	687b      	ldr	r3, [r7, #4]
  40211c:	43d9      	mvns	r1, r3
  40211e:	697b      	ldr	r3, [r7, #20]
  402120:	400b      	ands	r3, r1
  402122:	401a      	ands	r2, r3
  402124:	68fb      	ldr	r3, [r7, #12]
  402126:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402128:	68fb      	ldr	r3, [r7, #12]
  40212a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40212c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40212e:	687a      	ldr	r2, [r7, #4]
  402130:	697b      	ldr	r3, [r7, #20]
  402132:	431a      	orrs	r2, r3
  402134:	68fb      	ldr	r3, [r7, #12]
  402136:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402138:	e010      	b.n	40215c <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40213a:	68fb      	ldr	r3, [r7, #12]
  40213c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40213e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402140:	687a      	ldr	r2, [r7, #4]
  402142:	697b      	ldr	r3, [r7, #20]
  402144:	431a      	orrs	r2, r3
  402146:	68fb      	ldr	r3, [r7, #12]
  402148:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40214a:	68fb      	ldr	r3, [r7, #12]
  40214c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40214e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402150:	687a      	ldr	r2, [r7, #4]
  402152:	697b      	ldr	r3, [r7, #20]
  402154:	431a      	orrs	r2, r3
  402156:	68fb      	ldr	r3, [r7, #12]
  402158:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40215a:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40215c:	68fb      	ldr	r3, [r7, #12]
  40215e:	687a      	ldr	r2, [r7, #4]
  402160:	605a      	str	r2, [r3, #4]
  402162:	e000      	b.n	402166 <pio_set_peripheral+0x106>
		return;
  402164:	bf00      	nop
}
  402166:	371c      	adds	r7, #28
  402168:	46bd      	mov	sp, r7
  40216a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40216e:	4770      	bx	lr

00402170 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  402170:	b580      	push	{r7, lr}
  402172:	b084      	sub	sp, #16
  402174:	af00      	add	r7, sp, #0
  402176:	60f8      	str	r0, [r7, #12]
  402178:	60b9      	str	r1, [r7, #8]
  40217a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40217c:	68b9      	ldr	r1, [r7, #8]
  40217e:	68f8      	ldr	r0, [r7, #12]
  402180:	4b19      	ldr	r3, [pc, #100]	; (4021e8 <pio_set_input+0x78>)
  402182:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402184:	687b      	ldr	r3, [r7, #4]
  402186:	f003 0301 	and.w	r3, r3, #1
  40218a:	461a      	mov	r2, r3
  40218c:	68b9      	ldr	r1, [r7, #8]
  40218e:	68f8      	ldr	r0, [r7, #12]
  402190:	4b16      	ldr	r3, [pc, #88]	; (4021ec <pio_set_input+0x7c>)
  402192:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402194:	687b      	ldr	r3, [r7, #4]
  402196:	f003 030a 	and.w	r3, r3, #10
  40219a:	2b00      	cmp	r3, #0
  40219c:	d003      	beq.n	4021a6 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40219e:	68fb      	ldr	r3, [r7, #12]
  4021a0:	68ba      	ldr	r2, [r7, #8]
  4021a2:	621a      	str	r2, [r3, #32]
  4021a4:	e002      	b.n	4021ac <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4021a6:	68fb      	ldr	r3, [r7, #12]
  4021a8:	68ba      	ldr	r2, [r7, #8]
  4021aa:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4021ac:	687b      	ldr	r3, [r7, #4]
  4021ae:	f003 0302 	and.w	r3, r3, #2
  4021b2:	2b00      	cmp	r3, #0
  4021b4:	d004      	beq.n	4021c0 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4021b6:	68fb      	ldr	r3, [r7, #12]
  4021b8:	68ba      	ldr	r2, [r7, #8]
  4021ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4021be:	e008      	b.n	4021d2 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4021c0:	687b      	ldr	r3, [r7, #4]
  4021c2:	f003 0308 	and.w	r3, r3, #8
  4021c6:	2b00      	cmp	r3, #0
  4021c8:	d003      	beq.n	4021d2 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4021ca:	68fb      	ldr	r3, [r7, #12]
  4021cc:	68ba      	ldr	r2, [r7, #8]
  4021ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4021d2:	68fb      	ldr	r3, [r7, #12]
  4021d4:	68ba      	ldr	r2, [r7, #8]
  4021d6:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4021d8:	68fb      	ldr	r3, [r7, #12]
  4021da:	68ba      	ldr	r2, [r7, #8]
  4021dc:	601a      	str	r2, [r3, #0]
}
  4021de:	bf00      	nop
  4021e0:	3710      	adds	r7, #16
  4021e2:	46bd      	mov	sp, r7
  4021e4:	bd80      	pop	{r7, pc}
  4021e6:	bf00      	nop
  4021e8:	004023d1 	.word	0x004023d1
  4021ec:	00401fc5 	.word	0x00401fc5

004021f0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4021f0:	b580      	push	{r7, lr}
  4021f2:	b084      	sub	sp, #16
  4021f4:	af00      	add	r7, sp, #0
  4021f6:	60f8      	str	r0, [r7, #12]
  4021f8:	60b9      	str	r1, [r7, #8]
  4021fa:	607a      	str	r2, [r7, #4]
  4021fc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4021fe:	68b9      	ldr	r1, [r7, #8]
  402200:	68f8      	ldr	r0, [r7, #12]
  402202:	4b12      	ldr	r3, [pc, #72]	; (40224c <pio_set_output+0x5c>)
  402204:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  402206:	69ba      	ldr	r2, [r7, #24]
  402208:	68b9      	ldr	r1, [r7, #8]
  40220a:	68f8      	ldr	r0, [r7, #12]
  40220c:	4b10      	ldr	r3, [pc, #64]	; (402250 <pio_set_output+0x60>)
  40220e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  402210:	683b      	ldr	r3, [r7, #0]
  402212:	2b00      	cmp	r3, #0
  402214:	d003      	beq.n	40221e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  402216:	68fb      	ldr	r3, [r7, #12]
  402218:	68ba      	ldr	r2, [r7, #8]
  40221a:	651a      	str	r2, [r3, #80]	; 0x50
  40221c:	e002      	b.n	402224 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40221e:	68fb      	ldr	r3, [r7, #12]
  402220:	68ba      	ldr	r2, [r7, #8]
  402222:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402224:	687b      	ldr	r3, [r7, #4]
  402226:	2b00      	cmp	r3, #0
  402228:	d003      	beq.n	402232 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  40222a:	68fb      	ldr	r3, [r7, #12]
  40222c:	68ba      	ldr	r2, [r7, #8]
  40222e:	631a      	str	r2, [r3, #48]	; 0x30
  402230:	e002      	b.n	402238 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  402232:	68fb      	ldr	r3, [r7, #12]
  402234:	68ba      	ldr	r2, [r7, #8]
  402236:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402238:	68fb      	ldr	r3, [r7, #12]
  40223a:	68ba      	ldr	r2, [r7, #8]
  40223c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40223e:	68fb      	ldr	r3, [r7, #12]
  402240:	68ba      	ldr	r2, [r7, #8]
  402242:	601a      	str	r2, [r3, #0]
}
  402244:	bf00      	nop
  402246:	3710      	adds	r7, #16
  402248:	46bd      	mov	sp, r7
  40224a:	bd80      	pop	{r7, pc}
  40224c:	004023d1 	.word	0x004023d1
  402250:	00401fc5 	.word	0x00401fc5

00402254 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  402254:	b590      	push	{r4, r7, lr}
  402256:	b087      	sub	sp, #28
  402258:	af02      	add	r7, sp, #8
  40225a:	60f8      	str	r0, [r7, #12]
  40225c:	60b9      	str	r1, [r7, #8]
  40225e:	607a      	str	r2, [r7, #4]
  402260:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  402262:	68bb      	ldr	r3, [r7, #8]
  402264:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402268:	d016      	beq.n	402298 <pio_configure+0x44>
  40226a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40226e:	d809      	bhi.n	402284 <pio_configure+0x30>
  402270:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402274:	d010      	beq.n	402298 <pio_configure+0x44>
  402276:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40227a:	d00d      	beq.n	402298 <pio_configure+0x44>
  40227c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402280:	d00a      	beq.n	402298 <pio_configure+0x44>
  402282:	e03d      	b.n	402300 <pio_configure+0xac>
  402284:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402288:	d01a      	beq.n	4022c0 <pio_configure+0x6c>
  40228a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40228e:	d017      	beq.n	4022c0 <pio_configure+0x6c>
  402290:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402294:	d00e      	beq.n	4022b4 <pio_configure+0x60>
  402296:	e033      	b.n	402300 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  402298:	687a      	ldr	r2, [r7, #4]
  40229a:	68b9      	ldr	r1, [r7, #8]
  40229c:	68f8      	ldr	r0, [r7, #12]
  40229e:	4b1c      	ldr	r3, [pc, #112]	; (402310 <pio_configure+0xbc>)
  4022a0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4022a2:	683b      	ldr	r3, [r7, #0]
  4022a4:	f003 0301 	and.w	r3, r3, #1
  4022a8:	461a      	mov	r2, r3
  4022aa:	6879      	ldr	r1, [r7, #4]
  4022ac:	68f8      	ldr	r0, [r7, #12]
  4022ae:	4b19      	ldr	r3, [pc, #100]	; (402314 <pio_configure+0xc0>)
  4022b0:	4798      	blx	r3
		break;
  4022b2:	e027      	b.n	402304 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4022b4:	683a      	ldr	r2, [r7, #0]
  4022b6:	6879      	ldr	r1, [r7, #4]
  4022b8:	68f8      	ldr	r0, [r7, #12]
  4022ba:	4b17      	ldr	r3, [pc, #92]	; (402318 <pio_configure+0xc4>)
  4022bc:	4798      	blx	r3
		break;
  4022be:	e021      	b.n	402304 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4022c0:	68bb      	ldr	r3, [r7, #8]
  4022c2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4022c6:	bf0c      	ite	eq
  4022c8:	2301      	moveq	r3, #1
  4022ca:	2300      	movne	r3, #0
  4022cc:	b2db      	uxtb	r3, r3
  4022ce:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4022d0:	683b      	ldr	r3, [r7, #0]
  4022d2:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4022d6:	2b00      	cmp	r3, #0
  4022d8:	bf14      	ite	ne
  4022da:	2301      	movne	r3, #1
  4022dc:	2300      	moveq	r3, #0
  4022de:	b2db      	uxtb	r3, r3
  4022e0:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  4022e2:	683b      	ldr	r3, [r7, #0]
  4022e4:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4022e8:	2b00      	cmp	r3, #0
  4022ea:	bf14      	ite	ne
  4022ec:	2301      	movne	r3, #1
  4022ee:	2300      	moveq	r3, #0
  4022f0:	b2db      	uxtb	r3, r3
  4022f2:	9300      	str	r3, [sp, #0]
  4022f4:	460b      	mov	r3, r1
  4022f6:	6879      	ldr	r1, [r7, #4]
  4022f8:	68f8      	ldr	r0, [r7, #12]
  4022fa:	4c08      	ldr	r4, [pc, #32]	; (40231c <pio_configure+0xc8>)
  4022fc:	47a0      	blx	r4
		break;
  4022fe:	e001      	b.n	402304 <pio_configure+0xb0>

	default:
		return 0;
  402300:	2300      	movs	r3, #0
  402302:	e000      	b.n	402306 <pio_configure+0xb2>
	}

	return 1;
  402304:	2301      	movs	r3, #1
}
  402306:	4618      	mov	r0, r3
  402308:	3714      	adds	r7, #20
  40230a:	46bd      	mov	sp, r7
  40230c:	bd90      	pop	{r4, r7, pc}
  40230e:	bf00      	nop
  402310:	00402061 	.word	0x00402061
  402314:	00401fc5 	.word	0x00401fc5
  402318:	00402171 	.word	0x00402171
  40231c:	004021f1 	.word	0x004021f1

00402320 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  402320:	b480      	push	{r7}
  402322:	b083      	sub	sp, #12
  402324:	af00      	add	r7, sp, #0
  402326:	6078      	str	r0, [r7, #4]
  402328:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40232a:	687b      	ldr	r3, [r7, #4]
  40232c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40232e:	683b      	ldr	r3, [r7, #0]
  402330:	4013      	ands	r3, r2
  402332:	2b00      	cmp	r3, #0
  402334:	d101      	bne.n	40233a <pio_get_output_data_status+0x1a>
		return 0;
  402336:	2300      	movs	r3, #0
  402338:	e000      	b.n	40233c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40233a:	2301      	movs	r3, #1
	}
}
  40233c:	4618      	mov	r0, r3
  40233e:	370c      	adds	r7, #12
  402340:	46bd      	mov	sp, r7
  402342:	f85d 7b04 	ldr.w	r7, [sp], #4
  402346:	4770      	bx	lr

00402348 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  402348:	b480      	push	{r7}
  40234a:	b085      	sub	sp, #20
  40234c:	af00      	add	r7, sp, #0
  40234e:	60f8      	str	r0, [r7, #12]
  402350:	60b9      	str	r1, [r7, #8]
  402352:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  402354:	687b      	ldr	r3, [r7, #4]
  402356:	f003 0310 	and.w	r3, r3, #16
  40235a:	2b00      	cmp	r3, #0
  40235c:	d020      	beq.n	4023a0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40235e:	68fb      	ldr	r3, [r7, #12]
  402360:	68ba      	ldr	r2, [r7, #8]
  402362:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  402366:	687b      	ldr	r3, [r7, #4]
  402368:	f003 0320 	and.w	r3, r3, #32
  40236c:	2b00      	cmp	r3, #0
  40236e:	d004      	beq.n	40237a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402370:	68fb      	ldr	r3, [r7, #12]
  402372:	68ba      	ldr	r2, [r7, #8]
  402374:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  402378:	e003      	b.n	402382 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40237a:	68fb      	ldr	r3, [r7, #12]
  40237c:	68ba      	ldr	r2, [r7, #8]
  40237e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  402382:	687b      	ldr	r3, [r7, #4]
  402384:	f003 0340 	and.w	r3, r3, #64	; 0x40
  402388:	2b00      	cmp	r3, #0
  40238a:	d004      	beq.n	402396 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40238c:	68fb      	ldr	r3, [r7, #12]
  40238e:	68ba      	ldr	r2, [r7, #8]
  402390:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  402394:	e008      	b.n	4023a8 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  402396:	68fb      	ldr	r3, [r7, #12]
  402398:	68ba      	ldr	r2, [r7, #8]
  40239a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  40239e:	e003      	b.n	4023a8 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4023a0:	68fb      	ldr	r3, [r7, #12]
  4023a2:	68ba      	ldr	r2, [r7, #8]
  4023a4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4023a8:	bf00      	nop
  4023aa:	3714      	adds	r7, #20
  4023ac:	46bd      	mov	sp, r7
  4023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023b2:	4770      	bx	lr

004023b4 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4023b4:	b480      	push	{r7}
  4023b6:	b083      	sub	sp, #12
  4023b8:	af00      	add	r7, sp, #0
  4023ba:	6078      	str	r0, [r7, #4]
  4023bc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4023be:	687b      	ldr	r3, [r7, #4]
  4023c0:	683a      	ldr	r2, [r7, #0]
  4023c2:	641a      	str	r2, [r3, #64]	; 0x40
}
  4023c4:	bf00      	nop
  4023c6:	370c      	adds	r7, #12
  4023c8:	46bd      	mov	sp, r7
  4023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ce:	4770      	bx	lr

004023d0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4023d0:	b480      	push	{r7}
  4023d2:	b083      	sub	sp, #12
  4023d4:	af00      	add	r7, sp, #0
  4023d6:	6078      	str	r0, [r7, #4]
  4023d8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4023da:	687b      	ldr	r3, [r7, #4]
  4023dc:	683a      	ldr	r2, [r7, #0]
  4023de:	645a      	str	r2, [r3, #68]	; 0x44
}
  4023e0:	bf00      	nop
  4023e2:	370c      	adds	r7, #12
  4023e4:	46bd      	mov	sp, r7
  4023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023ea:	4770      	bx	lr

004023ec <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4023ec:	b480      	push	{r7}
  4023ee:	b083      	sub	sp, #12
  4023f0:	af00      	add	r7, sp, #0
  4023f2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4023f4:	687b      	ldr	r3, [r7, #4]
  4023f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4023f8:	4618      	mov	r0, r3
  4023fa:	370c      	adds	r7, #12
  4023fc:	46bd      	mov	sp, r7
  4023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402402:	4770      	bx	lr

00402404 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402404:	b480      	push	{r7}
  402406:	b083      	sub	sp, #12
  402408:	af00      	add	r7, sp, #0
  40240a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40240c:	687b      	ldr	r3, [r7, #4]
  40240e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  402410:	4618      	mov	r0, r3
  402412:	370c      	adds	r7, #12
  402414:	46bd      	mov	sp, r7
  402416:	f85d 7b04 	ldr.w	r7, [sp], #4
  40241a:	4770      	bx	lr

0040241c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40241c:	b580      	push	{r7, lr}
  40241e:	b084      	sub	sp, #16
  402420:	af00      	add	r7, sp, #0
  402422:	6078      	str	r0, [r7, #4]
  402424:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  402426:	6878      	ldr	r0, [r7, #4]
  402428:	4b26      	ldr	r3, [pc, #152]	; (4024c4 <pio_handler_process+0xa8>)
  40242a:	4798      	blx	r3
  40242c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40242e:	6878      	ldr	r0, [r7, #4]
  402430:	4b25      	ldr	r3, [pc, #148]	; (4024c8 <pio_handler_process+0xac>)
  402432:	4798      	blx	r3
  402434:	4602      	mov	r2, r0
  402436:	68fb      	ldr	r3, [r7, #12]
  402438:	4013      	ands	r3, r2
  40243a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40243c:	68fb      	ldr	r3, [r7, #12]
  40243e:	2b00      	cmp	r3, #0
  402440:	d03c      	beq.n	4024bc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  402442:	2300      	movs	r3, #0
  402444:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  402446:	e034      	b.n	4024b2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  402448:	4a20      	ldr	r2, [pc, #128]	; (4024cc <pio_handler_process+0xb0>)
  40244a:	68bb      	ldr	r3, [r7, #8]
  40244c:	011b      	lsls	r3, r3, #4
  40244e:	4413      	add	r3, r2
  402450:	681a      	ldr	r2, [r3, #0]
  402452:	683b      	ldr	r3, [r7, #0]
  402454:	429a      	cmp	r2, r3
  402456:	d126      	bne.n	4024a6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402458:	4a1c      	ldr	r2, [pc, #112]	; (4024cc <pio_handler_process+0xb0>)
  40245a:	68bb      	ldr	r3, [r7, #8]
  40245c:	011b      	lsls	r3, r3, #4
  40245e:	4413      	add	r3, r2
  402460:	3304      	adds	r3, #4
  402462:	681a      	ldr	r2, [r3, #0]
  402464:	68fb      	ldr	r3, [r7, #12]
  402466:	4013      	ands	r3, r2
  402468:	2b00      	cmp	r3, #0
  40246a:	d01c      	beq.n	4024a6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40246c:	4a17      	ldr	r2, [pc, #92]	; (4024cc <pio_handler_process+0xb0>)
  40246e:	68bb      	ldr	r3, [r7, #8]
  402470:	011b      	lsls	r3, r3, #4
  402472:	4413      	add	r3, r2
  402474:	330c      	adds	r3, #12
  402476:	681b      	ldr	r3, [r3, #0]
  402478:	4914      	ldr	r1, [pc, #80]	; (4024cc <pio_handler_process+0xb0>)
  40247a:	68ba      	ldr	r2, [r7, #8]
  40247c:	0112      	lsls	r2, r2, #4
  40247e:	440a      	add	r2, r1
  402480:	6810      	ldr	r0, [r2, #0]
  402482:	4912      	ldr	r1, [pc, #72]	; (4024cc <pio_handler_process+0xb0>)
  402484:	68ba      	ldr	r2, [r7, #8]
  402486:	0112      	lsls	r2, r2, #4
  402488:	440a      	add	r2, r1
  40248a:	3204      	adds	r2, #4
  40248c:	6812      	ldr	r2, [r2, #0]
  40248e:	4611      	mov	r1, r2
  402490:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  402492:	4a0e      	ldr	r2, [pc, #56]	; (4024cc <pio_handler_process+0xb0>)
  402494:	68bb      	ldr	r3, [r7, #8]
  402496:	011b      	lsls	r3, r3, #4
  402498:	4413      	add	r3, r2
  40249a:	3304      	adds	r3, #4
  40249c:	681b      	ldr	r3, [r3, #0]
  40249e:	43db      	mvns	r3, r3
  4024a0:	68fa      	ldr	r2, [r7, #12]
  4024a2:	4013      	ands	r3, r2
  4024a4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4024a6:	68bb      	ldr	r3, [r7, #8]
  4024a8:	3301      	adds	r3, #1
  4024aa:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4024ac:	68bb      	ldr	r3, [r7, #8]
  4024ae:	2b06      	cmp	r3, #6
  4024b0:	d803      	bhi.n	4024ba <pio_handler_process+0x9e>
		while (status != 0) {
  4024b2:	68fb      	ldr	r3, [r7, #12]
  4024b4:	2b00      	cmp	r3, #0
  4024b6:	d1c7      	bne.n	402448 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4024b8:	e000      	b.n	4024bc <pio_handler_process+0xa0>
				break;
  4024ba:	bf00      	nop
}
  4024bc:	bf00      	nop
  4024be:	3710      	adds	r7, #16
  4024c0:	46bd      	mov	sp, r7
  4024c2:	bd80      	pop	{r7, pc}
  4024c4:	004023ed 	.word	0x004023ed
  4024c8:	00402405 	.word	0x00402405
  4024cc:	20400bfc 	.word	0x20400bfc

004024d0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4024d0:	b580      	push	{r7, lr}
  4024d2:	b086      	sub	sp, #24
  4024d4:	af00      	add	r7, sp, #0
  4024d6:	60f8      	str	r0, [r7, #12]
  4024d8:	60b9      	str	r1, [r7, #8]
  4024da:	607a      	str	r2, [r7, #4]
  4024dc:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4024de:	4b21      	ldr	r3, [pc, #132]	; (402564 <pio_handler_set+0x94>)
  4024e0:	681b      	ldr	r3, [r3, #0]
  4024e2:	2b06      	cmp	r3, #6
  4024e4:	d901      	bls.n	4024ea <pio_handler_set+0x1a>
		return 1;
  4024e6:	2301      	movs	r3, #1
  4024e8:	e038      	b.n	40255c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4024ea:	2300      	movs	r3, #0
  4024ec:	75fb      	strb	r3, [r7, #23]
  4024ee:	e011      	b.n	402514 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  4024f0:	7dfb      	ldrb	r3, [r7, #23]
  4024f2:	011b      	lsls	r3, r3, #4
  4024f4:	4a1c      	ldr	r2, [pc, #112]	; (402568 <pio_handler_set+0x98>)
  4024f6:	4413      	add	r3, r2
  4024f8:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4024fa:	693b      	ldr	r3, [r7, #16]
  4024fc:	681a      	ldr	r2, [r3, #0]
  4024fe:	68bb      	ldr	r3, [r7, #8]
  402500:	429a      	cmp	r2, r3
  402502:	d104      	bne.n	40250e <pio_handler_set+0x3e>
  402504:	693b      	ldr	r3, [r7, #16]
  402506:	685a      	ldr	r2, [r3, #4]
  402508:	687b      	ldr	r3, [r7, #4]
  40250a:	429a      	cmp	r2, r3
  40250c:	d008      	beq.n	402520 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40250e:	7dfb      	ldrb	r3, [r7, #23]
  402510:	3301      	adds	r3, #1
  402512:	75fb      	strb	r3, [r7, #23]
  402514:	7dfa      	ldrb	r2, [r7, #23]
  402516:	4b13      	ldr	r3, [pc, #76]	; (402564 <pio_handler_set+0x94>)
  402518:	681b      	ldr	r3, [r3, #0]
  40251a:	429a      	cmp	r2, r3
  40251c:	d9e8      	bls.n	4024f0 <pio_handler_set+0x20>
  40251e:	e000      	b.n	402522 <pio_handler_set+0x52>
			break;
  402520:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  402522:	693b      	ldr	r3, [r7, #16]
  402524:	68ba      	ldr	r2, [r7, #8]
  402526:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  402528:	693b      	ldr	r3, [r7, #16]
  40252a:	687a      	ldr	r2, [r7, #4]
  40252c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40252e:	693b      	ldr	r3, [r7, #16]
  402530:	683a      	ldr	r2, [r7, #0]
  402532:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  402534:	693b      	ldr	r3, [r7, #16]
  402536:	6a3a      	ldr	r2, [r7, #32]
  402538:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40253a:	7dfa      	ldrb	r2, [r7, #23]
  40253c:	4b09      	ldr	r3, [pc, #36]	; (402564 <pio_handler_set+0x94>)
  40253e:	681b      	ldr	r3, [r3, #0]
  402540:	3301      	adds	r3, #1
  402542:	429a      	cmp	r2, r3
  402544:	d104      	bne.n	402550 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  402546:	4b07      	ldr	r3, [pc, #28]	; (402564 <pio_handler_set+0x94>)
  402548:	681b      	ldr	r3, [r3, #0]
  40254a:	3301      	adds	r3, #1
  40254c:	4a05      	ldr	r2, [pc, #20]	; (402564 <pio_handler_set+0x94>)
  40254e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  402550:	683a      	ldr	r2, [r7, #0]
  402552:	6879      	ldr	r1, [r7, #4]
  402554:	68f8      	ldr	r0, [r7, #12]
  402556:	4b05      	ldr	r3, [pc, #20]	; (40256c <pio_handler_set+0x9c>)
  402558:	4798      	blx	r3

	return 0;
  40255a:	2300      	movs	r3, #0
}
  40255c:	4618      	mov	r0, r3
  40255e:	3718      	adds	r7, #24
  402560:	46bd      	mov	sp, r7
  402562:	bd80      	pop	{r7, pc}
  402564:	20400c6c 	.word	0x20400c6c
  402568:	20400bfc 	.word	0x20400bfc
  40256c:	00402349 	.word	0x00402349

00402570 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402570:	b580      	push	{r7, lr}
  402572:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402574:	210a      	movs	r1, #10
  402576:	4802      	ldr	r0, [pc, #8]	; (402580 <PIOA_Handler+0x10>)
  402578:	4b02      	ldr	r3, [pc, #8]	; (402584 <PIOA_Handler+0x14>)
  40257a:	4798      	blx	r3
}
  40257c:	bf00      	nop
  40257e:	bd80      	pop	{r7, pc}
  402580:	400e0e00 	.word	0x400e0e00
  402584:	0040241d 	.word	0x0040241d

00402588 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402588:	b580      	push	{r7, lr}
  40258a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40258c:	210b      	movs	r1, #11
  40258e:	4802      	ldr	r0, [pc, #8]	; (402598 <PIOB_Handler+0x10>)
  402590:	4b02      	ldr	r3, [pc, #8]	; (40259c <PIOB_Handler+0x14>)
  402592:	4798      	blx	r3
}
  402594:	bf00      	nop
  402596:	bd80      	pop	{r7, pc}
  402598:	400e1000 	.word	0x400e1000
  40259c:	0040241d 	.word	0x0040241d

004025a0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4025a0:	b580      	push	{r7, lr}
  4025a2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4025a4:	210c      	movs	r1, #12
  4025a6:	4802      	ldr	r0, [pc, #8]	; (4025b0 <PIOC_Handler+0x10>)
  4025a8:	4b02      	ldr	r3, [pc, #8]	; (4025b4 <PIOC_Handler+0x14>)
  4025aa:	4798      	blx	r3
}
  4025ac:	bf00      	nop
  4025ae:	bd80      	pop	{r7, pc}
  4025b0:	400e1200 	.word	0x400e1200
  4025b4:	0040241d 	.word	0x0040241d

004025b8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4025b8:	b580      	push	{r7, lr}
  4025ba:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4025bc:	2110      	movs	r1, #16
  4025be:	4802      	ldr	r0, [pc, #8]	; (4025c8 <PIOD_Handler+0x10>)
  4025c0:	4b02      	ldr	r3, [pc, #8]	; (4025cc <PIOD_Handler+0x14>)
  4025c2:	4798      	blx	r3
}
  4025c4:	bf00      	nop
  4025c6:	bd80      	pop	{r7, pc}
  4025c8:	400e1400 	.word	0x400e1400
  4025cc:	0040241d 	.word	0x0040241d

004025d0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4025d0:	b580      	push	{r7, lr}
  4025d2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4025d4:	2111      	movs	r1, #17
  4025d6:	4802      	ldr	r0, [pc, #8]	; (4025e0 <PIOE_Handler+0x10>)
  4025d8:	4b02      	ldr	r3, [pc, #8]	; (4025e4 <PIOE_Handler+0x14>)
  4025da:	4798      	blx	r3
}
  4025dc:	bf00      	nop
  4025de:	bd80      	pop	{r7, pc}
  4025e0:	400e1600 	.word	0x400e1600
  4025e4:	0040241d 	.word	0x0040241d

004025e8 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4025e8:	b480      	push	{r7}
  4025ea:	b083      	sub	sp, #12
  4025ec:	af00      	add	r7, sp, #0
  4025ee:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4025f0:	687b      	ldr	r3, [r7, #4]
  4025f2:	3b01      	subs	r3, #1
  4025f4:	2b03      	cmp	r3, #3
  4025f6:	d81a      	bhi.n	40262e <pmc_mck_set_division+0x46>
  4025f8:	a201      	add	r2, pc, #4	; (adr r2, 402600 <pmc_mck_set_division+0x18>)
  4025fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4025fe:	bf00      	nop
  402600:	00402611 	.word	0x00402611
  402604:	00402617 	.word	0x00402617
  402608:	0040261f 	.word	0x0040261f
  40260c:	00402627 	.word	0x00402627
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402610:	2300      	movs	r3, #0
  402612:	607b      	str	r3, [r7, #4]
			break;
  402614:	e00e      	b.n	402634 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  402616:	f44f 7380 	mov.w	r3, #256	; 0x100
  40261a:	607b      	str	r3, [r7, #4]
			break;
  40261c:	e00a      	b.n	402634 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40261e:	f44f 7340 	mov.w	r3, #768	; 0x300
  402622:	607b      	str	r3, [r7, #4]
			break;
  402624:	e006      	b.n	402634 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  402626:	f44f 7300 	mov.w	r3, #512	; 0x200
  40262a:	607b      	str	r3, [r7, #4]
			break;
  40262c:	e002      	b.n	402634 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40262e:	2300      	movs	r3, #0
  402630:	607b      	str	r3, [r7, #4]
			break;
  402632:	bf00      	nop
	}
	PMC->PMC_MCKR =
  402634:	490a      	ldr	r1, [pc, #40]	; (402660 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402636:	4b0a      	ldr	r3, [pc, #40]	; (402660 <pmc_mck_set_division+0x78>)
  402638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40263a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40263e:	687b      	ldr	r3, [r7, #4]
  402640:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  402642:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402644:	bf00      	nop
  402646:	4b06      	ldr	r3, [pc, #24]	; (402660 <pmc_mck_set_division+0x78>)
  402648:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40264a:	f003 0308 	and.w	r3, r3, #8
  40264e:	2b00      	cmp	r3, #0
  402650:	d0f9      	beq.n	402646 <pmc_mck_set_division+0x5e>
}
  402652:	bf00      	nop
  402654:	370c      	adds	r7, #12
  402656:	46bd      	mov	sp, r7
  402658:	f85d 7b04 	ldr.w	r7, [sp], #4
  40265c:	4770      	bx	lr
  40265e:	bf00      	nop
  402660:	400e0600 	.word	0x400e0600

00402664 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402664:	b480      	push	{r7}
  402666:	b085      	sub	sp, #20
  402668:	af00      	add	r7, sp, #0
  40266a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40266c:	491d      	ldr	r1, [pc, #116]	; (4026e4 <pmc_switch_mck_to_pllack+0x80>)
  40266e:	4b1d      	ldr	r3, [pc, #116]	; (4026e4 <pmc_switch_mck_to_pllack+0x80>)
  402670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402672:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402676:	687b      	ldr	r3, [r7, #4]
  402678:	4313      	orrs	r3, r2
  40267a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40267c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402680:	60fb      	str	r3, [r7, #12]
  402682:	e007      	b.n	402694 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402684:	68fb      	ldr	r3, [r7, #12]
  402686:	2b00      	cmp	r3, #0
  402688:	d101      	bne.n	40268e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40268a:	2301      	movs	r3, #1
  40268c:	e023      	b.n	4026d6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40268e:	68fb      	ldr	r3, [r7, #12]
  402690:	3b01      	subs	r3, #1
  402692:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402694:	4b13      	ldr	r3, [pc, #76]	; (4026e4 <pmc_switch_mck_to_pllack+0x80>)
  402696:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402698:	f003 0308 	and.w	r3, r3, #8
  40269c:	2b00      	cmp	r3, #0
  40269e:	d0f1      	beq.n	402684 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4026a0:	4a10      	ldr	r2, [pc, #64]	; (4026e4 <pmc_switch_mck_to_pllack+0x80>)
  4026a2:	4b10      	ldr	r3, [pc, #64]	; (4026e4 <pmc_switch_mck_to_pllack+0x80>)
  4026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4026a6:	f023 0303 	bic.w	r3, r3, #3
  4026aa:	f043 0302 	orr.w	r3, r3, #2
  4026ae:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4026b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4026b4:	60fb      	str	r3, [r7, #12]
  4026b6:	e007      	b.n	4026c8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4026b8:	68fb      	ldr	r3, [r7, #12]
  4026ba:	2b00      	cmp	r3, #0
  4026bc:	d101      	bne.n	4026c2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4026be:	2301      	movs	r3, #1
  4026c0:	e009      	b.n	4026d6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4026c2:	68fb      	ldr	r3, [r7, #12]
  4026c4:	3b01      	subs	r3, #1
  4026c6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4026c8:	4b06      	ldr	r3, [pc, #24]	; (4026e4 <pmc_switch_mck_to_pllack+0x80>)
  4026ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026cc:	f003 0308 	and.w	r3, r3, #8
  4026d0:	2b00      	cmp	r3, #0
  4026d2:	d0f1      	beq.n	4026b8 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4026d4:	2300      	movs	r3, #0
}
  4026d6:	4618      	mov	r0, r3
  4026d8:	3714      	adds	r7, #20
  4026da:	46bd      	mov	sp, r7
  4026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026e0:	4770      	bx	lr
  4026e2:	bf00      	nop
  4026e4:	400e0600 	.word	0x400e0600

004026e8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4026e8:	b480      	push	{r7}
  4026ea:	b083      	sub	sp, #12
  4026ec:	af00      	add	r7, sp, #0
  4026ee:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4026f0:	687b      	ldr	r3, [r7, #4]
  4026f2:	2b01      	cmp	r3, #1
  4026f4:	d105      	bne.n	402702 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4026f6:	4907      	ldr	r1, [pc, #28]	; (402714 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4026f8:	4b06      	ldr	r3, [pc, #24]	; (402714 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4026fa:	689a      	ldr	r2, [r3, #8]
  4026fc:	4b06      	ldr	r3, [pc, #24]	; (402718 <pmc_switch_sclk_to_32kxtal+0x30>)
  4026fe:	4313      	orrs	r3, r2
  402700:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  402702:	4b04      	ldr	r3, [pc, #16]	; (402714 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402704:	4a05      	ldr	r2, [pc, #20]	; (40271c <pmc_switch_sclk_to_32kxtal+0x34>)
  402706:	601a      	str	r2, [r3, #0]
}
  402708:	bf00      	nop
  40270a:	370c      	adds	r7, #12
  40270c:	46bd      	mov	sp, r7
  40270e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402712:	4770      	bx	lr
  402714:	400e1810 	.word	0x400e1810
  402718:	a5100000 	.word	0xa5100000
  40271c:	a5000008 	.word	0xa5000008

00402720 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402720:	b480      	push	{r7}
  402722:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402724:	4b09      	ldr	r3, [pc, #36]	; (40274c <pmc_osc_is_ready_32kxtal+0x2c>)
  402726:	695b      	ldr	r3, [r3, #20]
  402728:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  40272c:	2b00      	cmp	r3, #0
  40272e:	d007      	beq.n	402740 <pmc_osc_is_ready_32kxtal+0x20>
  402730:	4b07      	ldr	r3, [pc, #28]	; (402750 <pmc_osc_is_ready_32kxtal+0x30>)
  402732:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402734:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402738:	2b00      	cmp	r3, #0
  40273a:	d001      	beq.n	402740 <pmc_osc_is_ready_32kxtal+0x20>
  40273c:	2301      	movs	r3, #1
  40273e:	e000      	b.n	402742 <pmc_osc_is_ready_32kxtal+0x22>
  402740:	2300      	movs	r3, #0
}
  402742:	4618      	mov	r0, r3
  402744:	46bd      	mov	sp, r7
  402746:	f85d 7b04 	ldr.w	r7, [sp], #4
  40274a:	4770      	bx	lr
  40274c:	400e1810 	.word	0x400e1810
  402750:	400e0600 	.word	0x400e0600

00402754 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402754:	b480      	push	{r7}
  402756:	b083      	sub	sp, #12
  402758:	af00      	add	r7, sp, #0
  40275a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40275c:	4915      	ldr	r1, [pc, #84]	; (4027b4 <pmc_switch_mainck_to_fastrc+0x60>)
  40275e:	4b15      	ldr	r3, [pc, #84]	; (4027b4 <pmc_switch_mainck_to_fastrc+0x60>)
  402760:	6a1a      	ldr	r2, [r3, #32]
  402762:	4b15      	ldr	r3, [pc, #84]	; (4027b8 <pmc_switch_mainck_to_fastrc+0x64>)
  402764:	4313      	orrs	r3, r2
  402766:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402768:	bf00      	nop
  40276a:	4b12      	ldr	r3, [pc, #72]	; (4027b4 <pmc_switch_mainck_to_fastrc+0x60>)
  40276c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40276e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402772:	2b00      	cmp	r3, #0
  402774:	d0f9      	beq.n	40276a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402776:	490f      	ldr	r1, [pc, #60]	; (4027b4 <pmc_switch_mainck_to_fastrc+0x60>)
  402778:	4b0e      	ldr	r3, [pc, #56]	; (4027b4 <pmc_switch_mainck_to_fastrc+0x60>)
  40277a:	6a1a      	ldr	r2, [r3, #32]
  40277c:	4b0f      	ldr	r3, [pc, #60]	; (4027bc <pmc_switch_mainck_to_fastrc+0x68>)
  40277e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402780:	687a      	ldr	r2, [r7, #4]
  402782:	4313      	orrs	r3, r2
  402784:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402788:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40278a:	bf00      	nop
  40278c:	4b09      	ldr	r3, [pc, #36]	; (4027b4 <pmc_switch_mainck_to_fastrc+0x60>)
  40278e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402794:	2b00      	cmp	r3, #0
  402796:	d0f9      	beq.n	40278c <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402798:	4906      	ldr	r1, [pc, #24]	; (4027b4 <pmc_switch_mainck_to_fastrc+0x60>)
  40279a:	4b06      	ldr	r3, [pc, #24]	; (4027b4 <pmc_switch_mainck_to_fastrc+0x60>)
  40279c:	6a1a      	ldr	r2, [r3, #32]
  40279e:	4b08      	ldr	r3, [pc, #32]	; (4027c0 <pmc_switch_mainck_to_fastrc+0x6c>)
  4027a0:	4013      	ands	r3, r2
  4027a2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4027a6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4027a8:	bf00      	nop
  4027aa:	370c      	adds	r7, #12
  4027ac:	46bd      	mov	sp, r7
  4027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027b2:	4770      	bx	lr
  4027b4:	400e0600 	.word	0x400e0600
  4027b8:	00370008 	.word	0x00370008
  4027bc:	ffc8ff8f 	.word	0xffc8ff8f
  4027c0:	fec8ffff 	.word	0xfec8ffff

004027c4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4027c4:	b480      	push	{r7}
  4027c6:	b083      	sub	sp, #12
  4027c8:	af00      	add	r7, sp, #0
  4027ca:	6078      	str	r0, [r7, #4]
  4027cc:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4027ce:	687b      	ldr	r3, [r7, #4]
  4027d0:	2b00      	cmp	r3, #0
  4027d2:	d008      	beq.n	4027e6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4027d4:	4913      	ldr	r1, [pc, #76]	; (402824 <pmc_switch_mainck_to_xtal+0x60>)
  4027d6:	4b13      	ldr	r3, [pc, #76]	; (402824 <pmc_switch_mainck_to_xtal+0x60>)
  4027d8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4027da:	4a13      	ldr	r2, [pc, #76]	; (402828 <pmc_switch_mainck_to_xtal+0x64>)
  4027dc:	401a      	ands	r2, r3
  4027de:	4b13      	ldr	r3, [pc, #76]	; (40282c <pmc_switch_mainck_to_xtal+0x68>)
  4027e0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4027e2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4027e4:	e018      	b.n	402818 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4027e6:	490f      	ldr	r1, [pc, #60]	; (402824 <pmc_switch_mainck_to_xtal+0x60>)
  4027e8:	4b0e      	ldr	r3, [pc, #56]	; (402824 <pmc_switch_mainck_to_xtal+0x60>)
  4027ea:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4027ec:	4b10      	ldr	r3, [pc, #64]	; (402830 <pmc_switch_mainck_to_xtal+0x6c>)
  4027ee:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4027f0:	683a      	ldr	r2, [r7, #0]
  4027f2:	0212      	lsls	r2, r2, #8
  4027f4:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4027f6:	431a      	orrs	r2, r3
  4027f8:	4b0e      	ldr	r3, [pc, #56]	; (402834 <pmc_switch_mainck_to_xtal+0x70>)
  4027fa:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4027fc:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4027fe:	bf00      	nop
  402800:	4b08      	ldr	r3, [pc, #32]	; (402824 <pmc_switch_mainck_to_xtal+0x60>)
  402802:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402804:	f003 0301 	and.w	r3, r3, #1
  402808:	2b00      	cmp	r3, #0
  40280a:	d0f9      	beq.n	402800 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40280c:	4905      	ldr	r1, [pc, #20]	; (402824 <pmc_switch_mainck_to_xtal+0x60>)
  40280e:	4b05      	ldr	r3, [pc, #20]	; (402824 <pmc_switch_mainck_to_xtal+0x60>)
  402810:	6a1a      	ldr	r2, [r3, #32]
  402812:	4b09      	ldr	r3, [pc, #36]	; (402838 <pmc_switch_mainck_to_xtal+0x74>)
  402814:	4313      	orrs	r3, r2
  402816:	620b      	str	r3, [r1, #32]
}
  402818:	bf00      	nop
  40281a:	370c      	adds	r7, #12
  40281c:	46bd      	mov	sp, r7
  40281e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402822:	4770      	bx	lr
  402824:	400e0600 	.word	0x400e0600
  402828:	fec8fffc 	.word	0xfec8fffc
  40282c:	01370002 	.word	0x01370002
  402830:	ffc8fffc 	.word	0xffc8fffc
  402834:	00370001 	.word	0x00370001
  402838:	01370000 	.word	0x01370000

0040283c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  40283c:	b480      	push	{r7}
  40283e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402840:	4b04      	ldr	r3, [pc, #16]	; (402854 <pmc_osc_is_ready_mainck+0x18>)
  402842:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402844:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402848:	4618      	mov	r0, r3
  40284a:	46bd      	mov	sp, r7
  40284c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402850:	4770      	bx	lr
  402852:	bf00      	nop
  402854:	400e0600 	.word	0x400e0600

00402858 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402858:	b480      	push	{r7}
  40285a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40285c:	4b04      	ldr	r3, [pc, #16]	; (402870 <pmc_disable_pllack+0x18>)
  40285e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402862:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402864:	bf00      	nop
  402866:	46bd      	mov	sp, r7
  402868:	f85d 7b04 	ldr.w	r7, [sp], #4
  40286c:	4770      	bx	lr
  40286e:	bf00      	nop
  402870:	400e0600 	.word	0x400e0600

00402874 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402874:	b480      	push	{r7}
  402876:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402878:	4b04      	ldr	r3, [pc, #16]	; (40288c <pmc_is_locked_pllack+0x18>)
  40287a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40287c:	f003 0302 	and.w	r3, r3, #2
}
  402880:	4618      	mov	r0, r3
  402882:	46bd      	mov	sp, r7
  402884:	f85d 7b04 	ldr.w	r7, [sp], #4
  402888:	4770      	bx	lr
  40288a:	bf00      	nop
  40288c:	400e0600 	.word	0x400e0600

00402890 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  402890:	b480      	push	{r7}
  402892:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402894:	4b04      	ldr	r3, [pc, #16]	; (4028a8 <pmc_is_locked_upll+0x18>)
  402896:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402898:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  40289c:	4618      	mov	r0, r3
  40289e:	46bd      	mov	sp, r7
  4028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028a4:	4770      	bx	lr
  4028a6:	bf00      	nop
  4028a8:	400e0600 	.word	0x400e0600

004028ac <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4028ac:	b480      	push	{r7}
  4028ae:	b083      	sub	sp, #12
  4028b0:	af00      	add	r7, sp, #0
  4028b2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4028b4:	687b      	ldr	r3, [r7, #4]
  4028b6:	2b3f      	cmp	r3, #63	; 0x3f
  4028b8:	d901      	bls.n	4028be <pmc_enable_periph_clk+0x12>
		return 1;
  4028ba:	2301      	movs	r3, #1
  4028bc:	e02f      	b.n	40291e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4028be:	687b      	ldr	r3, [r7, #4]
  4028c0:	2b1f      	cmp	r3, #31
  4028c2:	d813      	bhi.n	4028ec <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4028c4:	4b19      	ldr	r3, [pc, #100]	; (40292c <pmc_enable_periph_clk+0x80>)
  4028c6:	699a      	ldr	r2, [r3, #24]
  4028c8:	2101      	movs	r1, #1
  4028ca:	687b      	ldr	r3, [r7, #4]
  4028cc:	fa01 f303 	lsl.w	r3, r1, r3
  4028d0:	401a      	ands	r2, r3
  4028d2:	2101      	movs	r1, #1
  4028d4:	687b      	ldr	r3, [r7, #4]
  4028d6:	fa01 f303 	lsl.w	r3, r1, r3
  4028da:	429a      	cmp	r2, r3
  4028dc:	d01e      	beq.n	40291c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  4028de:	4a13      	ldr	r2, [pc, #76]	; (40292c <pmc_enable_periph_clk+0x80>)
  4028e0:	2101      	movs	r1, #1
  4028e2:	687b      	ldr	r3, [r7, #4]
  4028e4:	fa01 f303 	lsl.w	r3, r1, r3
  4028e8:	6113      	str	r3, [r2, #16]
  4028ea:	e017      	b.n	40291c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  4028ec:	687b      	ldr	r3, [r7, #4]
  4028ee:	3b20      	subs	r3, #32
  4028f0:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4028f2:	4b0e      	ldr	r3, [pc, #56]	; (40292c <pmc_enable_periph_clk+0x80>)
  4028f4:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4028f8:	2101      	movs	r1, #1
  4028fa:	687b      	ldr	r3, [r7, #4]
  4028fc:	fa01 f303 	lsl.w	r3, r1, r3
  402900:	401a      	ands	r2, r3
  402902:	2101      	movs	r1, #1
  402904:	687b      	ldr	r3, [r7, #4]
  402906:	fa01 f303 	lsl.w	r3, r1, r3
  40290a:	429a      	cmp	r2, r3
  40290c:	d006      	beq.n	40291c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40290e:	4a07      	ldr	r2, [pc, #28]	; (40292c <pmc_enable_periph_clk+0x80>)
  402910:	2101      	movs	r1, #1
  402912:	687b      	ldr	r3, [r7, #4]
  402914:	fa01 f303 	lsl.w	r3, r1, r3
  402918:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  40291c:	2300      	movs	r3, #0
}
  40291e:	4618      	mov	r0, r3
  402920:	370c      	adds	r7, #12
  402922:	46bd      	mov	sp, r7
  402924:	f85d 7b04 	ldr.w	r7, [sp], #4
  402928:	4770      	bx	lr
  40292a:	bf00      	nop
  40292c:	400e0600 	.word	0x400e0600

00402930 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  402930:	b480      	push	{r7}
  402932:	b083      	sub	sp, #12
  402934:	af00      	add	r7, sp, #0
  402936:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  402938:	4a04      	ldr	r2, [pc, #16]	; (40294c <pmc_set_flash_in_wait_mode+0x1c>)
  40293a:	687b      	ldr	r3, [r7, #4]
  40293c:	6013      	str	r3, [r2, #0]
}
  40293e:	bf00      	nop
  402940:	370c      	adds	r7, #12
  402942:	46bd      	mov	sp, r7
  402944:	f85d 7b04 	ldr.w	r7, [sp], #4
  402948:	4770      	bx	lr
  40294a:	bf00      	nop
  40294c:	2040001c 	.word	0x2040001c

00402950 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  402950:	b480      	push	{r7}
  402952:	b083      	sub	sp, #12
  402954:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  402956:	4b20      	ldr	r3, [pc, #128]	; (4029d8 <pmc_enable_waitmode+0x88>)
  402958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40295a:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  40295c:	687b      	ldr	r3, [r7, #4]
  40295e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402962:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402964:	687b      	ldr	r3, [r7, #4]
  402966:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  40296a:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  40296c:	4a1a      	ldr	r2, [pc, #104]	; (4029d8 <pmc_enable_waitmode+0x88>)
  40296e:	687b      	ldr	r3, [r7, #4]
  402970:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  402972:	4919      	ldr	r1, [pc, #100]	; (4029d8 <pmc_enable_waitmode+0x88>)
  402974:	4b18      	ldr	r3, [pc, #96]	; (4029d8 <pmc_enable_waitmode+0x88>)
  402976:	6a1a      	ldr	r2, [r3, #32]
  402978:	4b18      	ldr	r3, [pc, #96]	; (4029dc <pmc_enable_waitmode+0x8c>)
  40297a:	4313      	orrs	r3, r2
  40297c:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40297e:	bf00      	nop
  402980:	4b15      	ldr	r3, [pc, #84]	; (4029d8 <pmc_enable_waitmode+0x88>)
  402982:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402984:	f003 0308 	and.w	r3, r3, #8
  402988:	2b00      	cmp	r3, #0
  40298a:	d0f9      	beq.n	402980 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  40298c:	2300      	movs	r3, #0
  40298e:	607b      	str	r3, [r7, #4]
  402990:	e003      	b.n	40299a <pmc_enable_waitmode+0x4a>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402992:	bf00      	nop
  402994:	687b      	ldr	r3, [r7, #4]
  402996:	3301      	adds	r3, #1
  402998:	607b      	str	r3, [r7, #4]
  40299a:	687b      	ldr	r3, [r7, #4]
  40299c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  4029a0:	d3f7      	bcc.n	402992 <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  4029a2:	bf00      	nop
  4029a4:	4b0c      	ldr	r3, [pc, #48]	; (4029d8 <pmc_enable_waitmode+0x88>)
  4029a6:	6a1b      	ldr	r3, [r3, #32]
  4029a8:	f003 0308 	and.w	r3, r3, #8
  4029ac:	2b00      	cmp	r3, #0
  4029ae:	d0f9      	beq.n	4029a4 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  4029b0:	4b09      	ldr	r3, [pc, #36]	; (4029d8 <pmc_enable_waitmode+0x88>)
  4029b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4029b4:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  4029b6:	687b      	ldr	r3, [r7, #4]
  4029b8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  4029bc:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4029be:	687b      	ldr	r3, [r7, #4]
  4029c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  4029c4:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  4029c6:	4a04      	ldr	r2, [pc, #16]	; (4029d8 <pmc_enable_waitmode+0x88>)
  4029c8:	687b      	ldr	r3, [r7, #4]
  4029ca:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  4029cc:	bf00      	nop
  4029ce:	370c      	adds	r7, #12
  4029d0:	46bd      	mov	sp, r7
  4029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029d6:	4770      	bx	lr
  4029d8:	400e0600 	.word	0x400e0600
  4029dc:	00370004 	.word	0x00370004

004029e0 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4029e0:	b590      	push	{r4, r7, lr}
  4029e2:	b099      	sub	sp, #100	; 0x64
  4029e4:	af00      	add	r7, sp, #0
  4029e6:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  4029e8:	687b      	ldr	r3, [r7, #4]
  4029ea:	3b01      	subs	r3, #1
  4029ec:	2b04      	cmp	r3, #4
  4029ee:	f200 81a5 	bhi.w	402d3c <pmc_sleep+0x35c>
  4029f2:	a201      	add	r2, pc, #4	; (adr r2, 4029f8 <pmc_sleep+0x18>)
  4029f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4029f8:	00402a0d 	.word	0x00402a0d
  4029fc:	00402a0d 	.word	0x00402a0d
  402a00:	00402a2d 	.word	0x00402a2d
  402a04:	00402a2d 	.word	0x00402a2d
  402a08:	00402d1b 	.word	0x00402d1b
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  402a0c:	4a72      	ldr	r2, [pc, #456]	; (402bd8 <pmc_sleep+0x1f8>)
  402a0e:	4b72      	ldr	r3, [pc, #456]	; (402bd8 <pmc_sleep+0x1f8>)
  402a10:	691b      	ldr	r3, [r3, #16]
  402a12:	f023 0304 	bic.w	r3, r3, #4
  402a16:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  402a18:	4b70      	ldr	r3, [pc, #448]	; (402bdc <pmc_sleep+0x1fc>)
  402a1a:	2201      	movs	r2, #1
  402a1c:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402a1e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  402a22:	b662      	cpsie	i
  __ASM volatile ("dsb");
  402a24:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  402a28:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  402a2a:	e187      	b.n	402d3c <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  402a2c:	687b      	ldr	r3, [r7, #4]
  402a2e:	2b03      	cmp	r3, #3
  402a30:	d103      	bne.n	402a3a <pmc_sleep+0x5a>
  402a32:	2000      	movs	r0, #0
  402a34:	4b6a      	ldr	r3, [pc, #424]	; (402be0 <pmc_sleep+0x200>)
  402a36:	4798      	blx	r3
  402a38:	e003      	b.n	402a42 <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  402a3a:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  402a3e:	4b68      	ldr	r3, [pc, #416]	; (402be0 <pmc_sleep+0x200>)
  402a40:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402a42:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402a44:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  402a48:	4b64      	ldr	r3, [pc, #400]	; (402bdc <pmc_sleep+0x1fc>)
  402a4a:	2200      	movs	r2, #0
  402a4c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  402a4e:	4b65      	ldr	r3, [pc, #404]	; (402be4 <pmc_sleep+0x204>)
  402a50:	2201      	movs	r2, #1
  402a52:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  402a54:	687b      	ldr	r3, [r7, #4]
  402a56:	2b04      	cmp	r3, #4
  402a58:	bf0c      	ite	eq
  402a5a:	2301      	moveq	r3, #1
  402a5c:	2300      	movne	r3, #0
  402a5e:	b2da      	uxtb	r2, r3
  402a60:	f107 031c 	add.w	r3, r7, #28
  402a64:	643b      	str	r3, [r7, #64]	; 0x40
  402a66:	f107 0318 	add.w	r3, r7, #24
  402a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  402a6c:	f107 0314 	add.w	r3, r7, #20
  402a70:	63bb      	str	r3, [r7, #56]	; 0x38
  402a72:	f107 0310 	add.w	r3, r7, #16
  402a76:	637b      	str	r3, [r7, #52]	; 0x34
  402a78:	f107 030c 	add.w	r3, r7, #12
  402a7c:	633b      	str	r3, [r7, #48]	; 0x30
  402a7e:	4613      	mov	r3, r2
  402a80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  402a84:	4b58      	ldr	r3, [pc, #352]	; (402be8 <pmc_sleep+0x208>)
  402a86:	6a1b      	ldr	r3, [r3, #32]
  402a88:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  402a8a:	4b57      	ldr	r3, [pc, #348]	; (402be8 <pmc_sleep+0x208>)
  402a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a8e:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  402a90:	4b56      	ldr	r3, [pc, #344]	; (402bec <pmc_sleep+0x20c>)
  402a92:	681b      	ldr	r3, [r3, #0]
  402a94:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  402a96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402a98:	2b00      	cmp	r3, #0
  402a9a:	d002      	beq.n	402aa2 <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  402a9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402a9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402aa0:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  402aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402aa4:	2b00      	cmp	r3, #0
  402aa6:	d003      	beq.n	402ab0 <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  402aa8:	4b4f      	ldr	r3, [pc, #316]	; (402be8 <pmc_sleep+0x208>)
  402aaa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402aac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402aae:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  402ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402ab2:	2b00      	cmp	r3, #0
  402ab4:	d002      	beq.n	402abc <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  402ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402ab8:	2200      	movs	r2, #0
  402aba:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  402abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402abe:	2b00      	cmp	r3, #0
  402ac0:	d002      	beq.n	402ac8 <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  402ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402ac4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  402ac6:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  402ac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402aca:	2b00      	cmp	r3, #0
  402acc:	d002      	beq.n	402ad4 <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  402ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402ad0:	6a3a      	ldr	r2, [r7, #32]
  402ad2:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  402ad4:	4944      	ldr	r1, [pc, #272]	; (402be8 <pmc_sleep+0x208>)
  402ad6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402ad8:	4b45      	ldr	r3, [pc, #276]	; (402bf0 <pmc_sleep+0x210>)
  402ada:	4313      	orrs	r3, r2
  402adc:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  402ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402ae0:	f003 0303 	and.w	r3, r3, #3
  402ae4:	2b01      	cmp	r3, #1
  402ae6:	d90e      	bls.n	402b06 <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  402ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402aea:	f023 0303 	bic.w	r3, r3, #3
  402aee:	f043 0301 	orr.w	r3, r3, #1
  402af2:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402af4:	4a3c      	ldr	r2, [pc, #240]	; (402be8 <pmc_sleep+0x208>)
  402af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402af8:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402afa:	4b3b      	ldr	r3, [pc, #236]	; (402be8 <pmc_sleep+0x208>)
  402afc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402afe:	f003 0308 	and.w	r3, r3, #8
  402b02:	2b00      	cmp	r3, #0
  402b04:	d0f9      	beq.n	402afa <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  402b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b08:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402b0c:	2b00      	cmp	r3, #0
  402b0e:	d00c      	beq.n	402b2a <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  402b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402b16:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402b18:	4a33      	ldr	r2, [pc, #204]	; (402be8 <pmc_sleep+0x208>)
  402b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b1c:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402b1e:	4b32      	ldr	r3, [pc, #200]	; (402be8 <pmc_sleep+0x208>)
  402b20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b22:	f003 0308 	and.w	r3, r3, #8
  402b26:	2b00      	cmp	r3, #0
  402b28:	d0f9      	beq.n	402b1e <pmc_sleep+0x13e>
	pmc_disable_pllack();
  402b2a:	4b32      	ldr	r3, [pc, #200]	; (402bf4 <pmc_sleep+0x214>)
  402b2c:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402b2e:	4b2e      	ldr	r3, [pc, #184]	; (402be8 <pmc_sleep+0x208>)
  402b30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402b36:	2b00      	cmp	r3, #0
  402b38:	d0f9      	beq.n	402b2e <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402b3a:	492b      	ldr	r1, [pc, #172]	; (402be8 <pmc_sleep+0x208>)
  402b3c:	4b2a      	ldr	r3, [pc, #168]	; (402be8 <pmc_sleep+0x208>)
  402b3e:	6a1a      	ldr	r2, [r3, #32]
  402b40:	4b2d      	ldr	r3, [pc, #180]	; (402bf8 <pmc_sleep+0x218>)
  402b42:	4013      	ands	r3, r2
  402b44:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402b48:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402b4a:	4b27      	ldr	r3, [pc, #156]	; (402be8 <pmc_sleep+0x208>)
  402b4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402b52:	2b00      	cmp	r3, #0
  402b54:	d0f9      	beq.n	402b4a <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  402b56:	4a25      	ldr	r2, [pc, #148]	; (402bec <pmc_sleep+0x20c>)
  402b58:	6a3b      	ldr	r3, [r7, #32]
  402b5a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  402b5e:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  402b60:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402b64:	2b00      	cmp	r3, #0
  402b66:	d007      	beq.n	402b78 <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402b68:	491f      	ldr	r1, [pc, #124]	; (402be8 <pmc_sleep+0x208>)
  402b6a:	4b1f      	ldr	r3, [pc, #124]	; (402be8 <pmc_sleep+0x208>)
  402b6c:	6a1a      	ldr	r2, [r3, #32]
  402b6e:	4b23      	ldr	r3, [pc, #140]	; (402bfc <pmc_sleep+0x21c>)
  402b70:	4013      	ands	r3, r2
  402b72:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402b76:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  402b78:	4b18      	ldr	r3, [pc, #96]	; (402bdc <pmc_sleep+0x1fc>)
  402b7a:	2201      	movs	r2, #1
  402b7c:	701a      	strb	r2, [r3, #0]
  402b7e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402b82:	b662      	cpsie	i

		pmc_enable_waitmode();
  402b84:	4b1e      	ldr	r3, [pc, #120]	; (402c00 <pmc_sleep+0x220>)
  402b86:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  402b88:	b672      	cpsid	i
  402b8a:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  402b8e:	4b13      	ldr	r3, [pc, #76]	; (402bdc <pmc_sleep+0x1fc>)
  402b90:	2200      	movs	r2, #0
  402b92:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  402b94:	69fc      	ldr	r4, [r7, #28]
  402b96:	69b8      	ldr	r0, [r7, #24]
  402b98:	6979      	ldr	r1, [r7, #20]
  402b9a:	693a      	ldr	r2, [r7, #16]
  402b9c:	68fb      	ldr	r3, [r7, #12]
  402b9e:	65fc      	str	r4, [r7, #92]	; 0x5c
  402ba0:	65b8      	str	r0, [r7, #88]	; 0x58
  402ba2:	6579      	str	r1, [r7, #84]	; 0x54
  402ba4:	653a      	str	r2, [r7, #80]	; 0x50
  402ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  402ba8:	2300      	movs	r3, #0
  402baa:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  402bac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402bae:	f003 0302 	and.w	r3, r3, #2
  402bb2:	2b00      	cmp	r3, #0
  402bb4:	d02c      	beq.n	402c10 <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402bb6:	490c      	ldr	r1, [pc, #48]	; (402be8 <pmc_sleep+0x208>)
  402bb8:	4b0b      	ldr	r3, [pc, #44]	; (402be8 <pmc_sleep+0x208>)
  402bba:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402bbc:	4a11      	ldr	r2, [pc, #68]	; (402c04 <pmc_sleep+0x224>)
  402bbe:	401a      	ands	r2, r3
  402bc0:	4b11      	ldr	r3, [pc, #68]	; (402c08 <pmc_sleep+0x228>)
  402bc2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402bc4:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402bc6:	4908      	ldr	r1, [pc, #32]	; (402be8 <pmc_sleep+0x208>)
  402bc8:	4b07      	ldr	r3, [pc, #28]	; (402be8 <pmc_sleep+0x208>)
  402bca:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  402bcc:	4b0f      	ldr	r3, [pc, #60]	; (402c0c <pmc_sleep+0x22c>)
  402bce:	4013      	ands	r3, r2
  402bd0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402bd4:	620b      	str	r3, [r1, #32]
  402bd6:	e04e      	b.n	402c76 <pmc_sleep+0x296>
  402bd8:	e000ed00 	.word	0xe000ed00
  402bdc:	20400018 	.word	0x20400018
  402be0:	00402931 	.word	0x00402931
  402be4:	20400c70 	.word	0x20400c70
  402be8:	400e0600 	.word	0x400e0600
  402bec:	400e0c00 	.word	0x400e0c00
  402bf0:	00370008 	.word	0x00370008
  402bf4:	00402859 	.word	0x00402859
  402bf8:	fec8ffff 	.word	0xfec8ffff
  402bfc:	ffc8fffe 	.word	0xffc8fffe
  402c00:	00402951 	.word	0x00402951
  402c04:	fec8fffc 	.word	0xfec8fffc
  402c08:	01370002 	.word	0x01370002
  402c0c:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  402c10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402c12:	f003 0301 	and.w	r3, r3, #1
  402c16:	2b00      	cmp	r3, #0
  402c18:	d02d      	beq.n	402c76 <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  402c1a:	4b4a      	ldr	r3, [pc, #296]	; (402d44 <pmc_sleep+0x364>)
  402c1c:	6a1b      	ldr	r3, [r3, #32]
  402c1e:	f003 0301 	and.w	r3, r3, #1
  402c22:	2b00      	cmp	r3, #0
  402c24:	d10d      	bne.n	402c42 <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402c26:	4947      	ldr	r1, [pc, #284]	; (402d44 <pmc_sleep+0x364>)
  402c28:	4b46      	ldr	r3, [pc, #280]	; (402d44 <pmc_sleep+0x364>)
  402c2a:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  402c2c:	4a46      	ldr	r2, [pc, #280]	; (402d48 <pmc_sleep+0x368>)
  402c2e:	401a      	ands	r2, r3
  402c30:	4b46      	ldr	r3, [pc, #280]	; (402d4c <pmc_sleep+0x36c>)
  402c32:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402c34:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402c36:	4b43      	ldr	r3, [pc, #268]	; (402d44 <pmc_sleep+0x364>)
  402c38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402c3a:	f003 0301 	and.w	r3, r3, #1
  402c3e:	2b00      	cmp	r3, #0
  402c40:	d0f9      	beq.n	402c36 <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  402c42:	4b40      	ldr	r3, [pc, #256]	; (402d44 <pmc_sleep+0x364>)
  402c44:	6a1b      	ldr	r3, [r3, #32]
  402c46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402c4a:	2b00      	cmp	r3, #0
  402c4c:	d10b      	bne.n	402c66 <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402c4e:	493d      	ldr	r1, [pc, #244]	; (402d44 <pmc_sleep+0x364>)
  402c50:	4b3c      	ldr	r3, [pc, #240]	; (402d44 <pmc_sleep+0x364>)
  402c52:	6a1a      	ldr	r2, [r3, #32]
  402c54:	4b3e      	ldr	r3, [pc, #248]	; (402d50 <pmc_sleep+0x370>)
  402c56:	4313      	orrs	r3, r2
  402c58:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402c5a:	4b3a      	ldr	r3, [pc, #232]	; (402d44 <pmc_sleep+0x364>)
  402c5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402c5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402c62:	2b00      	cmp	r3, #0
  402c64:	d0f9      	beq.n	402c5a <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402c66:	4937      	ldr	r1, [pc, #220]	; (402d44 <pmc_sleep+0x364>)
  402c68:	4b36      	ldr	r3, [pc, #216]	; (402d44 <pmc_sleep+0x364>)
  402c6a:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402c6c:	4b39      	ldr	r3, [pc, #228]	; (402d54 <pmc_sleep+0x374>)
  402c6e:	4013      	ands	r3, r2
  402c70:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402c74:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  402c76:	6dba      	ldr	r2, [r7, #88]	; 0x58
  402c78:	4b37      	ldr	r3, [pc, #220]	; (402d58 <pmc_sleep+0x378>)
  402c7a:	4013      	ands	r3, r2
  402c7c:	2b00      	cmp	r3, #0
  402c7e:	d008      	beq.n	402c92 <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  402c80:	4a30      	ldr	r2, [pc, #192]	; (402d44 <pmc_sleep+0x364>)
  402c82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  402c84:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402c88:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  402c8a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402c8c:	f043 0302 	orr.w	r3, r3, #2
  402c90:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  402c92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402c94:	f003 0303 	and.w	r3, r3, #3
  402c98:	2b02      	cmp	r3, #2
  402c9a:	d105      	bne.n	402ca8 <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402c9c:	4b29      	ldr	r3, [pc, #164]	; (402d44 <pmc_sleep+0x364>)
  402c9e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402ca0:	f003 0302 	and.w	r3, r3, #2
  402ca4:	2b00      	cmp	r3, #0
  402ca6:	d0f9      	beq.n	402c9c <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  402ca8:	4b26      	ldr	r3, [pc, #152]	; (402d44 <pmc_sleep+0x364>)
  402caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402cac:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402cae:	4925      	ldr	r1, [pc, #148]	; (402d44 <pmc_sleep+0x364>)
  402cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  402cb2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  402cb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402cb8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402cbc:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402cbe:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402cc0:	4b20      	ldr	r3, [pc, #128]	; (402d44 <pmc_sleep+0x364>)
  402cc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402cc4:	f003 0308 	and.w	r3, r3, #8
  402cc8:	2b00      	cmp	r3, #0
  402cca:	d0f9      	beq.n	402cc0 <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  402ccc:	4a23      	ldr	r2, [pc, #140]	; (402d5c <pmc_sleep+0x37c>)
  402cce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  402cd0:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  402cd2:	4a1c      	ldr	r2, [pc, #112]	; (402d44 <pmc_sleep+0x364>)
  402cd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402cd6:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402cd8:	4b1a      	ldr	r3, [pc, #104]	; (402d44 <pmc_sleep+0x364>)
  402cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402cdc:	f003 0308 	and.w	r3, r3, #8
  402ce0:	2b00      	cmp	r3, #0
  402ce2:	d0f9      	beq.n	402cd8 <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  402ce4:	4b17      	ldr	r3, [pc, #92]	; (402d44 <pmc_sleep+0x364>)
  402ce6:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402ce8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402cea:	4013      	ands	r3, r2
  402cec:	2b00      	cmp	r3, #0
  402cee:	d0f9      	beq.n	402ce4 <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  402cf0:	4b1b      	ldr	r3, [pc, #108]	; (402d60 <pmc_sleep+0x380>)
  402cf2:	2200      	movs	r2, #0
  402cf4:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  402cf6:	4b1b      	ldr	r3, [pc, #108]	; (402d64 <pmc_sleep+0x384>)
  402cf8:	681b      	ldr	r3, [r3, #0]
  402cfa:	2b00      	cmp	r3, #0
  402cfc:	d005      	beq.n	402d0a <pmc_sleep+0x32a>
			callback_clocks_restored();
  402cfe:	4b19      	ldr	r3, [pc, #100]	; (402d64 <pmc_sleep+0x384>)
  402d00:	681b      	ldr	r3, [r3, #0]
  402d02:	4798      	blx	r3
			callback_clocks_restored = NULL;
  402d04:	4b17      	ldr	r3, [pc, #92]	; (402d64 <pmc_sleep+0x384>)
  402d06:	2200      	movs	r2, #0
  402d08:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  402d0a:	4b17      	ldr	r3, [pc, #92]	; (402d68 <pmc_sleep+0x388>)
  402d0c:	2201      	movs	r2, #1
  402d0e:	701a      	strb	r2, [r3, #0]
  402d10:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402d14:	b662      	cpsie	i

		break;
  402d16:	bf00      	nop
  402d18:	e010      	b.n	402d3c <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  402d1a:	4a14      	ldr	r2, [pc, #80]	; (402d6c <pmc_sleep+0x38c>)
  402d1c:	4b13      	ldr	r3, [pc, #76]	; (402d6c <pmc_sleep+0x38c>)
  402d1e:	691b      	ldr	r3, [r3, #16]
  402d20:	f043 0304 	orr.w	r3, r3, #4
  402d24:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  402d26:	4b12      	ldr	r3, [pc, #72]	; (402d70 <pmc_sleep+0x390>)
  402d28:	4a12      	ldr	r2, [pc, #72]	; (402d74 <pmc_sleep+0x394>)
  402d2a:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  402d2c:	4b0e      	ldr	r3, [pc, #56]	; (402d68 <pmc_sleep+0x388>)
  402d2e:	2201      	movs	r2, #1
  402d30:	701a      	strb	r2, [r3, #0]
  402d32:	f3bf 8f5f 	dmb	sy
  402d36:	b662      	cpsie	i
  __ASM volatile ("wfi");
  402d38:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  402d3a:	bf00      	nop
#endif
	}
}
  402d3c:	bf00      	nop
  402d3e:	3764      	adds	r7, #100	; 0x64
  402d40:	46bd      	mov	sp, r7
  402d42:	bd90      	pop	{r4, r7, pc}
  402d44:	400e0600 	.word	0x400e0600
  402d48:	ffc8fffc 	.word	0xffc8fffc
  402d4c:	00370001 	.word	0x00370001
  402d50:	01370000 	.word	0x01370000
  402d54:	ffc8ff87 	.word	0xffc8ff87
  402d58:	07ff0000 	.word	0x07ff0000
  402d5c:	400e0c00 	.word	0x400e0c00
  402d60:	20400c70 	.word	0x20400c70
  402d64:	20400c74 	.word	0x20400c74
  402d68:	20400018 	.word	0x20400018
  402d6c:	e000ed00 	.word	0xe000ed00
  402d70:	400e1810 	.word	0x400e1810
  402d74:	a5000004 	.word	0xa5000004

00402d78 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  402d78:	b480      	push	{r7}
  402d7a:	b083      	sub	sp, #12
  402d7c:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402d7e:	f3ef 8310 	mrs	r3, PRIMASK
  402d82:	607b      	str	r3, [r7, #4]
  return(result);
  402d84:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402d86:	2b00      	cmp	r3, #0
  402d88:	bf0c      	ite	eq
  402d8a:	2301      	moveq	r3, #1
  402d8c:	2300      	movne	r3, #0
  402d8e:	b2db      	uxtb	r3, r3
  402d90:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402d92:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402d94:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402d98:	4b04      	ldr	r3, [pc, #16]	; (402dac <cpu_irq_save+0x34>)
  402d9a:	2200      	movs	r2, #0
  402d9c:	701a      	strb	r2, [r3, #0]
	return flags;
  402d9e:	683b      	ldr	r3, [r7, #0]
}
  402da0:	4618      	mov	r0, r3
  402da2:	370c      	adds	r7, #12
  402da4:	46bd      	mov	sp, r7
  402da6:	f85d 7b04 	ldr.w	r7, [sp], #4
  402daa:	4770      	bx	lr
  402dac:	20400018 	.word	0x20400018

00402db0 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402db0:	b480      	push	{r7}
  402db2:	b083      	sub	sp, #12
  402db4:	af00      	add	r7, sp, #0
  402db6:	6078      	str	r0, [r7, #4]
	return (flags);
  402db8:	687b      	ldr	r3, [r7, #4]
  402dba:	2b00      	cmp	r3, #0
  402dbc:	bf14      	ite	ne
  402dbe:	2301      	movne	r3, #1
  402dc0:	2300      	moveq	r3, #0
  402dc2:	b2db      	uxtb	r3, r3
}
  402dc4:	4618      	mov	r0, r3
  402dc6:	370c      	adds	r7, #12
  402dc8:	46bd      	mov	sp, r7
  402dca:	f85d 7b04 	ldr.w	r7, [sp], #4
  402dce:	4770      	bx	lr

00402dd0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402dd0:	b580      	push	{r7, lr}
  402dd2:	b082      	sub	sp, #8
  402dd4:	af00      	add	r7, sp, #0
  402dd6:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402dd8:	6878      	ldr	r0, [r7, #4]
  402dda:	4b07      	ldr	r3, [pc, #28]	; (402df8 <cpu_irq_restore+0x28>)
  402ddc:	4798      	blx	r3
  402dde:	4603      	mov	r3, r0
  402de0:	2b00      	cmp	r3, #0
  402de2:	d005      	beq.n	402df0 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402de4:	4b05      	ldr	r3, [pc, #20]	; (402dfc <cpu_irq_restore+0x2c>)
  402de6:	2201      	movs	r2, #1
  402de8:	701a      	strb	r2, [r3, #0]
  402dea:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402dee:	b662      	cpsie	i
}
  402df0:	bf00      	nop
  402df2:	3708      	adds	r7, #8
  402df4:	46bd      	mov	sp, r7
  402df6:	bd80      	pop	{r7, pc}
  402df8:	00402db1 	.word	0x00402db1
  402dfc:	20400018 	.word	0x20400018

00402e00 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402e00:	b580      	push	{r7, lr}
  402e02:	b084      	sub	sp, #16
  402e04:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402e06:	4b1e      	ldr	r3, [pc, #120]	; (402e80 <Reset_Handler+0x80>)
  402e08:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402e0a:	4b1e      	ldr	r3, [pc, #120]	; (402e84 <Reset_Handler+0x84>)
  402e0c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402e0e:	68fa      	ldr	r2, [r7, #12]
  402e10:	68bb      	ldr	r3, [r7, #8]
  402e12:	429a      	cmp	r2, r3
  402e14:	d00c      	beq.n	402e30 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402e16:	e007      	b.n	402e28 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402e18:	68bb      	ldr	r3, [r7, #8]
  402e1a:	1d1a      	adds	r2, r3, #4
  402e1c:	60ba      	str	r2, [r7, #8]
  402e1e:	68fa      	ldr	r2, [r7, #12]
  402e20:	1d11      	adds	r1, r2, #4
  402e22:	60f9      	str	r1, [r7, #12]
  402e24:	6812      	ldr	r2, [r2, #0]
  402e26:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402e28:	68bb      	ldr	r3, [r7, #8]
  402e2a:	4a17      	ldr	r2, [pc, #92]	; (402e88 <Reset_Handler+0x88>)
  402e2c:	4293      	cmp	r3, r2
  402e2e:	d3f3      	bcc.n	402e18 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402e30:	4b16      	ldr	r3, [pc, #88]	; (402e8c <Reset_Handler+0x8c>)
  402e32:	60bb      	str	r3, [r7, #8]
  402e34:	e004      	b.n	402e40 <Reset_Handler+0x40>
                *pDest++ = 0;
  402e36:	68bb      	ldr	r3, [r7, #8]
  402e38:	1d1a      	adds	r2, r3, #4
  402e3a:	60ba      	str	r2, [r7, #8]
  402e3c:	2200      	movs	r2, #0
  402e3e:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402e40:	68bb      	ldr	r3, [r7, #8]
  402e42:	4a13      	ldr	r2, [pc, #76]	; (402e90 <Reset_Handler+0x90>)
  402e44:	4293      	cmp	r3, r2
  402e46:	d3f6      	bcc.n	402e36 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402e48:	4b12      	ldr	r3, [pc, #72]	; (402e94 <Reset_Handler+0x94>)
  402e4a:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402e4c:	4a12      	ldr	r2, [pc, #72]	; (402e98 <Reset_Handler+0x98>)
  402e4e:	68fb      	ldr	r3, [r7, #12]
  402e50:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402e54:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  402e56:	4b11      	ldr	r3, [pc, #68]	; (402e9c <Reset_Handler+0x9c>)
  402e58:	4798      	blx	r3
  402e5a:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402e5c:	4a10      	ldr	r2, [pc, #64]	; (402ea0 <Reset_Handler+0xa0>)
  402e5e:	4b10      	ldr	r3, [pc, #64]	; (402ea0 <Reset_Handler+0xa0>)
  402e60:	681b      	ldr	r3, [r3, #0]
  402e62:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402e66:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402e68:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402e6c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402e70:	6878      	ldr	r0, [r7, #4]
  402e72:	4b0c      	ldr	r3, [pc, #48]	; (402ea4 <Reset_Handler+0xa4>)
  402e74:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402e76:	4b0c      	ldr	r3, [pc, #48]	; (402ea8 <Reset_Handler+0xa8>)
  402e78:	4798      	blx	r3

        /* Branch to main function */
        main();
  402e7a:	4b0c      	ldr	r3, [pc, #48]	; (402eac <Reset_Handler+0xac>)
  402e7c:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402e7e:	e7fe      	b.n	402e7e <Reset_Handler+0x7e>
  402e80:	00409064 	.word	0x00409064
  402e84:	20400000 	.word	0x20400000
  402e88:	204009d8 	.word	0x204009d8
  402e8c:	204009d8 	.word	0x204009d8
  402e90:	20400cdc 	.word	0x20400cdc
  402e94:	00400000 	.word	0x00400000
  402e98:	e000ed00 	.word	0xe000ed00
  402e9c:	00402d79 	.word	0x00402d79
  402ea0:	e000ed88 	.word	0xe000ed88
  402ea4:	00402dd1 	.word	0x00402dd1
  402ea8:	00403d29 	.word	0x00403d29
  402eac:	00403839 	.word	0x00403839

00402eb0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402eb0:	b480      	push	{r7}
  402eb2:	af00      	add	r7, sp, #0
        while (1) {
  402eb4:	e7fe      	b.n	402eb4 <Dummy_Handler+0x4>
	...

00402eb8 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402eb8:	b480      	push	{r7}
  402eba:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402ebc:	4b52      	ldr	r3, [pc, #328]	; (403008 <SystemCoreClockUpdate+0x150>)
  402ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ec0:	f003 0303 	and.w	r3, r3, #3
  402ec4:	2b01      	cmp	r3, #1
  402ec6:	d014      	beq.n	402ef2 <SystemCoreClockUpdate+0x3a>
  402ec8:	2b01      	cmp	r3, #1
  402eca:	d302      	bcc.n	402ed2 <SystemCoreClockUpdate+0x1a>
  402ecc:	2b02      	cmp	r3, #2
  402ece:	d038      	beq.n	402f42 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402ed0:	e07a      	b.n	402fc8 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402ed2:	4b4e      	ldr	r3, [pc, #312]	; (40300c <SystemCoreClockUpdate+0x154>)
  402ed4:	695b      	ldr	r3, [r3, #20]
  402ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402eda:	2b00      	cmp	r3, #0
  402edc:	d004      	beq.n	402ee8 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402ede:	4b4c      	ldr	r3, [pc, #304]	; (403010 <SystemCoreClockUpdate+0x158>)
  402ee0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402ee4:	601a      	str	r2, [r3, #0]
    break;
  402ee6:	e06f      	b.n	402fc8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402ee8:	4b49      	ldr	r3, [pc, #292]	; (403010 <SystemCoreClockUpdate+0x158>)
  402eea:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402eee:	601a      	str	r2, [r3, #0]
    break;
  402ef0:	e06a      	b.n	402fc8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402ef2:	4b45      	ldr	r3, [pc, #276]	; (403008 <SystemCoreClockUpdate+0x150>)
  402ef4:	6a1b      	ldr	r3, [r3, #32]
  402ef6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402efa:	2b00      	cmp	r3, #0
  402efc:	d003      	beq.n	402f06 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402efe:	4b44      	ldr	r3, [pc, #272]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f00:	4a44      	ldr	r2, [pc, #272]	; (403014 <SystemCoreClockUpdate+0x15c>)
  402f02:	601a      	str	r2, [r3, #0]
    break;
  402f04:	e060      	b.n	402fc8 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402f06:	4b42      	ldr	r3, [pc, #264]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f08:	4a43      	ldr	r2, [pc, #268]	; (403018 <SystemCoreClockUpdate+0x160>)
  402f0a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402f0c:	4b3e      	ldr	r3, [pc, #248]	; (403008 <SystemCoreClockUpdate+0x150>)
  402f0e:	6a1b      	ldr	r3, [r3, #32]
  402f10:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402f14:	2b10      	cmp	r3, #16
  402f16:	d004      	beq.n	402f22 <SystemCoreClockUpdate+0x6a>
  402f18:	2b20      	cmp	r3, #32
  402f1a:	d008      	beq.n	402f2e <SystemCoreClockUpdate+0x76>
  402f1c:	2b00      	cmp	r3, #0
  402f1e:	d00e      	beq.n	402f3e <SystemCoreClockUpdate+0x86>
          break;
  402f20:	e00e      	b.n	402f40 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402f22:	4b3b      	ldr	r3, [pc, #236]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f24:	681b      	ldr	r3, [r3, #0]
  402f26:	005b      	lsls	r3, r3, #1
  402f28:	4a39      	ldr	r2, [pc, #228]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f2a:	6013      	str	r3, [r2, #0]
          break;
  402f2c:	e008      	b.n	402f40 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402f2e:	4b38      	ldr	r3, [pc, #224]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f30:	681a      	ldr	r2, [r3, #0]
  402f32:	4613      	mov	r3, r2
  402f34:	005b      	lsls	r3, r3, #1
  402f36:	4413      	add	r3, r2
  402f38:	4a35      	ldr	r2, [pc, #212]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f3a:	6013      	str	r3, [r2, #0]
          break;
  402f3c:	e000      	b.n	402f40 <SystemCoreClockUpdate+0x88>
          break;
  402f3e:	bf00      	nop
    break;
  402f40:	e042      	b.n	402fc8 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402f42:	4b31      	ldr	r3, [pc, #196]	; (403008 <SystemCoreClockUpdate+0x150>)
  402f44:	6a1b      	ldr	r3, [r3, #32]
  402f46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402f4a:	2b00      	cmp	r3, #0
  402f4c:	d003      	beq.n	402f56 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402f4e:	4b30      	ldr	r3, [pc, #192]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f50:	4a30      	ldr	r2, [pc, #192]	; (403014 <SystemCoreClockUpdate+0x15c>)
  402f52:	601a      	str	r2, [r3, #0]
  402f54:	e01c      	b.n	402f90 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402f56:	4b2e      	ldr	r3, [pc, #184]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f58:	4a2f      	ldr	r2, [pc, #188]	; (403018 <SystemCoreClockUpdate+0x160>)
  402f5a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402f5c:	4b2a      	ldr	r3, [pc, #168]	; (403008 <SystemCoreClockUpdate+0x150>)
  402f5e:	6a1b      	ldr	r3, [r3, #32]
  402f60:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402f64:	2b10      	cmp	r3, #16
  402f66:	d004      	beq.n	402f72 <SystemCoreClockUpdate+0xba>
  402f68:	2b20      	cmp	r3, #32
  402f6a:	d008      	beq.n	402f7e <SystemCoreClockUpdate+0xc6>
  402f6c:	2b00      	cmp	r3, #0
  402f6e:	d00e      	beq.n	402f8e <SystemCoreClockUpdate+0xd6>
          break;
  402f70:	e00e      	b.n	402f90 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402f72:	4b27      	ldr	r3, [pc, #156]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f74:	681b      	ldr	r3, [r3, #0]
  402f76:	005b      	lsls	r3, r3, #1
  402f78:	4a25      	ldr	r2, [pc, #148]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f7a:	6013      	str	r3, [r2, #0]
          break;
  402f7c:	e008      	b.n	402f90 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402f7e:	4b24      	ldr	r3, [pc, #144]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f80:	681a      	ldr	r2, [r3, #0]
  402f82:	4613      	mov	r3, r2
  402f84:	005b      	lsls	r3, r3, #1
  402f86:	4413      	add	r3, r2
  402f88:	4a21      	ldr	r2, [pc, #132]	; (403010 <SystemCoreClockUpdate+0x158>)
  402f8a:	6013      	str	r3, [r2, #0]
          break;
  402f8c:	e000      	b.n	402f90 <SystemCoreClockUpdate+0xd8>
          break;
  402f8e:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402f90:	4b1d      	ldr	r3, [pc, #116]	; (403008 <SystemCoreClockUpdate+0x150>)
  402f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402f94:	f003 0303 	and.w	r3, r3, #3
  402f98:	2b02      	cmp	r3, #2
  402f9a:	d114      	bne.n	402fc6 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402f9c:	4b1a      	ldr	r3, [pc, #104]	; (403008 <SystemCoreClockUpdate+0x150>)
  402f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402fa0:	0c1b      	lsrs	r3, r3, #16
  402fa2:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402fa6:	3301      	adds	r3, #1
  402fa8:	4a19      	ldr	r2, [pc, #100]	; (403010 <SystemCoreClockUpdate+0x158>)
  402faa:	6812      	ldr	r2, [r2, #0]
  402fac:	fb02 f303 	mul.w	r3, r2, r3
  402fb0:	4a17      	ldr	r2, [pc, #92]	; (403010 <SystemCoreClockUpdate+0x158>)
  402fb2:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402fb4:	4b14      	ldr	r3, [pc, #80]	; (403008 <SystemCoreClockUpdate+0x150>)
  402fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402fb8:	b2db      	uxtb	r3, r3
  402fba:	4a15      	ldr	r2, [pc, #84]	; (403010 <SystemCoreClockUpdate+0x158>)
  402fbc:	6812      	ldr	r2, [r2, #0]
  402fbe:	fbb2 f3f3 	udiv	r3, r2, r3
  402fc2:	4a13      	ldr	r2, [pc, #76]	; (403010 <SystemCoreClockUpdate+0x158>)
  402fc4:	6013      	str	r3, [r2, #0]
    break;
  402fc6:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402fc8:	4b0f      	ldr	r3, [pc, #60]	; (403008 <SystemCoreClockUpdate+0x150>)
  402fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402fcc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402fd0:	2b70      	cmp	r3, #112	; 0x70
  402fd2:	d108      	bne.n	402fe6 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402fd4:	4b0e      	ldr	r3, [pc, #56]	; (403010 <SystemCoreClockUpdate+0x158>)
  402fd6:	681b      	ldr	r3, [r3, #0]
  402fd8:	4a10      	ldr	r2, [pc, #64]	; (40301c <SystemCoreClockUpdate+0x164>)
  402fda:	fba2 2303 	umull	r2, r3, r2, r3
  402fde:	085b      	lsrs	r3, r3, #1
  402fe0:	4a0b      	ldr	r2, [pc, #44]	; (403010 <SystemCoreClockUpdate+0x158>)
  402fe2:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402fe4:	e00a      	b.n	402ffc <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402fe6:	4b08      	ldr	r3, [pc, #32]	; (403008 <SystemCoreClockUpdate+0x150>)
  402fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402fea:	091b      	lsrs	r3, r3, #4
  402fec:	f003 0307 	and.w	r3, r3, #7
  402ff0:	4a07      	ldr	r2, [pc, #28]	; (403010 <SystemCoreClockUpdate+0x158>)
  402ff2:	6812      	ldr	r2, [r2, #0]
  402ff4:	fa22 f303 	lsr.w	r3, r2, r3
  402ff8:	4a05      	ldr	r2, [pc, #20]	; (403010 <SystemCoreClockUpdate+0x158>)
  402ffa:	6013      	str	r3, [r2, #0]
}
  402ffc:	bf00      	nop
  402ffe:	46bd      	mov	sp, r7
  403000:	f85d 7b04 	ldr.w	r7, [sp], #4
  403004:	4770      	bx	lr
  403006:	bf00      	nop
  403008:	400e0600 	.word	0x400e0600
  40300c:	400e1810 	.word	0x400e1810
  403010:	20400020 	.word	0x20400020
  403014:	00b71b00 	.word	0x00b71b00
  403018:	003d0900 	.word	0x003d0900
  40301c:	aaaaaaab 	.word	0xaaaaaaab

00403020 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  403020:	b480      	push	{r7}
  403022:	b083      	sub	sp, #12
  403024:	af00      	add	r7, sp, #0
  403026:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  403028:	687b      	ldr	r3, [r7, #4]
  40302a:	4a1d      	ldr	r2, [pc, #116]	; (4030a0 <system_init_flash+0x80>)
  40302c:	4293      	cmp	r3, r2
  40302e:	d804      	bhi.n	40303a <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403030:	4b1c      	ldr	r3, [pc, #112]	; (4030a4 <system_init_flash+0x84>)
  403032:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403036:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  403038:	e02b      	b.n	403092 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40303a:	687b      	ldr	r3, [r7, #4]
  40303c:	4a1a      	ldr	r2, [pc, #104]	; (4030a8 <system_init_flash+0x88>)
  40303e:	4293      	cmp	r3, r2
  403040:	d803      	bhi.n	40304a <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403042:	4b18      	ldr	r3, [pc, #96]	; (4030a4 <system_init_flash+0x84>)
  403044:	4a19      	ldr	r2, [pc, #100]	; (4030ac <system_init_flash+0x8c>)
  403046:	601a      	str	r2, [r3, #0]
}
  403048:	e023      	b.n	403092 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40304a:	687b      	ldr	r3, [r7, #4]
  40304c:	4a18      	ldr	r2, [pc, #96]	; (4030b0 <system_init_flash+0x90>)
  40304e:	4293      	cmp	r3, r2
  403050:	d803      	bhi.n	40305a <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403052:	4b14      	ldr	r3, [pc, #80]	; (4030a4 <system_init_flash+0x84>)
  403054:	4a17      	ldr	r2, [pc, #92]	; (4030b4 <system_init_flash+0x94>)
  403056:	601a      	str	r2, [r3, #0]
}
  403058:	e01b      	b.n	403092 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40305a:	687b      	ldr	r3, [r7, #4]
  40305c:	4a16      	ldr	r2, [pc, #88]	; (4030b8 <system_init_flash+0x98>)
  40305e:	4293      	cmp	r3, r2
  403060:	d803      	bhi.n	40306a <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  403062:	4b10      	ldr	r3, [pc, #64]	; (4030a4 <system_init_flash+0x84>)
  403064:	4a15      	ldr	r2, [pc, #84]	; (4030bc <system_init_flash+0x9c>)
  403066:	601a      	str	r2, [r3, #0]
}
  403068:	e013      	b.n	403092 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40306a:	687b      	ldr	r3, [r7, #4]
  40306c:	4a14      	ldr	r2, [pc, #80]	; (4030c0 <system_init_flash+0xa0>)
  40306e:	4293      	cmp	r3, r2
  403070:	d804      	bhi.n	40307c <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403072:	4b0c      	ldr	r3, [pc, #48]	; (4030a4 <system_init_flash+0x84>)
  403074:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  403078:	601a      	str	r2, [r3, #0]
}
  40307a:	e00a      	b.n	403092 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40307c:	687b      	ldr	r3, [r7, #4]
  40307e:	4a11      	ldr	r2, [pc, #68]	; (4030c4 <system_init_flash+0xa4>)
  403080:	4293      	cmp	r3, r2
  403082:	d803      	bhi.n	40308c <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403084:	4b07      	ldr	r3, [pc, #28]	; (4030a4 <system_init_flash+0x84>)
  403086:	4a10      	ldr	r2, [pc, #64]	; (4030c8 <system_init_flash+0xa8>)
  403088:	601a      	str	r2, [r3, #0]
}
  40308a:	e002      	b.n	403092 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40308c:	4b05      	ldr	r3, [pc, #20]	; (4030a4 <system_init_flash+0x84>)
  40308e:	4a0f      	ldr	r2, [pc, #60]	; (4030cc <system_init_flash+0xac>)
  403090:	601a      	str	r2, [r3, #0]
}
  403092:	bf00      	nop
  403094:	370c      	adds	r7, #12
  403096:	46bd      	mov	sp, r7
  403098:	f85d 7b04 	ldr.w	r7, [sp], #4
  40309c:	4770      	bx	lr
  40309e:	bf00      	nop
  4030a0:	015ef3bf 	.word	0x015ef3bf
  4030a4:	400e0c00 	.word	0x400e0c00
  4030a8:	02bde77f 	.word	0x02bde77f
  4030ac:	04000100 	.word	0x04000100
  4030b0:	041cdb3f 	.word	0x041cdb3f
  4030b4:	04000200 	.word	0x04000200
  4030b8:	057bceff 	.word	0x057bceff
  4030bc:	04000300 	.word	0x04000300
  4030c0:	06dac2bf 	.word	0x06dac2bf
  4030c4:	0839b67f 	.word	0x0839b67f
  4030c8:	04000500 	.word	0x04000500
  4030cc:	04000600 	.word	0x04000600

004030d0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4030d0:	b480      	push	{r7}
  4030d2:	b085      	sub	sp, #20
  4030d4:	af00      	add	r7, sp, #0
  4030d6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4030d8:	4b10      	ldr	r3, [pc, #64]	; (40311c <_sbrk+0x4c>)
  4030da:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4030dc:	4b10      	ldr	r3, [pc, #64]	; (403120 <_sbrk+0x50>)
  4030de:	681b      	ldr	r3, [r3, #0]
  4030e0:	2b00      	cmp	r3, #0
  4030e2:	d102      	bne.n	4030ea <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4030e4:	4b0e      	ldr	r3, [pc, #56]	; (403120 <_sbrk+0x50>)
  4030e6:	4a0f      	ldr	r2, [pc, #60]	; (403124 <_sbrk+0x54>)
  4030e8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4030ea:	4b0d      	ldr	r3, [pc, #52]	; (403120 <_sbrk+0x50>)
  4030ec:	681b      	ldr	r3, [r3, #0]
  4030ee:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4030f0:	68ba      	ldr	r2, [r7, #8]
  4030f2:	687b      	ldr	r3, [r7, #4]
  4030f4:	441a      	add	r2, r3
  4030f6:	68fb      	ldr	r3, [r7, #12]
  4030f8:	429a      	cmp	r2, r3
  4030fa:	dd02      	ble.n	403102 <_sbrk+0x32>
		return (caddr_t) -1;	
  4030fc:	f04f 33ff 	mov.w	r3, #4294967295
  403100:	e006      	b.n	403110 <_sbrk+0x40>
	}

	heap += incr;
  403102:	4b07      	ldr	r3, [pc, #28]	; (403120 <_sbrk+0x50>)
  403104:	681a      	ldr	r2, [r3, #0]
  403106:	687b      	ldr	r3, [r7, #4]
  403108:	4413      	add	r3, r2
  40310a:	4a05      	ldr	r2, [pc, #20]	; (403120 <_sbrk+0x50>)
  40310c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40310e:	68bb      	ldr	r3, [r7, #8]
}
  403110:	4618      	mov	r0, r3
  403112:	3714      	adds	r7, #20
  403114:	46bd      	mov	sp, r7
  403116:	f85d 7b04 	ldr.w	r7, [sp], #4
  40311a:	4770      	bx	lr
  40311c:	2045fffc 	.word	0x2045fffc
  403120:	20400c78 	.word	0x20400c78
  403124:	20402ee0 	.word	0x20402ee0

00403128 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  403128:	b480      	push	{r7}
  40312a:	b083      	sub	sp, #12
  40312c:	af00      	add	r7, sp, #0
  40312e:	4603      	mov	r3, r0
  403130:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403132:	4909      	ldr	r1, [pc, #36]	; (403158 <NVIC_EnableIRQ+0x30>)
  403134:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403138:	095b      	lsrs	r3, r3, #5
  40313a:	79fa      	ldrb	r2, [r7, #7]
  40313c:	f002 021f 	and.w	r2, r2, #31
  403140:	2001      	movs	r0, #1
  403142:	fa00 f202 	lsl.w	r2, r0, r2
  403146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40314a:	bf00      	nop
  40314c:	370c      	adds	r7, #12
  40314e:	46bd      	mov	sp, r7
  403150:	f85d 7b04 	ldr.w	r7, [sp], #4
  403154:	4770      	bx	lr
  403156:	bf00      	nop
  403158:	e000e100 	.word	0xe000e100

0040315c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40315c:	b480      	push	{r7}
  40315e:	b083      	sub	sp, #12
  403160:	af00      	add	r7, sp, #0
  403162:	4603      	mov	r3, r0
  403164:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  403166:	4909      	ldr	r1, [pc, #36]	; (40318c <NVIC_DisableIRQ+0x30>)
  403168:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40316c:	095b      	lsrs	r3, r3, #5
  40316e:	79fa      	ldrb	r2, [r7, #7]
  403170:	f002 021f 	and.w	r2, r2, #31
  403174:	2001      	movs	r0, #1
  403176:	fa00 f202 	lsl.w	r2, r0, r2
  40317a:	3320      	adds	r3, #32
  40317c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403180:	bf00      	nop
  403182:	370c      	adds	r7, #12
  403184:	46bd      	mov	sp, r7
  403186:	f85d 7b04 	ldr.w	r7, [sp], #4
  40318a:	4770      	bx	lr
  40318c:	e000e100 	.word	0xe000e100

00403190 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  403190:	b480      	push	{r7}
  403192:	b083      	sub	sp, #12
  403194:	af00      	add	r7, sp, #0
  403196:	4603      	mov	r3, r0
  403198:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40319a:	4909      	ldr	r1, [pc, #36]	; (4031c0 <NVIC_ClearPendingIRQ+0x30>)
  40319c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4031a0:	095b      	lsrs	r3, r3, #5
  4031a2:	79fa      	ldrb	r2, [r7, #7]
  4031a4:	f002 021f 	and.w	r2, r2, #31
  4031a8:	2001      	movs	r0, #1
  4031aa:	fa00 f202 	lsl.w	r2, r0, r2
  4031ae:	3360      	adds	r3, #96	; 0x60
  4031b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4031b4:	bf00      	nop
  4031b6:	370c      	adds	r7, #12
  4031b8:	46bd      	mov	sp, r7
  4031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4031be:	4770      	bx	lr
  4031c0:	e000e100 	.word	0xe000e100

004031c4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4031c4:	b480      	push	{r7}
  4031c6:	b083      	sub	sp, #12
  4031c8:	af00      	add	r7, sp, #0
  4031ca:	4603      	mov	r3, r0
  4031cc:	6039      	str	r1, [r7, #0]
  4031ce:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4031d4:	2b00      	cmp	r3, #0
  4031d6:	da0b      	bge.n	4031f0 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4031d8:	490d      	ldr	r1, [pc, #52]	; (403210 <NVIC_SetPriority+0x4c>)
  4031da:	79fb      	ldrb	r3, [r7, #7]
  4031dc:	f003 030f 	and.w	r3, r3, #15
  4031e0:	3b04      	subs	r3, #4
  4031e2:	683a      	ldr	r2, [r7, #0]
  4031e4:	b2d2      	uxtb	r2, r2
  4031e6:	0152      	lsls	r2, r2, #5
  4031e8:	b2d2      	uxtb	r2, r2
  4031ea:	440b      	add	r3, r1
  4031ec:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  4031ee:	e009      	b.n	403204 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4031f0:	4908      	ldr	r1, [pc, #32]	; (403214 <NVIC_SetPriority+0x50>)
  4031f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4031f6:	683a      	ldr	r2, [r7, #0]
  4031f8:	b2d2      	uxtb	r2, r2
  4031fa:	0152      	lsls	r2, r2, #5
  4031fc:	b2d2      	uxtb	r2, r2
  4031fe:	440b      	add	r3, r1
  403200:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403204:	bf00      	nop
  403206:	370c      	adds	r7, #12
  403208:	46bd      	mov	sp, r7
  40320a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40320e:	4770      	bx	lr
  403210:	e000ed00 	.word	0xe000ed00
  403214:	e000e100 	.word	0xe000e100

00403218 <osc_get_rate>:
{
  403218:	b480      	push	{r7}
  40321a:	b083      	sub	sp, #12
  40321c:	af00      	add	r7, sp, #0
  40321e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403220:	687b      	ldr	r3, [r7, #4]
  403222:	2b07      	cmp	r3, #7
  403224:	d825      	bhi.n	403272 <osc_get_rate+0x5a>
  403226:	a201      	add	r2, pc, #4	; (adr r2, 40322c <osc_get_rate+0x14>)
  403228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40322c:	0040324d 	.word	0x0040324d
  403230:	00403253 	.word	0x00403253
  403234:	00403259 	.word	0x00403259
  403238:	0040325f 	.word	0x0040325f
  40323c:	00403263 	.word	0x00403263
  403240:	00403267 	.word	0x00403267
  403244:	0040326b 	.word	0x0040326b
  403248:	0040326f 	.word	0x0040326f
		return OSC_SLCK_32K_RC_HZ;
  40324c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403250:	e010      	b.n	403274 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  403252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403256:	e00d      	b.n	403274 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  403258:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40325c:	e00a      	b.n	403274 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40325e:	4b08      	ldr	r3, [pc, #32]	; (403280 <osc_get_rate+0x68>)
  403260:	e008      	b.n	403274 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  403262:	4b08      	ldr	r3, [pc, #32]	; (403284 <osc_get_rate+0x6c>)
  403264:	e006      	b.n	403274 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  403266:	4b08      	ldr	r3, [pc, #32]	; (403288 <osc_get_rate+0x70>)
  403268:	e004      	b.n	403274 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40326a:	4b07      	ldr	r3, [pc, #28]	; (403288 <osc_get_rate+0x70>)
  40326c:	e002      	b.n	403274 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40326e:	4b06      	ldr	r3, [pc, #24]	; (403288 <osc_get_rate+0x70>)
  403270:	e000      	b.n	403274 <osc_get_rate+0x5c>
	return 0;
  403272:	2300      	movs	r3, #0
}
  403274:	4618      	mov	r0, r3
  403276:	370c      	adds	r7, #12
  403278:	46bd      	mov	sp, r7
  40327a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40327e:	4770      	bx	lr
  403280:	003d0900 	.word	0x003d0900
  403284:	007a1200 	.word	0x007a1200
  403288:	00b71b00 	.word	0x00b71b00

0040328c <sysclk_get_main_hz>:
{
  40328c:	b580      	push	{r7, lr}
  40328e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  403290:	2006      	movs	r0, #6
  403292:	4b05      	ldr	r3, [pc, #20]	; (4032a8 <sysclk_get_main_hz+0x1c>)
  403294:	4798      	blx	r3
  403296:	4602      	mov	r2, r0
  403298:	4613      	mov	r3, r2
  40329a:	009b      	lsls	r3, r3, #2
  40329c:	4413      	add	r3, r2
  40329e:	009a      	lsls	r2, r3, #2
  4032a0:	4413      	add	r3, r2
}
  4032a2:	4618      	mov	r0, r3
  4032a4:	bd80      	pop	{r7, pc}
  4032a6:	bf00      	nop
  4032a8:	00403219 	.word	0x00403219

004032ac <sysclk_get_cpu_hz>:
{
  4032ac:	b580      	push	{r7, lr}
  4032ae:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4032b0:	4b02      	ldr	r3, [pc, #8]	; (4032bc <sysclk_get_cpu_hz+0x10>)
  4032b2:	4798      	blx	r3
  4032b4:	4603      	mov	r3, r0
}
  4032b6:	4618      	mov	r0, r3
  4032b8:	bd80      	pop	{r7, pc}
  4032ba:	bf00      	nop
  4032bc:	0040328d 	.word	0x0040328d

004032c0 <pin_toggle>:

volatile char flag_but1 = 0;
volatile char flag_rtc_alarm = 0;
volatile char flag_rtc_sec = 1;

void pin_toggle(Pio *pio, uint32_t mask) {
  4032c0:	b580      	push	{r7, lr}
  4032c2:	b082      	sub	sp, #8
  4032c4:	af00      	add	r7, sp, #0
  4032c6:	6078      	str	r0, [r7, #4]
  4032c8:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  4032ca:	6839      	ldr	r1, [r7, #0]
  4032cc:	6878      	ldr	r0, [r7, #4]
  4032ce:	4b09      	ldr	r3, [pc, #36]	; (4032f4 <pin_toggle+0x34>)
  4032d0:	4798      	blx	r3
  4032d2:	4603      	mov	r3, r0
  4032d4:	2b00      	cmp	r3, #0
  4032d6:	d004      	beq.n	4032e2 <pin_toggle+0x22>
	pio_clear(pio, mask);
  4032d8:	6839      	ldr	r1, [r7, #0]
  4032da:	6878      	ldr	r0, [r7, #4]
  4032dc:	4b06      	ldr	r3, [pc, #24]	; (4032f8 <pin_toggle+0x38>)
  4032de:	4798      	blx	r3
	else
	pio_set(pio,mask);
}
  4032e0:	e003      	b.n	4032ea <pin_toggle+0x2a>
	pio_set(pio,mask);
  4032e2:	6839      	ldr	r1, [r7, #0]
  4032e4:	6878      	ldr	r0, [r7, #4]
  4032e6:	4b05      	ldr	r3, [pc, #20]	; (4032fc <pin_toggle+0x3c>)
  4032e8:	4798      	blx	r3
}
  4032ea:	bf00      	nop
  4032ec:	3708      	adds	r7, #8
  4032ee:	46bd      	mov	sp, r7
  4032f0:	bd80      	pop	{r7, pc}
  4032f2:	bf00      	nop
  4032f4:	00402321 	.word	0x00402321
  4032f8:	00402045 	.word	0x00402045
  4032fc:	00402029 	.word	0x00402029

00403300 <TC1_Handler>:

void TC1_Handler(void) {
  403300:	b580      	push	{r7, lr}
  403302:	b082      	sub	sp, #8
  403304:	af00      	add	r7, sp, #0
	volatile uint32_t status = tc_get_status(TC0, 1);
  403306:	2101      	movs	r1, #1
  403308:	4806      	ldr	r0, [pc, #24]	; (403324 <TC1_Handler+0x24>)
  40330a:	4b07      	ldr	r3, [pc, #28]	; (403328 <TC1_Handler+0x28>)
  40330c:	4798      	blx	r3
  40330e:	4603      	mov	r3, r0
  403310:	607b      	str	r3, [r7, #4]

	/** Muda o estado do LED (pisca) **/
	pin_toggle(LED1_PIO, LED1_PIO_IDX_MASK);  
  403312:	2101      	movs	r1, #1
  403314:	4805      	ldr	r0, [pc, #20]	; (40332c <TC1_Handler+0x2c>)
  403316:	4b06      	ldr	r3, [pc, #24]	; (403330 <TC1_Handler+0x30>)
  403318:	4798      	blx	r3
}
  40331a:	bf00      	nop
  40331c:	3708      	adds	r7, #8
  40331e:	46bd      	mov	sp, r7
  403320:	bd80      	pop	{r7, pc}
  403322:	bf00      	nop
  403324:	4000c000 	.word	0x4000c000
  403328:	00400d85 	.word	0x00400d85
  40332c:	400e0e00 	.word	0x400e0e00
  403330:	004032c1 	.word	0x004032c1

00403334 <TC2_Handler>:

void TC2_Handler(void) {
  403334:	b580      	push	{r7, lr}
  403336:	b082      	sub	sp, #8
  403338:	af00      	add	r7, sp, #0
	volatile uint32_t status = tc_get_status(TC0, 2);
  40333a:	2102      	movs	r1, #2
  40333c:	4806      	ldr	r0, [pc, #24]	; (403358 <TC2_Handler+0x24>)
  40333e:	4b07      	ldr	r3, [pc, #28]	; (40335c <TC2_Handler+0x28>)
  403340:	4798      	blx	r3
  403342:	4603      	mov	r3, r0
  403344:	607b      	str	r3, [r7, #4]

	/** Muda o estado do LED (pisca) **/
	pin_toggle(LED_PIO, LED_PIO_IDX_MASK);  
  403346:	f44f 7180 	mov.w	r1, #256	; 0x100
  40334a:	4805      	ldr	r0, [pc, #20]	; (403360 <TC2_Handler+0x2c>)
  40334c:	4b05      	ldr	r3, [pc, #20]	; (403364 <TC2_Handler+0x30>)
  40334e:	4798      	blx	r3
}
  403350:	bf00      	nop
  403352:	3708      	adds	r7, #8
  403354:	46bd      	mov	sp, r7
  403356:	bd80      	pop	{r7, pc}
  403358:	4000c000 	.word	0x4000c000
  40335c:	00400d85 	.word	0x00400d85
  403360:	400e1200 	.word	0x400e1200
  403364:	004032c1 	.word	0x004032c1

00403368 <TC5_Handler>:

void TC5_Handler(void) {
  403368:	b580      	push	{r7, lr}
  40336a:	b082      	sub	sp, #8
  40336c:	af00      	add	r7, sp, #0
	volatile uint32_t status = tc_get_status(TC1, 2);
  40336e:	2102      	movs	r1, #2
  403370:	4806      	ldr	r0, [pc, #24]	; (40338c <TC5_Handler+0x24>)
  403372:	4b07      	ldr	r3, [pc, #28]	; (403390 <TC5_Handler+0x28>)
  403374:	4798      	blx	r3
  403376:	4603      	mov	r3, r0
  403378:	607b      	str	r3, [r7, #4]

	/** Muda o estado do LED (pisca) **/
	pin_toggle(LED3_PIO, LED3_PIO_IDX_MASK);  
  40337a:	2104      	movs	r1, #4
  40337c:	4805      	ldr	r0, [pc, #20]	; (403394 <TC5_Handler+0x2c>)
  40337e:	4b06      	ldr	r3, [pc, #24]	; (403398 <TC5_Handler+0x30>)
  403380:	4798      	blx	r3
}
  403382:	bf00      	nop
  403384:	3708      	adds	r7, #8
  403386:	46bd      	mov	sp, r7
  403388:	bd80      	pop	{r7, pc}
  40338a:	bf00      	nop
  40338c:	40010000 	.word	0x40010000
  403390:	00400d85 	.word	0x00400d85
  403394:	400e1000 	.word	0x400e1000
  403398:	004032c1 	.word	0x004032c1

0040339c <TC_init>:

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  40339c:	b590      	push	{r4, r7, lr}
  40339e:	b08b      	sub	sp, #44	; 0x2c
  4033a0:	af02      	add	r7, sp, #8
  4033a2:	60f8      	str	r0, [r7, #12]
  4033a4:	60b9      	str	r1, [r7, #8]
  4033a6:	607a      	str	r2, [r7, #4]
  4033a8:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  4033aa:	4b1d      	ldr	r3, [pc, #116]	; (403420 <TC_init+0x84>)
  4033ac:	4798      	blx	r3
  4033ae:	61f8      	str	r0, [r7, #28]

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  4033b0:	68bb      	ldr	r3, [r7, #8]
  4033b2:	4618      	mov	r0, r3
  4033b4:	4b1b      	ldr	r3, [pc, #108]	; (403424 <TC_init+0x88>)
  4033b6:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4033b8:	6838      	ldr	r0, [r7, #0]
  4033ba:	f107 0114 	add.w	r1, r7, #20
  4033be:	f107 0218 	add.w	r2, r7, #24
  4033c2:	69fb      	ldr	r3, [r7, #28]
  4033c4:	9300      	str	r3, [sp, #0]
  4033c6:	460b      	mov	r3, r1
  4033c8:	69f9      	ldr	r1, [r7, #28]
  4033ca:	4c17      	ldr	r4, [pc, #92]	; (403428 <TC_init+0x8c>)
  4033cc:	47a0      	blx	r4
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4033ce:	6879      	ldr	r1, [r7, #4]
  4033d0:	697b      	ldr	r3, [r7, #20]
  4033d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4033d6:	461a      	mov	r2, r3
  4033d8:	68f8      	ldr	r0, [r7, #12]
  4033da:	4b14      	ldr	r3, [pc, #80]	; (40342c <TC_init+0x90>)
  4033dc:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4033de:	6879      	ldr	r1, [r7, #4]
  4033e0:	69bb      	ldr	r3, [r7, #24]
  4033e2:	69fa      	ldr	r2, [r7, #28]
  4033e4:	fbb2 f2f3 	udiv	r2, r2, r3
  4033e8:	683b      	ldr	r3, [r7, #0]
  4033ea:	fbb2 f3f3 	udiv	r3, r2, r3
  4033ee:	461a      	mov	r2, r3
  4033f0:	68f8      	ldr	r0, [r7, #12]
  4033f2:	4b0f      	ldr	r3, [pc, #60]	; (403430 <TC_init+0x94>)
  4033f4:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  4033f6:	68bb      	ldr	r3, [r7, #8]
  4033f8:	b25b      	sxtb	r3, r3
  4033fa:	2104      	movs	r1, #4
  4033fc:	4618      	mov	r0, r3
  4033fe:	4b0d      	ldr	r3, [pc, #52]	; (403434 <TC_init+0x98>)
  403400:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  403402:	68bb      	ldr	r3, [r7, #8]
  403404:	b25b      	sxtb	r3, r3
  403406:	4618      	mov	r0, r3
  403408:	4b0b      	ldr	r3, [pc, #44]	; (403438 <TC_init+0x9c>)
  40340a:	4798      	blx	r3
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  40340c:	687b      	ldr	r3, [r7, #4]
  40340e:	2210      	movs	r2, #16
  403410:	4619      	mov	r1, r3
  403412:	68f8      	ldr	r0, [r7, #12]
  403414:	4b09      	ldr	r3, [pc, #36]	; (40343c <TC_init+0xa0>)
  403416:	4798      	blx	r3
}
  403418:	bf00      	nop
  40341a:	3724      	adds	r7, #36	; 0x24
  40341c:	46bd      	mov	sp, r7
  40341e:	bd90      	pop	{r4, r7, pc}
  403420:	004032ad 	.word	0x004032ad
  403424:	004028ad 	.word	0x004028ad
  403428:	00400da9 	.word	0x00400da9
  40342c:	00400cdb 	.word	0x00400cdb
  403430:	00400d37 	.word	0x00400d37
  403434:	004031c5 	.word	0x004031c5
  403438:	00403129 	.word	0x00403129
  40343c:	00400d5d 	.word	0x00400d5d

00403440 <RTT_Handler>:

void RTT_Handler(void) {
  403440:	b580      	push	{r7, lr}
  403442:	b082      	sub	sp, #8
  403444:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  403446:	480c      	ldr	r0, [pc, #48]	; (403478 <RTT_Handler+0x38>)
  403448:	4b0c      	ldr	r3, [pc, #48]	; (40347c <RTT_Handler+0x3c>)
  40344a:	4798      	blx	r3
  40344c:	6078      	str	r0, [r7, #4]

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  40344e:	687b      	ldr	r3, [r7, #4]
  403450:	f003 0301 	and.w	r3, r3, #1
  403454:	2b00      	cmp	r3, #0
  403456:	d00a      	beq.n	40346e <RTT_Handler+0x2e>
		pin_toggle(LED2_PIO, LED2_PIO_IDX_MASK);
  403458:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40345c:	4808      	ldr	r0, [pc, #32]	; (403480 <RTT_Handler+0x40>)
  40345e:	4b09      	ldr	r3, [pc, #36]	; (403484 <RTT_Handler+0x44>)
  403460:	4798      	blx	r3
		RTT->RTT_MR = RTT->RTT_MR | 1 << 18;
  403462:	4a05      	ldr	r2, [pc, #20]	; (403478 <RTT_Handler+0x38>)
  403464:	4b04      	ldr	r3, [pc, #16]	; (403478 <RTT_Handler+0x38>)
  403466:	681b      	ldr	r3, [r3, #0]
  403468:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  40346c:	6013      	str	r3, [r2, #0]
	}
}
  40346e:	bf00      	nop
  403470:	3708      	adds	r7, #8
  403472:	46bd      	mov	sp, r7
  403474:	bd80      	pop	{r7, pc}
  403476:	bf00      	nop
  403478:	400e1830 	.word	0x400e1830
  40347c:	00400907 	.word	0x00400907
  403480:	400e1200 	.word	0x400e1200
  403484:	004032c1 	.word	0x004032c1

00403488 <RTT_init>:

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  403488:	b580      	push	{r7, lr}
  40348a:	b086      	sub	sp, #24
  40348c:	af00      	add	r7, sp, #0
  40348e:	60f8      	str	r0, [r7, #12]
  403490:	60b9      	str	r1, [r7, #8]
  403492:	607a      	str	r2, [r7, #4]

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  403494:	eddf 6a26 	vldr	s13, [pc, #152]	; 403530 <RTT_init+0xa8>
  403498:	ed97 7a03 	vldr	s14, [r7, #12]
  40349c:	eec6 7a87 	vdiv.f32	s15, s13, s14
  4034a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  4034a4:	edc7 7a00 	vstr	s15, [r7]
  4034a8:	883b      	ldrh	r3, [r7, #0]
  4034aa:	82fb      	strh	r3, [r7, #22]
	
	rtt_sel_source(RTT, false);
  4034ac:	2100      	movs	r1, #0
  4034ae:	4821      	ldr	r0, [pc, #132]	; (403534 <RTT_init+0xac>)
  4034b0:	4b21      	ldr	r3, [pc, #132]	; (403538 <RTT_init+0xb0>)
  4034b2:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  4034b4:	8afb      	ldrh	r3, [r7, #22]
  4034b6:	4619      	mov	r1, r3
  4034b8:	481e      	ldr	r0, [pc, #120]	; (403534 <RTT_init+0xac>)
  4034ba:	4b20      	ldr	r3, [pc, #128]	; (40353c <RTT_init+0xb4>)
  4034bc:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  4034be:	687b      	ldr	r3, [r7, #4]
  4034c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  4034c4:	2b00      	cmp	r3, #0
  4034c6:	d012      	beq.n	4034ee <RTT_init+0x66>
		uint32_t ul_previous_time;
		ul_previous_time = rtt_read_timer_value(RTT);
  4034c8:	481a      	ldr	r0, [pc, #104]	; (403534 <RTT_init+0xac>)
  4034ca:	4b1d      	ldr	r3, [pc, #116]	; (403540 <RTT_init+0xb8>)
  4034cc:	4798      	blx	r3
  4034ce:	6138      	str	r0, [r7, #16]
		while (ul_previous_time == rtt_read_timer_value(RTT));
  4034d0:	bf00      	nop
  4034d2:	4818      	ldr	r0, [pc, #96]	; (403534 <RTT_init+0xac>)
  4034d4:	4b1a      	ldr	r3, [pc, #104]	; (403540 <RTT_init+0xb8>)
  4034d6:	4798      	blx	r3
  4034d8:	4602      	mov	r2, r0
  4034da:	693b      	ldr	r3, [r7, #16]
  4034dc:	429a      	cmp	r2, r3
  4034de:	d0f8      	beq.n	4034d2 <RTT_init+0x4a>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  4034e0:	68ba      	ldr	r2, [r7, #8]
  4034e2:	693b      	ldr	r3, [r7, #16]
  4034e4:	4413      	add	r3, r2
  4034e6:	4619      	mov	r1, r3
  4034e8:	4812      	ldr	r0, [pc, #72]	; (403534 <RTT_init+0xac>)
  4034ea:	4b16      	ldr	r3, [pc, #88]	; (403544 <RTT_init+0xbc>)
  4034ec:	4798      	blx	r3
	}

	/* config NVIC */
	NVIC_DisableIRQ(RTT_IRQn);
  4034ee:	2003      	movs	r0, #3
  4034f0:	4b15      	ldr	r3, [pc, #84]	; (403548 <RTT_init+0xc0>)
  4034f2:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  4034f4:	2003      	movs	r0, #3
  4034f6:	4b15      	ldr	r3, [pc, #84]	; (40354c <RTT_init+0xc4>)
  4034f8:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 4);
  4034fa:	2104      	movs	r1, #4
  4034fc:	2003      	movs	r0, #3
  4034fe:	4b14      	ldr	r3, [pc, #80]	; (403550 <RTT_init+0xc8>)
  403500:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  403502:	2003      	movs	r0, #3
  403504:	4b13      	ldr	r3, [pc, #76]	; (403554 <RTT_init+0xcc>)
  403506:	4798      	blx	r3

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  403508:	687b      	ldr	r3, [r7, #4]
  40350a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  40350e:	2b00      	cmp	r3, #0
  403510:	d004      	beq.n	40351c <RTT_init+0x94>
	rtt_enable_interrupt(RTT, rttIRQSource);
  403512:	6879      	ldr	r1, [r7, #4]
  403514:	4807      	ldr	r0, [pc, #28]	; (403534 <RTT_init+0xac>)
  403516:	4b10      	ldr	r3, [pc, #64]	; (403558 <RTT_init+0xd0>)
  403518:	4798      	blx	r3
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
}
  40351a:	e004      	b.n	403526 <RTT_init+0x9e>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  40351c:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  403520:	4804      	ldr	r0, [pc, #16]	; (403534 <RTT_init+0xac>)
  403522:	4b0e      	ldr	r3, [pc, #56]	; (40355c <RTT_init+0xd4>)
  403524:	4798      	blx	r3
}
  403526:	bf00      	nop
  403528:	3718      	adds	r7, #24
  40352a:	46bd      	mov	sp, r7
  40352c:	bd80      	pop	{r7, pc}
  40352e:	bf00      	nop
  403530:	47000000 	.word	0x47000000
  403534:	400e1830 	.word	0x400e1830
  403538:	00400809 	.word	0x00400809
  40353c:	004007d9 	.word	0x004007d9
  403540:	004008d9 	.word	0x004008d9
  403544:	00400921 	.word	0x00400921
  403548:	0040315d 	.word	0x0040315d
  40354c:	00403191 	.word	0x00403191
  403550:	004031c5 	.word	0x004031c5
  403554:	00403129 	.word	0x00403129
  403558:	00400861 	.word	0x00400861
  40355c:	00400899 	.word	0x00400899

00403560 <getString>:

char* getString(int n, char type) {
  403560:	b580      	push	{r7, lr}
  403562:	b084      	sub	sp, #16
  403564:	af00      	add	r7, sp, #0
  403566:	6078      	str	r0, [r7, #4]
  403568:	460b      	mov	r3, r1
  40356a:	70fb      	strb	r3, [r7, #3]
	int retnum;
	if (type == 'h') {
  40356c:	78fb      	ldrb	r3, [r7, #3]
  40356e:	2b68      	cmp	r3, #104	; 0x68
  403570:	d10d      	bne.n	40358e <getString+0x2e>
		retnum = n % 24;
  403572:	687a      	ldr	r2, [r7, #4]
  403574:	4b1d      	ldr	r3, [pc, #116]	; (4035ec <getString+0x8c>)
  403576:	fb83 1302 	smull	r1, r3, r3, r2
  40357a:	1099      	asrs	r1, r3, #2
  40357c:	17d3      	asrs	r3, r2, #31
  40357e:	1ac9      	subs	r1, r1, r3
  403580:	460b      	mov	r3, r1
  403582:	005b      	lsls	r3, r3, #1
  403584:	440b      	add	r3, r1
  403586:	00db      	lsls	r3, r3, #3
  403588:	1ad3      	subs	r3, r2, r3
  40358a:	60fb      	str	r3, [r7, #12]
  40358c:	e016      	b.n	4035bc <getString+0x5c>
		} else if (type == 'm' || type == 's') {
  40358e:	78fb      	ldrb	r3, [r7, #3]
  403590:	2b6d      	cmp	r3, #109	; 0x6d
  403592:	d002      	beq.n	40359a <getString+0x3a>
  403594:	78fb      	ldrb	r3, [r7, #3]
  403596:	2b73      	cmp	r3, #115	; 0x73
  403598:	d10e      	bne.n	4035b8 <getString+0x58>
		retnum = n % 60;
  40359a:	687a      	ldr	r2, [r7, #4]
  40359c:	4b14      	ldr	r3, [pc, #80]	; (4035f0 <getString+0x90>)
  40359e:	fb83 1302 	smull	r1, r3, r3, r2
  4035a2:	4413      	add	r3, r2
  4035a4:	1159      	asrs	r1, r3, #5
  4035a6:	17d3      	asrs	r3, r2, #31
  4035a8:	1ac9      	subs	r1, r1, r3
  4035aa:	460b      	mov	r3, r1
  4035ac:	011b      	lsls	r3, r3, #4
  4035ae:	1a5b      	subs	r3, r3, r1
  4035b0:	009b      	lsls	r3, r3, #2
  4035b2:	1ad3      	subs	r3, r2, r3
  4035b4:	60fb      	str	r3, [r7, #12]
  4035b6:	e001      	b.n	4035bc <getString+0x5c>
		} else {
		retnum = 0;
  4035b8:	2300      	movs	r3, #0
  4035ba:	60fb      	str	r3, [r7, #12]
	}
	
	char* retval = (char*)malloc(2 * sizeof(char));
  4035bc:	2002      	movs	r0, #2
  4035be:	4b0d      	ldr	r3, [pc, #52]	; (4035f4 <getString+0x94>)
  4035c0:	4798      	blx	r3
  4035c2:	4603      	mov	r3, r0
  4035c4:	60bb      	str	r3, [r7, #8]
	
	if (retnum <= 9) {
  4035c6:	68fb      	ldr	r3, [r7, #12]
  4035c8:	2b09      	cmp	r3, #9
  4035ca:	dc05      	bgt.n	4035d8 <getString+0x78>
		sprintf(retval, "0%d", retnum);
  4035cc:	68fa      	ldr	r2, [r7, #12]
  4035ce:	490a      	ldr	r1, [pc, #40]	; (4035f8 <getString+0x98>)
  4035d0:	68b8      	ldr	r0, [r7, #8]
  4035d2:	4b0a      	ldr	r3, [pc, #40]	; (4035fc <getString+0x9c>)
  4035d4:	4798      	blx	r3
  4035d6:	e004      	b.n	4035e2 <getString+0x82>
		} else {
		sprintf(retval, "%d", retnum);
  4035d8:	68fa      	ldr	r2, [r7, #12]
  4035da:	4909      	ldr	r1, [pc, #36]	; (403600 <getString+0xa0>)
  4035dc:	68b8      	ldr	r0, [r7, #8]
  4035de:	4b07      	ldr	r3, [pc, #28]	; (4035fc <getString+0x9c>)
  4035e0:	4798      	blx	r3
	}
	
	return retval;
  4035e2:	68bb      	ldr	r3, [r7, #8]
}
  4035e4:	4618      	mov	r0, r3
  4035e6:	3710      	adds	r7, #16
  4035e8:	46bd      	mov	sp, r7
  4035ea:	bd80      	pop	{r7, pc}
  4035ec:	2aaaaaab 	.word	0x2aaaaaab
  4035f0:	88888889 	.word	0x88888889
  4035f4:	00403d79 	.word	0x00403d79
  4035f8:	00408d80 	.word	0x00408d80
  4035fc:	004043c1 	.word	0x004043c1
  403600:	00408d84 	.word	0x00408d84

00403604 <RTC_Handler>:

void RTC_Handler(void) {
  403604:	b580      	push	{r7, lr}
  403606:	b082      	sub	sp, #8
  403608:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  40360a:	4818      	ldr	r0, [pc, #96]	; (40366c <RTC_Handler+0x68>)
  40360c:	4b18      	ldr	r3, [pc, #96]	; (403670 <RTC_Handler+0x6c>)
  40360e:	4798      	blx	r3
  403610:	6078      	str	r0, [r7, #4]
	
	/* second tick */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  403612:	687b      	ldr	r3, [r7, #4]
  403614:	f003 0304 	and.w	r3, r3, #4
  403618:	2b00      	cmp	r3, #0
  40361a:	d002      	beq.n	403622 <RTC_Handler+0x1e>
		// o cdigo para irq de segundo vem aqui
		flag_rtc_sec = 1;
  40361c:	4b15      	ldr	r3, [pc, #84]	; (403674 <RTC_Handler+0x70>)
  40361e:	2201      	movs	r2, #1
  403620:	701a      	strb	r2, [r3, #0]
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  403622:	687b      	ldr	r3, [r7, #4]
  403624:	f003 0302 	and.w	r3, r3, #2
  403628:	2b00      	cmp	r3, #0
  40362a:	d002      	beq.n	403632 <RTC_Handler+0x2e>
		// o cdigo para irq de alame vem aqui
		flag_rtc_alarm = 1;
  40362c:	4b12      	ldr	r3, [pc, #72]	; (403678 <RTC_Handler+0x74>)
  40362e:	2201      	movs	r2, #1
  403630:	701a      	strb	r2, [r3, #0]
	}

	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  403632:	2104      	movs	r1, #4
  403634:	480d      	ldr	r0, [pc, #52]	; (40366c <RTC_Handler+0x68>)
  403636:	4b11      	ldr	r3, [pc, #68]	; (40367c <RTC_Handler+0x78>)
  403638:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  40363a:	2102      	movs	r1, #2
  40363c:	480b      	ldr	r0, [pc, #44]	; (40366c <RTC_Handler+0x68>)
  40363e:	4b0f      	ldr	r3, [pc, #60]	; (40367c <RTC_Handler+0x78>)
  403640:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  403642:	2101      	movs	r1, #1
  403644:	4809      	ldr	r0, [pc, #36]	; (40366c <RTC_Handler+0x68>)
  403646:	4b0d      	ldr	r3, [pc, #52]	; (40367c <RTC_Handler+0x78>)
  403648:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  40364a:	2108      	movs	r1, #8
  40364c:	4807      	ldr	r0, [pc, #28]	; (40366c <RTC_Handler+0x68>)
  40364e:	4b0b      	ldr	r3, [pc, #44]	; (40367c <RTC_Handler+0x78>)
  403650:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  403652:	2110      	movs	r1, #16
  403654:	4805      	ldr	r0, [pc, #20]	; (40366c <RTC_Handler+0x68>)
  403656:	4b09      	ldr	r3, [pc, #36]	; (40367c <RTC_Handler+0x78>)
  403658:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  40365a:	2120      	movs	r1, #32
  40365c:	4803      	ldr	r0, [pc, #12]	; (40366c <RTC_Handler+0x68>)
  40365e:	4b07      	ldr	r3, [pc, #28]	; (40367c <RTC_Handler+0x78>)
  403660:	4798      	blx	r3
}
  403662:	bf00      	nop
  403664:	3708      	adds	r7, #8
  403666:	46bd      	mov	sp, r7
  403668:	bd80      	pop	{r7, pc}
  40366a:	bf00      	nop
  40366c:	400e1860 	.word	0x400e1860
  403670:	004007a5 	.word	0x004007a5
  403674:	20400024 	.word	0x20400024
  403678:	20400c7d 	.word	0x20400c7d
  40367c:	004007bd 	.word	0x004007bd

00403680 <RTC_init>:

void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type) {
  403680:	b082      	sub	sp, #8
  403682:	b590      	push	{r4, r7, lr}
  403684:	b085      	sub	sp, #20
  403686:	af02      	add	r7, sp, #8
  403688:	6078      	str	r0, [r7, #4]
  40368a:	6039      	str	r1, [r7, #0]
  40368c:	f107 0118 	add.w	r1, r7, #24
  403690:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  403694:	2002      	movs	r0, #2
  403696:	4b1a      	ldr	r3, [pc, #104]	; (403700 <RTC_init+0x80>)
  403698:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  40369a:	2100      	movs	r1, #0
  40369c:	6878      	ldr	r0, [r7, #4]
  40369e:	4b19      	ldr	r3, [pc, #100]	; (403704 <RTC_init+0x84>)
  4036a0:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  4036a2:	69b9      	ldr	r1, [r7, #24]
  4036a4:	69fa      	ldr	r2, [r7, #28]
  4036a6:	6a38      	ldr	r0, [r7, #32]
  4036a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4036aa:	9300      	str	r3, [sp, #0]
  4036ac:	4603      	mov	r3, r0
  4036ae:	6878      	ldr	r0, [r7, #4]
  4036b0:	4c15      	ldr	r4, [pc, #84]	; (403708 <RTC_init+0x88>)
  4036b2:	47a0      	blx	r4
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  4036b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  4036b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4036b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4036ba:	6878      	ldr	r0, [r7, #4]
  4036bc:	4c13      	ldr	r4, [pc, #76]	; (40370c <RTC_init+0x8c>)
  4036be:	47a0      	blx	r4

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  4036c0:	683b      	ldr	r3, [r7, #0]
  4036c2:	b25b      	sxtb	r3, r3
  4036c4:	4618      	mov	r0, r3
  4036c6:	4b12      	ldr	r3, [pc, #72]	; (403710 <RTC_init+0x90>)
  4036c8:	4798      	blx	r3
	NVIC_ClearPendingIRQ(id_rtc);
  4036ca:	683b      	ldr	r3, [r7, #0]
  4036cc:	b25b      	sxtb	r3, r3
  4036ce:	4618      	mov	r0, r3
  4036d0:	4b10      	ldr	r3, [pc, #64]	; (403714 <RTC_init+0x94>)
  4036d2:	4798      	blx	r3
	NVIC_SetPriority(id_rtc, 4);
  4036d4:	683b      	ldr	r3, [r7, #0]
  4036d6:	b25b      	sxtb	r3, r3
  4036d8:	2104      	movs	r1, #4
  4036da:	4618      	mov	r0, r3
  4036dc:	4b0e      	ldr	r3, [pc, #56]	; (403718 <RTC_init+0x98>)
  4036de:	4798      	blx	r3
	NVIC_EnableIRQ(id_rtc);
  4036e0:	683b      	ldr	r3, [r7, #0]
  4036e2:	b25b      	sxtb	r3, r3
  4036e4:	4618      	mov	r0, r3
  4036e6:	4b0d      	ldr	r3, [pc, #52]	; (40371c <RTC_init+0x9c>)
  4036e8:	4798      	blx	r3

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  4036ea:	6b79      	ldr	r1, [r7, #52]	; 0x34
  4036ec:	6878      	ldr	r0, [r7, #4]
  4036ee:	4b0c      	ldr	r3, [pc, #48]	; (403720 <RTC_init+0xa0>)
  4036f0:	4798      	blx	r3
}
  4036f2:	bf00      	nop
  4036f4:	370c      	adds	r7, #12
  4036f6:	46bd      	mov	sp, r7
  4036f8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  4036fc:	b002      	add	sp, #8
  4036fe:	4770      	bx	lr
  403700:	004028ad 	.word	0x004028ad
  403704:	004001ad 	.word	0x004001ad
  403708:	004005b5 	.word	0x004005b5
  40370c:	004002c5 	.word	0x004002c5
  403710:	0040315d 	.word	0x0040315d
  403714:	00403191 	.word	0x00403191
  403718:	004031c5 	.word	0x004031c5
  40371c:	00403129 	.word	0x00403129
  403720:	004001e3 	.word	0x004001e3

00403724 <but1_callback>:

void but1_callback() {
  403724:	b480      	push	{r7}
  403726:	af00      	add	r7, sp, #0
	flag_but1 = 1;
  403728:	4b03      	ldr	r3, [pc, #12]	; (403738 <but1_callback+0x14>)
  40372a:	2201      	movs	r2, #1
  40372c:	701a      	strb	r2, [r3, #0]
}
  40372e:	bf00      	nop
  403730:	46bd      	mov	sp, r7
  403732:	f85d 7b04 	ldr.w	r7, [sp], #4
  403736:	4770      	bx	lr
  403738:	20400c7c 	.word	0x20400c7c

0040373c <init>:

void init() {
  40373c:	b590      	push	{r4, r7, lr}
  40373e:	b083      	sub	sp, #12
  403740:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(LED_PIO_ID);
  403742:	200c      	movs	r0, #12
  403744:	4b2d      	ldr	r3, [pc, #180]	; (4037fc <init+0xc0>)
  403746:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_PIO_IDX_MASK, 1, 0, 0);
  403748:	2300      	movs	r3, #0
  40374a:	9300      	str	r3, [sp, #0]
  40374c:	2300      	movs	r3, #0
  40374e:	2201      	movs	r2, #1
  403750:	f44f 7180 	mov.w	r1, #256	; 0x100
  403754:	482a      	ldr	r0, [pc, #168]	; (403800 <init+0xc4>)
  403756:	4c2b      	ldr	r4, [pc, #172]	; (403804 <init+0xc8>)
  403758:	47a0      	blx	r4
	
	pmc_enable_periph_clk(LED1_PIO_ID);
  40375a:	200a      	movs	r0, #10
  40375c:	4b27      	ldr	r3, [pc, #156]	; (4037fc <init+0xc0>)
  40375e:	4798      	blx	r3
	pio_set_output(LED1_PIO, LED1_PIO_IDX_MASK, 1, 0, 0);
  403760:	2300      	movs	r3, #0
  403762:	9300      	str	r3, [sp, #0]
  403764:	2300      	movs	r3, #0
  403766:	2201      	movs	r2, #1
  403768:	2101      	movs	r1, #1
  40376a:	4827      	ldr	r0, [pc, #156]	; (403808 <init+0xcc>)
  40376c:	4c25      	ldr	r4, [pc, #148]	; (403804 <init+0xc8>)
  40376e:	47a0      	blx	r4
	
	pmc_enable_periph_clk(LED2_PIO_ID);
  403770:	200c      	movs	r0, #12
  403772:	4b22      	ldr	r3, [pc, #136]	; (4037fc <init+0xc0>)
  403774:	4798      	blx	r3
	pio_set_output(LED2_PIO, LED2_PIO_IDX_MASK, 1, 0, 0);
  403776:	2300      	movs	r3, #0
  403778:	9300      	str	r3, [sp, #0]
  40377a:	2300      	movs	r3, #0
  40377c:	2201      	movs	r2, #1
  40377e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403782:	481f      	ldr	r0, [pc, #124]	; (403800 <init+0xc4>)
  403784:	4c1f      	ldr	r4, [pc, #124]	; (403804 <init+0xc8>)
  403786:	47a0      	blx	r4
	
	pmc_enable_periph_clk(LED3_PIO_ID);
  403788:	200b      	movs	r0, #11
  40378a:	4b1c      	ldr	r3, [pc, #112]	; (4037fc <init+0xc0>)
  40378c:	4798      	blx	r3
	pio_set_output(LED3_PIO, LED3_PIO_IDX_MASK, 1, 0, 0);
  40378e:	2300      	movs	r3, #0
  403790:	9300      	str	r3, [sp, #0]
  403792:	2300      	movs	r3, #0
  403794:	2201      	movs	r2, #1
  403796:	2104      	movs	r1, #4
  403798:	481c      	ldr	r0, [pc, #112]	; (40380c <init+0xd0>)
  40379a:	4c1a      	ldr	r4, [pc, #104]	; (403804 <init+0xc8>)
  40379c:	47a0      	blx	r4
	
	pmc_enable_periph_clk(BUT1_PIO_ID);
  40379e:	2010      	movs	r0, #16
  4037a0:	4b16      	ldr	r3, [pc, #88]	; (4037fc <init+0xc0>)
  4037a2:	4798      	blx	r3
	pio_configure(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  4037a4:	2309      	movs	r3, #9
  4037a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4037aa:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4037ae:	4818      	ldr	r0, [pc, #96]	; (403810 <init+0xd4>)
  4037b0:	4c18      	ldr	r4, [pc, #96]	; (403814 <init+0xd8>)
  4037b2:	47a0      	blx	r4
	pio_set_debounce_filter(BUT1_PIO, BUT1_PIO_IDX_MASK, 60);
  4037b4:	223c      	movs	r2, #60	; 0x3c
  4037b6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4037ba:	4815      	ldr	r0, [pc, #84]	; (403810 <init+0xd4>)
  4037bc:	4b16      	ldr	r3, [pc, #88]	; (403818 <init+0xdc>)
  4037be:	4798      	blx	r3
	
	pio_handler_set(BUT1_PIO,
  4037c0:	4b16      	ldr	r3, [pc, #88]	; (40381c <init+0xe0>)
  4037c2:	9300      	str	r3, [sp, #0]
  4037c4:	2350      	movs	r3, #80	; 0x50
  4037c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4037ca:	2110      	movs	r1, #16
  4037cc:	4810      	ldr	r0, [pc, #64]	; (403810 <init+0xd4>)
  4037ce:	4c14      	ldr	r4, [pc, #80]	; (403820 <init+0xe4>)
  4037d0:	47a0      	blx	r4
	BUT1_PIO_ID,
	BUT1_PIO_IDX_MASK,
	PIO_IT_FALL_EDGE,
	but1_callback);
	
	pio_enable_interrupt(BUT1_PIO, BUT1_PIO_IDX_MASK);
  4037d2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4037d6:	480e      	ldr	r0, [pc, #56]	; (403810 <init+0xd4>)
  4037d8:	4b12      	ldr	r3, [pc, #72]	; (403824 <init+0xe8>)
  4037da:	4798      	blx	r3
	pio_get_interrupt_status(BUT1_PIO);
  4037dc:	480c      	ldr	r0, [pc, #48]	; (403810 <init+0xd4>)
  4037de:	4b12      	ldr	r3, [pc, #72]	; (403828 <init+0xec>)
  4037e0:	4798      	blx	r3

	NVIC_EnableIRQ(BUT1_PIO_ID);
  4037e2:	2010      	movs	r0, #16
  4037e4:	4b11      	ldr	r3, [pc, #68]	; (40382c <init+0xf0>)
  4037e6:	4798      	blx	r3
	NVIC_SetPriority(BUT1_PIO_ID, 4);
  4037e8:	2104      	movs	r1, #4
  4037ea:	2010      	movs	r0, #16
  4037ec:	4b10      	ldr	r3, [pc, #64]	; (403830 <init+0xf4>)
  4037ee:	4798      	blx	r3
	
	gfx_mono_ssd1306_init();
  4037f0:	4b10      	ldr	r3, [pc, #64]	; (403834 <init+0xf8>)
  4037f2:	4798      	blx	r3
};
  4037f4:	bf00      	nop
  4037f6:	3704      	adds	r7, #4
  4037f8:	46bd      	mov	sp, r7
  4037fa:	bd90      	pop	{r4, r7, pc}
  4037fc:	004028ad 	.word	0x004028ad
  403800:	400e1200 	.word	0x400e1200
  403804:	004021f1 	.word	0x004021f1
  403808:	400e0e00 	.word	0x400e0e00
  40380c:	400e1000 	.word	0x400e1000
  403810:	400e1400 	.word	0x400e1400
  403814:	00402255 	.word	0x00402255
  403818:	00401ff1 	.word	0x00401ff1
  40381c:	00403725 	.word	0x00403725
  403820:	004024d1 	.word	0x004024d1
  403824:	004023b5 	.word	0x004023b5
  403828:	004023ed 	.word	0x004023ed
  40382c:	00403129 	.word	0x00403129
  403830:	004031c5 	.word	0x004031c5
  403834:	00401295 	.word	0x00401295

00403838 <main>:


int main (void)
{
  403838:	b5b0      	push	{r4, r5, r7, lr}
  40383a:	b0b4      	sub	sp, #208	; 0xd0
  40383c:	af06      	add	r7, sp, #24
	sysclk_init();
  40383e:	4b5e      	ldr	r3, [pc, #376]	; (4039b8 <main+0x180>)
  403840:	4798      	blx	r3

	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  403842:	4b5e      	ldr	r3, [pc, #376]	; (4039bc <main+0x184>)
  403844:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403848:	605a      	str	r2, [r3, #4]

	init();
  40384a:	4b5d      	ldr	r3, [pc, #372]	; (4039c0 <main+0x188>)
  40384c:	4798      	blx	r3
	
	calendar rtc_initial = {2018, 3, 19, 12, 15, 45 ,1};
  40384e:	4b5d      	ldr	r3, [pc, #372]	; (4039c4 <main+0x18c>)
  403850:	f107 049c 	add.w	r4, r7, #156	; 0x9c
  403854:	461d      	mov	r5, r3
  403856:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  403858:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40385a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  40385e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_IER_ALREN);
  403862:	2302      	movs	r3, #2
  403864:	9305      	str	r3, [sp, #20]
  403866:	466d      	mov	r5, sp
  403868:	f107 04a4 	add.w	r4, r7, #164	; 0xa4
  40386c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  40386e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  403870:	6823      	ldr	r3, [r4, #0]
  403872:	602b      	str	r3, [r5, #0]
  403874:	f107 039c 	add.w	r3, r7, #156	; 0x9c
  403878:	cb0c      	ldmia	r3, {r2, r3}
  40387a:	2102      	movs	r1, #2
  40387c:	4852      	ldr	r0, [pc, #328]	; (4039c8 <main+0x190>)
  40387e:	4c53      	ldr	r4, [pc, #332]	; (4039cc <main+0x194>)
  403880:	47a0      	blx	r4
	
	uint32_t current_hour, current_min, current_sec;
	uint32_t current_year, current_month, current_day, current_week;
	
	TC_init(TC0, ID_TC1, 1, 8);
  403882:	2308      	movs	r3, #8
  403884:	2201      	movs	r2, #1
  403886:	2118      	movs	r1, #24
  403888:	4851      	ldr	r0, [pc, #324]	; (4039d0 <main+0x198>)
  40388a:	4c52      	ldr	r4, [pc, #328]	; (4039d4 <main+0x19c>)
  40388c:	47a0      	blx	r4
	tc_start(TC0, 1);
  40388e:	2101      	movs	r1, #1
  403890:	484f      	ldr	r0, [pc, #316]	; (4039d0 <main+0x198>)
  403892:	4b51      	ldr	r3, [pc, #324]	; (4039d8 <main+0x1a0>)
  403894:	4798      	blx	r3
	
	TC_init(TC0, ID_TC2, 2, 5);
  403896:	2305      	movs	r3, #5
  403898:	2202      	movs	r2, #2
  40389a:	2119      	movs	r1, #25
  40389c:	484c      	ldr	r0, [pc, #304]	; (4039d0 <main+0x198>)
  40389e:	4c4d      	ldr	r4, [pc, #308]	; (4039d4 <main+0x19c>)
  4038a0:	47a0      	blx	r4
	tc_start(TC0, 2);
  4038a2:	2102      	movs	r1, #2
  4038a4:	484a      	ldr	r0, [pc, #296]	; (4039d0 <main+0x198>)
  4038a6:	4b4c      	ldr	r3, [pc, #304]	; (4039d8 <main+0x1a0>)
  4038a8:	4798      	blx	r3
	
	TC_init(TC1, ID_TC5, 2, 16);
  4038aa:	2310      	movs	r3, #16
  4038ac:	2202      	movs	r2, #2
  4038ae:	211c      	movs	r1, #28
  4038b0:	484a      	ldr	r0, [pc, #296]	; (4039dc <main+0x1a4>)
  4038b2:	4c48      	ldr	r4, [pc, #288]	; (4039d4 <main+0x19c>)
  4038b4:	47a0      	blx	r4
	
	RTT_init(1, 2, RTT_MR_ALMIEN);
  4038b6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4038ba:	2102      	movs	r1, #2
  4038bc:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4038c0:	4b47      	ldr	r3, [pc, #284]	; (4039e0 <main+0x1a8>)
  4038c2:	4798      	blx	r3
	
	while (1) {
		if (flag_rtc_alarm) {
  4038c4:	4b47      	ldr	r3, [pc, #284]	; (4039e4 <main+0x1ac>)
  4038c6:	781b      	ldrb	r3, [r3, #0]
  4038c8:	b2db      	uxtb	r3, r3
  4038ca:	2b00      	cmp	r3, #0
  4038cc:	d006      	beq.n	4038dc <main+0xa4>
			tc_start(TC1, 2);
  4038ce:	2102      	movs	r1, #2
  4038d0:	4842      	ldr	r0, [pc, #264]	; (4039dc <main+0x1a4>)
  4038d2:	4b41      	ldr	r3, [pc, #260]	; (4039d8 <main+0x1a0>)
  4038d4:	4798      	blx	r3
			flag_rtc_alarm = 0;
  4038d6:	4b43      	ldr	r3, [pc, #268]	; (4039e4 <main+0x1ac>)
  4038d8:	2200      	movs	r2, #0
  4038da:	701a      	strb	r2, [r3, #0]
		};
		
		if (flag_rtc_sec) {
  4038dc:	4b42      	ldr	r3, [pc, #264]	; (4039e8 <main+0x1b0>)
  4038de:	781b      	ldrb	r3, [r3, #0]
  4038e0:	b2db      	uxtb	r3, r3
  4038e2:	2b00      	cmp	r3, #0
  4038e4:	d02a      	beq.n	40393c <main+0x104>
			rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
  4038e6:	f107 0390 	add.w	r3, r7, #144	; 0x90
  4038ea:	f107 0294 	add.w	r2, r7, #148	; 0x94
  4038ee:	f107 0198 	add.w	r1, r7, #152	; 0x98
  4038f2:	4835      	ldr	r0, [pc, #212]	; (4039c8 <main+0x190>)
  4038f4:	4c3d      	ldr	r4, [pc, #244]	; (4039ec <main+0x1b4>)
  4038f6:	47a0      	blx	r4
			
			char str[128];
			sprintf(str, "%s:%s:%s", getString(current_hour, 'h'), getString(current_min, 'm'), getString(current_sec, 's'));
  4038f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
  4038fc:	2168      	movs	r1, #104	; 0x68
  4038fe:	4618      	mov	r0, r3
  403900:	4b3b      	ldr	r3, [pc, #236]	; (4039f0 <main+0x1b8>)
  403902:	4798      	blx	r3
  403904:	4604      	mov	r4, r0
  403906:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
  40390a:	216d      	movs	r1, #109	; 0x6d
  40390c:	4618      	mov	r0, r3
  40390e:	4b38      	ldr	r3, [pc, #224]	; (4039f0 <main+0x1b8>)
  403910:	4798      	blx	r3
  403912:	4605      	mov	r5, r0
  403914:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
  403918:	2173      	movs	r1, #115	; 0x73
  40391a:	4618      	mov	r0, r3
  40391c:	4b34      	ldr	r3, [pc, #208]	; (4039f0 <main+0x1b8>)
  40391e:	4798      	blx	r3
  403920:	4603      	mov	r3, r0
  403922:	4638      	mov	r0, r7
  403924:	9300      	str	r3, [sp, #0]
  403926:	462b      	mov	r3, r5
  403928:	4622      	mov	r2, r4
  40392a:	4932      	ldr	r1, [pc, #200]	; (4039f4 <main+0x1bc>)
  40392c:	4c32      	ldr	r4, [pc, #200]	; (4039f8 <main+0x1c0>)
  40392e:	47a0      	blx	r4
			gfx_mono_draw_string(str, 10, 10, &sysfont);
  403930:	4638      	mov	r0, r7
  403932:	4b32      	ldr	r3, [pc, #200]	; (4039fc <main+0x1c4>)
  403934:	220a      	movs	r2, #10
  403936:	210a      	movs	r1, #10
  403938:	4c31      	ldr	r4, [pc, #196]	; (403a00 <main+0x1c8>)
  40393a:	47a0      	blx	r4
		}
		
		if (flag_but1) {
  40393c:	4b31      	ldr	r3, [pc, #196]	; (403a04 <main+0x1cc>)
  40393e:	781b      	ldrb	r3, [r3, #0]
  403940:	b2db      	uxtb	r3, r3
  403942:	2b00      	cmp	r3, #0
  403944:	d033      	beq.n	4039ae <main+0x176>
			rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
  403946:	f107 0390 	add.w	r3, r7, #144	; 0x90
  40394a:	f107 0294 	add.w	r2, r7, #148	; 0x94
  40394e:	f107 0198 	add.w	r1, r7, #152	; 0x98
  403952:	481d      	ldr	r0, [pc, #116]	; (4039c8 <main+0x190>)
  403954:	4c25      	ldr	r4, [pc, #148]	; (4039ec <main+0x1b4>)
  403956:	47a0      	blx	r4
			rtc_get_date(RTC, &current_year, &current_month, &current_day, &current_week);
  403958:	f107 0084 	add.w	r0, r7, #132	; 0x84
  40395c:	f107 0288 	add.w	r2, r7, #136	; 0x88
  403960:	f107 018c 	add.w	r1, r7, #140	; 0x8c
  403964:	f107 0380 	add.w	r3, r7, #128	; 0x80
  403968:	9300      	str	r3, [sp, #0]
  40396a:	4603      	mov	r3, r0
  40396c:	4816      	ldr	r0, [pc, #88]	; (4039c8 <main+0x190>)
  40396e:	4c26      	ldr	r4, [pc, #152]	; (403a08 <main+0x1d0>)
  403970:	47a0      	blx	r4
			
			rtc_set_date_alarm(RTC, 1, current_month, 1, current_day);
  403972:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
  403976:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
  40397a:	9300      	str	r3, [sp, #0]
  40397c:	2301      	movs	r3, #1
  40397e:	2101      	movs	r1, #1
  403980:	4811      	ldr	r0, [pc, #68]	; (4039c8 <main+0x190>)
  403982:	4c22      	ldr	r4, [pc, #136]	; (403a0c <main+0x1d4>)
  403984:	47a0      	blx	r4
			rtc_set_time_alarm(RTC, 1, current_hour, 1, current_min, 1, current_sec + 1);
  403986:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
  40398a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
  40398e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  403992:	3201      	adds	r2, #1
  403994:	9202      	str	r2, [sp, #8]
  403996:	2201      	movs	r2, #1
  403998:	9201      	str	r2, [sp, #4]
  40399a:	9300      	str	r3, [sp, #0]
  40399c:	2301      	movs	r3, #1
  40399e:	460a      	mov	r2, r1
  4039a0:	2101      	movs	r1, #1
  4039a2:	4809      	ldr	r0, [pc, #36]	; (4039c8 <main+0x190>)
  4039a4:	4c1a      	ldr	r4, [pc, #104]	; (403a10 <main+0x1d8>)
  4039a6:	47a0      	blx	r4
			flag_but1 = 0;
  4039a8:	4b16      	ldr	r3, [pc, #88]	; (403a04 <main+0x1cc>)
  4039aa:	2200      	movs	r2, #0
  4039ac:	701a      	strb	r2, [r3, #0]
		}
		
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4039ae:	2002      	movs	r0, #2
  4039b0:	4b18      	ldr	r3, [pc, #96]	; (403a14 <main+0x1dc>)
  4039b2:	4798      	blx	r3
		if (flag_rtc_alarm) {
  4039b4:	e786      	b.n	4038c4 <main+0x8c>
  4039b6:	bf00      	nop
  4039b8:	00401f49 	.word	0x00401f49
  4039bc:	400e1850 	.word	0x400e1850
  4039c0:	0040373d 	.word	0x0040373d
  4039c4:	00408d94 	.word	0x00408d94
  4039c8:	400e1860 	.word	0x400e1860
  4039cc:	00403681 	.word	0x00403681
  4039d0:	4000c000 	.word	0x4000c000
  4039d4:	0040339d 	.word	0x0040339d
  4039d8:	00400d15 	.word	0x00400d15
  4039dc:	40010000 	.word	0x40010000
  4039e0:	00403489 	.word	0x00403489
  4039e4:	20400c7d 	.word	0x20400c7d
  4039e8:	20400024 	.word	0x20400024
  4039ec:	004001ff 	.word	0x004001ff
  4039f0:	00403561 	.word	0x00403561
  4039f4:	00408d88 	.word	0x00408d88
  4039f8:	004043c1 	.word	0x004043c1
  4039fc:	2040000c 	.word	0x2040000c
  403a00:	00401191 	.word	0x00401191
  403a04:	20400c7c 	.word	0x20400c7c
  403a08:	004004cd 	.word	0x004004cd
  403a0c:	004006f5 	.word	0x004006f5
  403a10:	004003cd 	.word	0x004003cd
  403a14:	004029e1 	.word	0x004029e1

00403a18 <__aeabi_uldivmod>:
  403a18:	b953      	cbnz	r3, 403a30 <__aeabi_uldivmod+0x18>
  403a1a:	b94a      	cbnz	r2, 403a30 <__aeabi_uldivmod+0x18>
  403a1c:	2900      	cmp	r1, #0
  403a1e:	bf08      	it	eq
  403a20:	2800      	cmpeq	r0, #0
  403a22:	bf1c      	itt	ne
  403a24:	f04f 31ff 	movne.w	r1, #4294967295
  403a28:	f04f 30ff 	movne.w	r0, #4294967295
  403a2c:	f000 b97a 	b.w	403d24 <__aeabi_idiv0>
  403a30:	f1ad 0c08 	sub.w	ip, sp, #8
  403a34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403a38:	f000 f806 	bl	403a48 <__udivmoddi4>
  403a3c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403a40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403a44:	b004      	add	sp, #16
  403a46:	4770      	bx	lr

00403a48 <__udivmoddi4>:
  403a48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403a4c:	468c      	mov	ip, r1
  403a4e:	460d      	mov	r5, r1
  403a50:	4604      	mov	r4, r0
  403a52:	9e08      	ldr	r6, [sp, #32]
  403a54:	2b00      	cmp	r3, #0
  403a56:	d151      	bne.n	403afc <__udivmoddi4+0xb4>
  403a58:	428a      	cmp	r2, r1
  403a5a:	4617      	mov	r7, r2
  403a5c:	d96d      	bls.n	403b3a <__udivmoddi4+0xf2>
  403a5e:	fab2 fe82 	clz	lr, r2
  403a62:	f1be 0f00 	cmp.w	lr, #0
  403a66:	d00b      	beq.n	403a80 <__udivmoddi4+0x38>
  403a68:	f1ce 0c20 	rsb	ip, lr, #32
  403a6c:	fa01 f50e 	lsl.w	r5, r1, lr
  403a70:	fa20 fc0c 	lsr.w	ip, r0, ip
  403a74:	fa02 f70e 	lsl.w	r7, r2, lr
  403a78:	ea4c 0c05 	orr.w	ip, ip, r5
  403a7c:	fa00 f40e 	lsl.w	r4, r0, lr
  403a80:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403a84:	0c25      	lsrs	r5, r4, #16
  403a86:	fbbc f8fa 	udiv	r8, ip, sl
  403a8a:	fa1f f987 	uxth.w	r9, r7
  403a8e:	fb0a cc18 	mls	ip, sl, r8, ip
  403a92:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403a96:	fb08 f309 	mul.w	r3, r8, r9
  403a9a:	42ab      	cmp	r3, r5
  403a9c:	d90a      	bls.n	403ab4 <__udivmoddi4+0x6c>
  403a9e:	19ed      	adds	r5, r5, r7
  403aa0:	f108 32ff 	add.w	r2, r8, #4294967295
  403aa4:	f080 8123 	bcs.w	403cee <__udivmoddi4+0x2a6>
  403aa8:	42ab      	cmp	r3, r5
  403aaa:	f240 8120 	bls.w	403cee <__udivmoddi4+0x2a6>
  403aae:	f1a8 0802 	sub.w	r8, r8, #2
  403ab2:	443d      	add	r5, r7
  403ab4:	1aed      	subs	r5, r5, r3
  403ab6:	b2a4      	uxth	r4, r4
  403ab8:	fbb5 f0fa 	udiv	r0, r5, sl
  403abc:	fb0a 5510 	mls	r5, sl, r0, r5
  403ac0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403ac4:	fb00 f909 	mul.w	r9, r0, r9
  403ac8:	45a1      	cmp	r9, r4
  403aca:	d909      	bls.n	403ae0 <__udivmoddi4+0x98>
  403acc:	19e4      	adds	r4, r4, r7
  403ace:	f100 33ff 	add.w	r3, r0, #4294967295
  403ad2:	f080 810a 	bcs.w	403cea <__udivmoddi4+0x2a2>
  403ad6:	45a1      	cmp	r9, r4
  403ad8:	f240 8107 	bls.w	403cea <__udivmoddi4+0x2a2>
  403adc:	3802      	subs	r0, #2
  403ade:	443c      	add	r4, r7
  403ae0:	eba4 0409 	sub.w	r4, r4, r9
  403ae4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403ae8:	2100      	movs	r1, #0
  403aea:	2e00      	cmp	r6, #0
  403aec:	d061      	beq.n	403bb2 <__udivmoddi4+0x16a>
  403aee:	fa24 f40e 	lsr.w	r4, r4, lr
  403af2:	2300      	movs	r3, #0
  403af4:	6034      	str	r4, [r6, #0]
  403af6:	6073      	str	r3, [r6, #4]
  403af8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403afc:	428b      	cmp	r3, r1
  403afe:	d907      	bls.n	403b10 <__udivmoddi4+0xc8>
  403b00:	2e00      	cmp	r6, #0
  403b02:	d054      	beq.n	403bae <__udivmoddi4+0x166>
  403b04:	2100      	movs	r1, #0
  403b06:	e886 0021 	stmia.w	r6, {r0, r5}
  403b0a:	4608      	mov	r0, r1
  403b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b10:	fab3 f183 	clz	r1, r3
  403b14:	2900      	cmp	r1, #0
  403b16:	f040 808e 	bne.w	403c36 <__udivmoddi4+0x1ee>
  403b1a:	42ab      	cmp	r3, r5
  403b1c:	d302      	bcc.n	403b24 <__udivmoddi4+0xdc>
  403b1e:	4282      	cmp	r2, r0
  403b20:	f200 80fa 	bhi.w	403d18 <__udivmoddi4+0x2d0>
  403b24:	1a84      	subs	r4, r0, r2
  403b26:	eb65 0503 	sbc.w	r5, r5, r3
  403b2a:	2001      	movs	r0, #1
  403b2c:	46ac      	mov	ip, r5
  403b2e:	2e00      	cmp	r6, #0
  403b30:	d03f      	beq.n	403bb2 <__udivmoddi4+0x16a>
  403b32:	e886 1010 	stmia.w	r6, {r4, ip}
  403b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b3a:	b912      	cbnz	r2, 403b42 <__udivmoddi4+0xfa>
  403b3c:	2701      	movs	r7, #1
  403b3e:	fbb7 f7f2 	udiv	r7, r7, r2
  403b42:	fab7 fe87 	clz	lr, r7
  403b46:	f1be 0f00 	cmp.w	lr, #0
  403b4a:	d134      	bne.n	403bb6 <__udivmoddi4+0x16e>
  403b4c:	1beb      	subs	r3, r5, r7
  403b4e:	0c3a      	lsrs	r2, r7, #16
  403b50:	fa1f fc87 	uxth.w	ip, r7
  403b54:	2101      	movs	r1, #1
  403b56:	fbb3 f8f2 	udiv	r8, r3, r2
  403b5a:	0c25      	lsrs	r5, r4, #16
  403b5c:	fb02 3318 	mls	r3, r2, r8, r3
  403b60:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403b64:	fb0c f308 	mul.w	r3, ip, r8
  403b68:	42ab      	cmp	r3, r5
  403b6a:	d907      	bls.n	403b7c <__udivmoddi4+0x134>
  403b6c:	19ed      	adds	r5, r5, r7
  403b6e:	f108 30ff 	add.w	r0, r8, #4294967295
  403b72:	d202      	bcs.n	403b7a <__udivmoddi4+0x132>
  403b74:	42ab      	cmp	r3, r5
  403b76:	f200 80d1 	bhi.w	403d1c <__udivmoddi4+0x2d4>
  403b7a:	4680      	mov	r8, r0
  403b7c:	1aed      	subs	r5, r5, r3
  403b7e:	b2a3      	uxth	r3, r4
  403b80:	fbb5 f0f2 	udiv	r0, r5, r2
  403b84:	fb02 5510 	mls	r5, r2, r0, r5
  403b88:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403b8c:	fb0c fc00 	mul.w	ip, ip, r0
  403b90:	45a4      	cmp	ip, r4
  403b92:	d907      	bls.n	403ba4 <__udivmoddi4+0x15c>
  403b94:	19e4      	adds	r4, r4, r7
  403b96:	f100 33ff 	add.w	r3, r0, #4294967295
  403b9a:	d202      	bcs.n	403ba2 <__udivmoddi4+0x15a>
  403b9c:	45a4      	cmp	ip, r4
  403b9e:	f200 80b8 	bhi.w	403d12 <__udivmoddi4+0x2ca>
  403ba2:	4618      	mov	r0, r3
  403ba4:	eba4 040c 	sub.w	r4, r4, ip
  403ba8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403bac:	e79d      	b.n	403aea <__udivmoddi4+0xa2>
  403bae:	4631      	mov	r1, r6
  403bb0:	4630      	mov	r0, r6
  403bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403bb6:	f1ce 0420 	rsb	r4, lr, #32
  403bba:	fa05 f30e 	lsl.w	r3, r5, lr
  403bbe:	fa07 f70e 	lsl.w	r7, r7, lr
  403bc2:	fa20 f804 	lsr.w	r8, r0, r4
  403bc6:	0c3a      	lsrs	r2, r7, #16
  403bc8:	fa25 f404 	lsr.w	r4, r5, r4
  403bcc:	ea48 0803 	orr.w	r8, r8, r3
  403bd0:	fbb4 f1f2 	udiv	r1, r4, r2
  403bd4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403bd8:	fb02 4411 	mls	r4, r2, r1, r4
  403bdc:	fa1f fc87 	uxth.w	ip, r7
  403be0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403be4:	fb01 f30c 	mul.w	r3, r1, ip
  403be8:	42ab      	cmp	r3, r5
  403bea:	fa00 f40e 	lsl.w	r4, r0, lr
  403bee:	d909      	bls.n	403c04 <__udivmoddi4+0x1bc>
  403bf0:	19ed      	adds	r5, r5, r7
  403bf2:	f101 30ff 	add.w	r0, r1, #4294967295
  403bf6:	f080 808a 	bcs.w	403d0e <__udivmoddi4+0x2c6>
  403bfa:	42ab      	cmp	r3, r5
  403bfc:	f240 8087 	bls.w	403d0e <__udivmoddi4+0x2c6>
  403c00:	3902      	subs	r1, #2
  403c02:	443d      	add	r5, r7
  403c04:	1aeb      	subs	r3, r5, r3
  403c06:	fa1f f588 	uxth.w	r5, r8
  403c0a:	fbb3 f0f2 	udiv	r0, r3, r2
  403c0e:	fb02 3310 	mls	r3, r2, r0, r3
  403c12:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403c16:	fb00 f30c 	mul.w	r3, r0, ip
  403c1a:	42ab      	cmp	r3, r5
  403c1c:	d907      	bls.n	403c2e <__udivmoddi4+0x1e6>
  403c1e:	19ed      	adds	r5, r5, r7
  403c20:	f100 38ff 	add.w	r8, r0, #4294967295
  403c24:	d26f      	bcs.n	403d06 <__udivmoddi4+0x2be>
  403c26:	42ab      	cmp	r3, r5
  403c28:	d96d      	bls.n	403d06 <__udivmoddi4+0x2be>
  403c2a:	3802      	subs	r0, #2
  403c2c:	443d      	add	r5, r7
  403c2e:	1aeb      	subs	r3, r5, r3
  403c30:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403c34:	e78f      	b.n	403b56 <__udivmoddi4+0x10e>
  403c36:	f1c1 0720 	rsb	r7, r1, #32
  403c3a:	fa22 f807 	lsr.w	r8, r2, r7
  403c3e:	408b      	lsls	r3, r1
  403c40:	fa05 f401 	lsl.w	r4, r5, r1
  403c44:	ea48 0303 	orr.w	r3, r8, r3
  403c48:	fa20 fe07 	lsr.w	lr, r0, r7
  403c4c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403c50:	40fd      	lsrs	r5, r7
  403c52:	ea4e 0e04 	orr.w	lr, lr, r4
  403c56:	fbb5 f9fc 	udiv	r9, r5, ip
  403c5a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403c5e:	fb0c 5519 	mls	r5, ip, r9, r5
  403c62:	fa1f f883 	uxth.w	r8, r3
  403c66:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403c6a:	fb09 f408 	mul.w	r4, r9, r8
  403c6e:	42ac      	cmp	r4, r5
  403c70:	fa02 f201 	lsl.w	r2, r2, r1
  403c74:	fa00 fa01 	lsl.w	sl, r0, r1
  403c78:	d908      	bls.n	403c8c <__udivmoddi4+0x244>
  403c7a:	18ed      	adds	r5, r5, r3
  403c7c:	f109 30ff 	add.w	r0, r9, #4294967295
  403c80:	d243      	bcs.n	403d0a <__udivmoddi4+0x2c2>
  403c82:	42ac      	cmp	r4, r5
  403c84:	d941      	bls.n	403d0a <__udivmoddi4+0x2c2>
  403c86:	f1a9 0902 	sub.w	r9, r9, #2
  403c8a:	441d      	add	r5, r3
  403c8c:	1b2d      	subs	r5, r5, r4
  403c8e:	fa1f fe8e 	uxth.w	lr, lr
  403c92:	fbb5 f0fc 	udiv	r0, r5, ip
  403c96:	fb0c 5510 	mls	r5, ip, r0, r5
  403c9a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403c9e:	fb00 f808 	mul.w	r8, r0, r8
  403ca2:	45a0      	cmp	r8, r4
  403ca4:	d907      	bls.n	403cb6 <__udivmoddi4+0x26e>
  403ca6:	18e4      	adds	r4, r4, r3
  403ca8:	f100 35ff 	add.w	r5, r0, #4294967295
  403cac:	d229      	bcs.n	403d02 <__udivmoddi4+0x2ba>
  403cae:	45a0      	cmp	r8, r4
  403cb0:	d927      	bls.n	403d02 <__udivmoddi4+0x2ba>
  403cb2:	3802      	subs	r0, #2
  403cb4:	441c      	add	r4, r3
  403cb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403cba:	eba4 0408 	sub.w	r4, r4, r8
  403cbe:	fba0 8902 	umull	r8, r9, r0, r2
  403cc2:	454c      	cmp	r4, r9
  403cc4:	46c6      	mov	lr, r8
  403cc6:	464d      	mov	r5, r9
  403cc8:	d315      	bcc.n	403cf6 <__udivmoddi4+0x2ae>
  403cca:	d012      	beq.n	403cf2 <__udivmoddi4+0x2aa>
  403ccc:	b156      	cbz	r6, 403ce4 <__udivmoddi4+0x29c>
  403cce:	ebba 030e 	subs.w	r3, sl, lr
  403cd2:	eb64 0405 	sbc.w	r4, r4, r5
  403cd6:	fa04 f707 	lsl.w	r7, r4, r7
  403cda:	40cb      	lsrs	r3, r1
  403cdc:	431f      	orrs	r7, r3
  403cde:	40cc      	lsrs	r4, r1
  403ce0:	6037      	str	r7, [r6, #0]
  403ce2:	6074      	str	r4, [r6, #4]
  403ce4:	2100      	movs	r1, #0
  403ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403cea:	4618      	mov	r0, r3
  403cec:	e6f8      	b.n	403ae0 <__udivmoddi4+0x98>
  403cee:	4690      	mov	r8, r2
  403cf0:	e6e0      	b.n	403ab4 <__udivmoddi4+0x6c>
  403cf2:	45c2      	cmp	sl, r8
  403cf4:	d2ea      	bcs.n	403ccc <__udivmoddi4+0x284>
  403cf6:	ebb8 0e02 	subs.w	lr, r8, r2
  403cfa:	eb69 0503 	sbc.w	r5, r9, r3
  403cfe:	3801      	subs	r0, #1
  403d00:	e7e4      	b.n	403ccc <__udivmoddi4+0x284>
  403d02:	4628      	mov	r0, r5
  403d04:	e7d7      	b.n	403cb6 <__udivmoddi4+0x26e>
  403d06:	4640      	mov	r0, r8
  403d08:	e791      	b.n	403c2e <__udivmoddi4+0x1e6>
  403d0a:	4681      	mov	r9, r0
  403d0c:	e7be      	b.n	403c8c <__udivmoddi4+0x244>
  403d0e:	4601      	mov	r1, r0
  403d10:	e778      	b.n	403c04 <__udivmoddi4+0x1bc>
  403d12:	3802      	subs	r0, #2
  403d14:	443c      	add	r4, r7
  403d16:	e745      	b.n	403ba4 <__udivmoddi4+0x15c>
  403d18:	4608      	mov	r0, r1
  403d1a:	e708      	b.n	403b2e <__udivmoddi4+0xe6>
  403d1c:	f1a8 0802 	sub.w	r8, r8, #2
  403d20:	443d      	add	r5, r7
  403d22:	e72b      	b.n	403b7c <__udivmoddi4+0x134>

00403d24 <__aeabi_idiv0>:
  403d24:	4770      	bx	lr
  403d26:	bf00      	nop

00403d28 <__libc_init_array>:
  403d28:	b570      	push	{r4, r5, r6, lr}
  403d2a:	4e0f      	ldr	r6, [pc, #60]	; (403d68 <__libc_init_array+0x40>)
  403d2c:	4d0f      	ldr	r5, [pc, #60]	; (403d6c <__libc_init_array+0x44>)
  403d2e:	1b76      	subs	r6, r6, r5
  403d30:	10b6      	asrs	r6, r6, #2
  403d32:	bf18      	it	ne
  403d34:	2400      	movne	r4, #0
  403d36:	d005      	beq.n	403d44 <__libc_init_array+0x1c>
  403d38:	3401      	adds	r4, #1
  403d3a:	f855 3b04 	ldr.w	r3, [r5], #4
  403d3e:	4798      	blx	r3
  403d40:	42a6      	cmp	r6, r4
  403d42:	d1f9      	bne.n	403d38 <__libc_init_array+0x10>
  403d44:	4e0a      	ldr	r6, [pc, #40]	; (403d70 <__libc_init_array+0x48>)
  403d46:	4d0b      	ldr	r5, [pc, #44]	; (403d74 <__libc_init_array+0x4c>)
  403d48:	1b76      	subs	r6, r6, r5
  403d4a:	f005 f975 	bl	409038 <_init>
  403d4e:	10b6      	asrs	r6, r6, #2
  403d50:	bf18      	it	ne
  403d52:	2400      	movne	r4, #0
  403d54:	d006      	beq.n	403d64 <__libc_init_array+0x3c>
  403d56:	3401      	adds	r4, #1
  403d58:	f855 3b04 	ldr.w	r3, [r5], #4
  403d5c:	4798      	blx	r3
  403d5e:	42a6      	cmp	r6, r4
  403d60:	d1f9      	bne.n	403d56 <__libc_init_array+0x2e>
  403d62:	bd70      	pop	{r4, r5, r6, pc}
  403d64:	bd70      	pop	{r4, r5, r6, pc}
  403d66:	bf00      	nop
  403d68:	00409044 	.word	0x00409044
  403d6c:	00409044 	.word	0x00409044
  403d70:	0040904c 	.word	0x0040904c
  403d74:	00409044 	.word	0x00409044

00403d78 <malloc>:
  403d78:	4b02      	ldr	r3, [pc, #8]	; (403d84 <malloc+0xc>)
  403d7a:	4601      	mov	r1, r0
  403d7c:	6818      	ldr	r0, [r3, #0]
  403d7e:	f000 b803 	b.w	403d88 <_malloc_r>
  403d82:	bf00      	nop
  403d84:	20400028 	.word	0x20400028

00403d88 <_malloc_r>:
  403d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d8c:	f101 060b 	add.w	r6, r1, #11
  403d90:	2e16      	cmp	r6, #22
  403d92:	b083      	sub	sp, #12
  403d94:	4605      	mov	r5, r0
  403d96:	f240 809e 	bls.w	403ed6 <_malloc_r+0x14e>
  403d9a:	f036 0607 	bics.w	r6, r6, #7
  403d9e:	f100 80bd 	bmi.w	403f1c <_malloc_r+0x194>
  403da2:	42b1      	cmp	r1, r6
  403da4:	f200 80ba 	bhi.w	403f1c <_malloc_r+0x194>
  403da8:	f000 faec 	bl	404384 <__malloc_lock>
  403dac:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403db0:	f0c0 8293 	bcc.w	4042da <_malloc_r+0x552>
  403db4:	0a73      	lsrs	r3, r6, #9
  403db6:	f000 80b8 	beq.w	403f2a <_malloc_r+0x1a2>
  403dba:	2b04      	cmp	r3, #4
  403dbc:	f200 8179 	bhi.w	4040b2 <_malloc_r+0x32a>
  403dc0:	09b3      	lsrs	r3, r6, #6
  403dc2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403dc6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403dca:	00c3      	lsls	r3, r0, #3
  403dcc:	4fbf      	ldr	r7, [pc, #764]	; (4040cc <_malloc_r+0x344>)
  403dce:	443b      	add	r3, r7
  403dd0:	f1a3 0108 	sub.w	r1, r3, #8
  403dd4:	685c      	ldr	r4, [r3, #4]
  403dd6:	42a1      	cmp	r1, r4
  403dd8:	d106      	bne.n	403de8 <_malloc_r+0x60>
  403dda:	e00c      	b.n	403df6 <_malloc_r+0x6e>
  403ddc:	2a00      	cmp	r2, #0
  403dde:	f280 80aa 	bge.w	403f36 <_malloc_r+0x1ae>
  403de2:	68e4      	ldr	r4, [r4, #12]
  403de4:	42a1      	cmp	r1, r4
  403de6:	d006      	beq.n	403df6 <_malloc_r+0x6e>
  403de8:	6863      	ldr	r3, [r4, #4]
  403dea:	f023 0303 	bic.w	r3, r3, #3
  403dee:	1b9a      	subs	r2, r3, r6
  403df0:	2a0f      	cmp	r2, #15
  403df2:	ddf3      	ble.n	403ddc <_malloc_r+0x54>
  403df4:	4670      	mov	r0, lr
  403df6:	693c      	ldr	r4, [r7, #16]
  403df8:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4040e0 <_malloc_r+0x358>
  403dfc:	4574      	cmp	r4, lr
  403dfe:	f000 81ab 	beq.w	404158 <_malloc_r+0x3d0>
  403e02:	6863      	ldr	r3, [r4, #4]
  403e04:	f023 0303 	bic.w	r3, r3, #3
  403e08:	1b9a      	subs	r2, r3, r6
  403e0a:	2a0f      	cmp	r2, #15
  403e0c:	f300 8190 	bgt.w	404130 <_malloc_r+0x3a8>
  403e10:	2a00      	cmp	r2, #0
  403e12:	f8c7 e014 	str.w	lr, [r7, #20]
  403e16:	f8c7 e010 	str.w	lr, [r7, #16]
  403e1a:	f280 809d 	bge.w	403f58 <_malloc_r+0x1d0>
  403e1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403e22:	f080 8161 	bcs.w	4040e8 <_malloc_r+0x360>
  403e26:	08db      	lsrs	r3, r3, #3
  403e28:	f103 0c01 	add.w	ip, r3, #1
  403e2c:	1099      	asrs	r1, r3, #2
  403e2e:	687a      	ldr	r2, [r7, #4]
  403e30:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  403e34:	f8c4 8008 	str.w	r8, [r4, #8]
  403e38:	2301      	movs	r3, #1
  403e3a:	408b      	lsls	r3, r1
  403e3c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403e40:	4313      	orrs	r3, r2
  403e42:	3908      	subs	r1, #8
  403e44:	60e1      	str	r1, [r4, #12]
  403e46:	607b      	str	r3, [r7, #4]
  403e48:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403e4c:	f8c8 400c 	str.w	r4, [r8, #12]
  403e50:	1082      	asrs	r2, r0, #2
  403e52:	2401      	movs	r4, #1
  403e54:	4094      	lsls	r4, r2
  403e56:	429c      	cmp	r4, r3
  403e58:	f200 808b 	bhi.w	403f72 <_malloc_r+0x1ea>
  403e5c:	421c      	tst	r4, r3
  403e5e:	d106      	bne.n	403e6e <_malloc_r+0xe6>
  403e60:	f020 0003 	bic.w	r0, r0, #3
  403e64:	0064      	lsls	r4, r4, #1
  403e66:	421c      	tst	r4, r3
  403e68:	f100 0004 	add.w	r0, r0, #4
  403e6c:	d0fa      	beq.n	403e64 <_malloc_r+0xdc>
  403e6e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  403e72:	46cc      	mov	ip, r9
  403e74:	4680      	mov	r8, r0
  403e76:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403e7a:	459c      	cmp	ip, r3
  403e7c:	d107      	bne.n	403e8e <_malloc_r+0x106>
  403e7e:	e16d      	b.n	40415c <_malloc_r+0x3d4>
  403e80:	2a00      	cmp	r2, #0
  403e82:	f280 817b 	bge.w	40417c <_malloc_r+0x3f4>
  403e86:	68db      	ldr	r3, [r3, #12]
  403e88:	459c      	cmp	ip, r3
  403e8a:	f000 8167 	beq.w	40415c <_malloc_r+0x3d4>
  403e8e:	6859      	ldr	r1, [r3, #4]
  403e90:	f021 0103 	bic.w	r1, r1, #3
  403e94:	1b8a      	subs	r2, r1, r6
  403e96:	2a0f      	cmp	r2, #15
  403e98:	ddf2      	ble.n	403e80 <_malloc_r+0xf8>
  403e9a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403e9e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403ea2:	9300      	str	r3, [sp, #0]
  403ea4:	199c      	adds	r4, r3, r6
  403ea6:	4628      	mov	r0, r5
  403ea8:	f046 0601 	orr.w	r6, r6, #1
  403eac:	f042 0501 	orr.w	r5, r2, #1
  403eb0:	605e      	str	r6, [r3, #4]
  403eb2:	f8c8 c00c 	str.w	ip, [r8, #12]
  403eb6:	f8cc 8008 	str.w	r8, [ip, #8]
  403eba:	617c      	str	r4, [r7, #20]
  403ebc:	613c      	str	r4, [r7, #16]
  403ebe:	f8c4 e00c 	str.w	lr, [r4, #12]
  403ec2:	f8c4 e008 	str.w	lr, [r4, #8]
  403ec6:	6065      	str	r5, [r4, #4]
  403ec8:	505a      	str	r2, [r3, r1]
  403eca:	f000 fa61 	bl	404390 <__malloc_unlock>
  403ece:	9b00      	ldr	r3, [sp, #0]
  403ed0:	f103 0408 	add.w	r4, r3, #8
  403ed4:	e01e      	b.n	403f14 <_malloc_r+0x18c>
  403ed6:	2910      	cmp	r1, #16
  403ed8:	d820      	bhi.n	403f1c <_malloc_r+0x194>
  403eda:	f000 fa53 	bl	404384 <__malloc_lock>
  403ede:	2610      	movs	r6, #16
  403ee0:	2318      	movs	r3, #24
  403ee2:	2002      	movs	r0, #2
  403ee4:	4f79      	ldr	r7, [pc, #484]	; (4040cc <_malloc_r+0x344>)
  403ee6:	443b      	add	r3, r7
  403ee8:	f1a3 0208 	sub.w	r2, r3, #8
  403eec:	685c      	ldr	r4, [r3, #4]
  403eee:	4294      	cmp	r4, r2
  403ef0:	f000 813d 	beq.w	40416e <_malloc_r+0x3e6>
  403ef4:	6863      	ldr	r3, [r4, #4]
  403ef6:	68e1      	ldr	r1, [r4, #12]
  403ef8:	68a6      	ldr	r6, [r4, #8]
  403efa:	f023 0303 	bic.w	r3, r3, #3
  403efe:	4423      	add	r3, r4
  403f00:	4628      	mov	r0, r5
  403f02:	685a      	ldr	r2, [r3, #4]
  403f04:	60f1      	str	r1, [r6, #12]
  403f06:	f042 0201 	orr.w	r2, r2, #1
  403f0a:	608e      	str	r6, [r1, #8]
  403f0c:	605a      	str	r2, [r3, #4]
  403f0e:	f000 fa3f 	bl	404390 <__malloc_unlock>
  403f12:	3408      	adds	r4, #8
  403f14:	4620      	mov	r0, r4
  403f16:	b003      	add	sp, #12
  403f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f1c:	2400      	movs	r4, #0
  403f1e:	230c      	movs	r3, #12
  403f20:	4620      	mov	r0, r4
  403f22:	602b      	str	r3, [r5, #0]
  403f24:	b003      	add	sp, #12
  403f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f2a:	2040      	movs	r0, #64	; 0x40
  403f2c:	f44f 7300 	mov.w	r3, #512	; 0x200
  403f30:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403f34:	e74a      	b.n	403dcc <_malloc_r+0x44>
  403f36:	4423      	add	r3, r4
  403f38:	68e1      	ldr	r1, [r4, #12]
  403f3a:	685a      	ldr	r2, [r3, #4]
  403f3c:	68a6      	ldr	r6, [r4, #8]
  403f3e:	f042 0201 	orr.w	r2, r2, #1
  403f42:	60f1      	str	r1, [r6, #12]
  403f44:	4628      	mov	r0, r5
  403f46:	608e      	str	r6, [r1, #8]
  403f48:	605a      	str	r2, [r3, #4]
  403f4a:	f000 fa21 	bl	404390 <__malloc_unlock>
  403f4e:	3408      	adds	r4, #8
  403f50:	4620      	mov	r0, r4
  403f52:	b003      	add	sp, #12
  403f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f58:	4423      	add	r3, r4
  403f5a:	4628      	mov	r0, r5
  403f5c:	685a      	ldr	r2, [r3, #4]
  403f5e:	f042 0201 	orr.w	r2, r2, #1
  403f62:	605a      	str	r2, [r3, #4]
  403f64:	f000 fa14 	bl	404390 <__malloc_unlock>
  403f68:	3408      	adds	r4, #8
  403f6a:	4620      	mov	r0, r4
  403f6c:	b003      	add	sp, #12
  403f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f72:	68bc      	ldr	r4, [r7, #8]
  403f74:	6863      	ldr	r3, [r4, #4]
  403f76:	f023 0803 	bic.w	r8, r3, #3
  403f7a:	45b0      	cmp	r8, r6
  403f7c:	d304      	bcc.n	403f88 <_malloc_r+0x200>
  403f7e:	eba8 0306 	sub.w	r3, r8, r6
  403f82:	2b0f      	cmp	r3, #15
  403f84:	f300 8085 	bgt.w	404092 <_malloc_r+0x30a>
  403f88:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4040e4 <_malloc_r+0x35c>
  403f8c:	4b50      	ldr	r3, [pc, #320]	; (4040d0 <_malloc_r+0x348>)
  403f8e:	f8d9 2000 	ldr.w	r2, [r9]
  403f92:	681b      	ldr	r3, [r3, #0]
  403f94:	3201      	adds	r2, #1
  403f96:	4433      	add	r3, r6
  403f98:	eb04 0a08 	add.w	sl, r4, r8
  403f9c:	f000 8155 	beq.w	40424a <_malloc_r+0x4c2>
  403fa0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403fa4:	330f      	adds	r3, #15
  403fa6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403faa:	f02b 0b0f 	bic.w	fp, fp, #15
  403fae:	4659      	mov	r1, fp
  403fb0:	4628      	mov	r0, r5
  403fb2:	f000 f9f3 	bl	40439c <_sbrk_r>
  403fb6:	1c41      	adds	r1, r0, #1
  403fb8:	4602      	mov	r2, r0
  403fba:	f000 80fc 	beq.w	4041b6 <_malloc_r+0x42e>
  403fbe:	4582      	cmp	sl, r0
  403fc0:	f200 80f7 	bhi.w	4041b2 <_malloc_r+0x42a>
  403fc4:	4b43      	ldr	r3, [pc, #268]	; (4040d4 <_malloc_r+0x34c>)
  403fc6:	6819      	ldr	r1, [r3, #0]
  403fc8:	4459      	add	r1, fp
  403fca:	6019      	str	r1, [r3, #0]
  403fcc:	f000 814d 	beq.w	40426a <_malloc_r+0x4e2>
  403fd0:	f8d9 0000 	ldr.w	r0, [r9]
  403fd4:	3001      	adds	r0, #1
  403fd6:	bf1b      	ittet	ne
  403fd8:	eba2 0a0a 	subne.w	sl, r2, sl
  403fdc:	4451      	addne	r1, sl
  403fde:	f8c9 2000 	streq.w	r2, [r9]
  403fe2:	6019      	strne	r1, [r3, #0]
  403fe4:	f012 0107 	ands.w	r1, r2, #7
  403fe8:	f000 8115 	beq.w	404216 <_malloc_r+0x48e>
  403fec:	f1c1 0008 	rsb	r0, r1, #8
  403ff0:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403ff4:	4402      	add	r2, r0
  403ff6:	3108      	adds	r1, #8
  403ff8:	eb02 090b 	add.w	r9, r2, fp
  403ffc:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404000:	eba1 0909 	sub.w	r9, r1, r9
  404004:	4649      	mov	r1, r9
  404006:	4628      	mov	r0, r5
  404008:	9301      	str	r3, [sp, #4]
  40400a:	9200      	str	r2, [sp, #0]
  40400c:	f000 f9c6 	bl	40439c <_sbrk_r>
  404010:	1c43      	adds	r3, r0, #1
  404012:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404016:	f000 8143 	beq.w	4042a0 <_malloc_r+0x518>
  40401a:	1a80      	subs	r0, r0, r2
  40401c:	4448      	add	r0, r9
  40401e:	f040 0001 	orr.w	r0, r0, #1
  404022:	6819      	ldr	r1, [r3, #0]
  404024:	60ba      	str	r2, [r7, #8]
  404026:	4449      	add	r1, r9
  404028:	42bc      	cmp	r4, r7
  40402a:	6050      	str	r0, [r2, #4]
  40402c:	6019      	str	r1, [r3, #0]
  40402e:	d017      	beq.n	404060 <_malloc_r+0x2d8>
  404030:	f1b8 0f0f 	cmp.w	r8, #15
  404034:	f240 80fb 	bls.w	40422e <_malloc_r+0x4a6>
  404038:	6860      	ldr	r0, [r4, #4]
  40403a:	f1a8 020c 	sub.w	r2, r8, #12
  40403e:	f022 0207 	bic.w	r2, r2, #7
  404042:	eb04 0e02 	add.w	lr, r4, r2
  404046:	f000 0001 	and.w	r0, r0, #1
  40404a:	f04f 0c05 	mov.w	ip, #5
  40404e:	4310      	orrs	r0, r2
  404050:	2a0f      	cmp	r2, #15
  404052:	6060      	str	r0, [r4, #4]
  404054:	f8ce c004 	str.w	ip, [lr, #4]
  404058:	f8ce c008 	str.w	ip, [lr, #8]
  40405c:	f200 8117 	bhi.w	40428e <_malloc_r+0x506>
  404060:	4b1d      	ldr	r3, [pc, #116]	; (4040d8 <_malloc_r+0x350>)
  404062:	68bc      	ldr	r4, [r7, #8]
  404064:	681a      	ldr	r2, [r3, #0]
  404066:	4291      	cmp	r1, r2
  404068:	bf88      	it	hi
  40406a:	6019      	strhi	r1, [r3, #0]
  40406c:	4b1b      	ldr	r3, [pc, #108]	; (4040dc <_malloc_r+0x354>)
  40406e:	681a      	ldr	r2, [r3, #0]
  404070:	4291      	cmp	r1, r2
  404072:	6862      	ldr	r2, [r4, #4]
  404074:	bf88      	it	hi
  404076:	6019      	strhi	r1, [r3, #0]
  404078:	f022 0203 	bic.w	r2, r2, #3
  40407c:	4296      	cmp	r6, r2
  40407e:	eba2 0306 	sub.w	r3, r2, r6
  404082:	d801      	bhi.n	404088 <_malloc_r+0x300>
  404084:	2b0f      	cmp	r3, #15
  404086:	dc04      	bgt.n	404092 <_malloc_r+0x30a>
  404088:	4628      	mov	r0, r5
  40408a:	f000 f981 	bl	404390 <__malloc_unlock>
  40408e:	2400      	movs	r4, #0
  404090:	e740      	b.n	403f14 <_malloc_r+0x18c>
  404092:	19a2      	adds	r2, r4, r6
  404094:	f043 0301 	orr.w	r3, r3, #1
  404098:	f046 0601 	orr.w	r6, r6, #1
  40409c:	6066      	str	r6, [r4, #4]
  40409e:	4628      	mov	r0, r5
  4040a0:	60ba      	str	r2, [r7, #8]
  4040a2:	6053      	str	r3, [r2, #4]
  4040a4:	f000 f974 	bl	404390 <__malloc_unlock>
  4040a8:	3408      	adds	r4, #8
  4040aa:	4620      	mov	r0, r4
  4040ac:	b003      	add	sp, #12
  4040ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4040b2:	2b14      	cmp	r3, #20
  4040b4:	d971      	bls.n	40419a <_malloc_r+0x412>
  4040b6:	2b54      	cmp	r3, #84	; 0x54
  4040b8:	f200 80a3 	bhi.w	404202 <_malloc_r+0x47a>
  4040bc:	0b33      	lsrs	r3, r6, #12
  4040be:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4040c2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4040c6:	00c3      	lsls	r3, r0, #3
  4040c8:	e680      	b.n	403dcc <_malloc_r+0x44>
  4040ca:	bf00      	nop
  4040cc:	20400458 	.word	0x20400458
  4040d0:	20400cb0 	.word	0x20400cb0
  4040d4:	20400c80 	.word	0x20400c80
  4040d8:	20400ca8 	.word	0x20400ca8
  4040dc:	20400cac 	.word	0x20400cac
  4040e0:	20400460 	.word	0x20400460
  4040e4:	20400860 	.word	0x20400860
  4040e8:	0a5a      	lsrs	r2, r3, #9
  4040ea:	2a04      	cmp	r2, #4
  4040ec:	d95b      	bls.n	4041a6 <_malloc_r+0x41e>
  4040ee:	2a14      	cmp	r2, #20
  4040f0:	f200 80ae 	bhi.w	404250 <_malloc_r+0x4c8>
  4040f4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4040f8:	00c9      	lsls	r1, r1, #3
  4040fa:	325b      	adds	r2, #91	; 0x5b
  4040fc:	eb07 0c01 	add.w	ip, r7, r1
  404100:	5879      	ldr	r1, [r7, r1]
  404102:	f1ac 0c08 	sub.w	ip, ip, #8
  404106:	458c      	cmp	ip, r1
  404108:	f000 8088 	beq.w	40421c <_malloc_r+0x494>
  40410c:	684a      	ldr	r2, [r1, #4]
  40410e:	f022 0203 	bic.w	r2, r2, #3
  404112:	4293      	cmp	r3, r2
  404114:	d273      	bcs.n	4041fe <_malloc_r+0x476>
  404116:	6889      	ldr	r1, [r1, #8]
  404118:	458c      	cmp	ip, r1
  40411a:	d1f7      	bne.n	40410c <_malloc_r+0x384>
  40411c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404120:	687b      	ldr	r3, [r7, #4]
  404122:	60e2      	str	r2, [r4, #12]
  404124:	f8c4 c008 	str.w	ip, [r4, #8]
  404128:	6094      	str	r4, [r2, #8]
  40412a:	f8cc 400c 	str.w	r4, [ip, #12]
  40412e:	e68f      	b.n	403e50 <_malloc_r+0xc8>
  404130:	19a1      	adds	r1, r4, r6
  404132:	f046 0c01 	orr.w	ip, r6, #1
  404136:	f042 0601 	orr.w	r6, r2, #1
  40413a:	f8c4 c004 	str.w	ip, [r4, #4]
  40413e:	4628      	mov	r0, r5
  404140:	6179      	str	r1, [r7, #20]
  404142:	6139      	str	r1, [r7, #16]
  404144:	f8c1 e00c 	str.w	lr, [r1, #12]
  404148:	f8c1 e008 	str.w	lr, [r1, #8]
  40414c:	604e      	str	r6, [r1, #4]
  40414e:	50e2      	str	r2, [r4, r3]
  404150:	f000 f91e 	bl	404390 <__malloc_unlock>
  404154:	3408      	adds	r4, #8
  404156:	e6dd      	b.n	403f14 <_malloc_r+0x18c>
  404158:	687b      	ldr	r3, [r7, #4]
  40415a:	e679      	b.n	403e50 <_malloc_r+0xc8>
  40415c:	f108 0801 	add.w	r8, r8, #1
  404160:	f018 0f03 	tst.w	r8, #3
  404164:	f10c 0c08 	add.w	ip, ip, #8
  404168:	f47f ae85 	bne.w	403e76 <_malloc_r+0xee>
  40416c:	e02d      	b.n	4041ca <_malloc_r+0x442>
  40416e:	68dc      	ldr	r4, [r3, #12]
  404170:	42a3      	cmp	r3, r4
  404172:	bf08      	it	eq
  404174:	3002      	addeq	r0, #2
  404176:	f43f ae3e 	beq.w	403df6 <_malloc_r+0x6e>
  40417a:	e6bb      	b.n	403ef4 <_malloc_r+0x16c>
  40417c:	4419      	add	r1, r3
  40417e:	461c      	mov	r4, r3
  404180:	684a      	ldr	r2, [r1, #4]
  404182:	68db      	ldr	r3, [r3, #12]
  404184:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404188:	f042 0201 	orr.w	r2, r2, #1
  40418c:	604a      	str	r2, [r1, #4]
  40418e:	4628      	mov	r0, r5
  404190:	60f3      	str	r3, [r6, #12]
  404192:	609e      	str	r6, [r3, #8]
  404194:	f000 f8fc 	bl	404390 <__malloc_unlock>
  404198:	e6bc      	b.n	403f14 <_malloc_r+0x18c>
  40419a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40419e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4041a2:	00c3      	lsls	r3, r0, #3
  4041a4:	e612      	b.n	403dcc <_malloc_r+0x44>
  4041a6:	099a      	lsrs	r2, r3, #6
  4041a8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4041ac:	00c9      	lsls	r1, r1, #3
  4041ae:	3238      	adds	r2, #56	; 0x38
  4041b0:	e7a4      	b.n	4040fc <_malloc_r+0x374>
  4041b2:	42bc      	cmp	r4, r7
  4041b4:	d054      	beq.n	404260 <_malloc_r+0x4d8>
  4041b6:	68bc      	ldr	r4, [r7, #8]
  4041b8:	6862      	ldr	r2, [r4, #4]
  4041ba:	f022 0203 	bic.w	r2, r2, #3
  4041be:	e75d      	b.n	40407c <_malloc_r+0x2f4>
  4041c0:	f859 3908 	ldr.w	r3, [r9], #-8
  4041c4:	4599      	cmp	r9, r3
  4041c6:	f040 8086 	bne.w	4042d6 <_malloc_r+0x54e>
  4041ca:	f010 0f03 	tst.w	r0, #3
  4041ce:	f100 30ff 	add.w	r0, r0, #4294967295
  4041d2:	d1f5      	bne.n	4041c0 <_malloc_r+0x438>
  4041d4:	687b      	ldr	r3, [r7, #4]
  4041d6:	ea23 0304 	bic.w	r3, r3, r4
  4041da:	607b      	str	r3, [r7, #4]
  4041dc:	0064      	lsls	r4, r4, #1
  4041de:	429c      	cmp	r4, r3
  4041e0:	f63f aec7 	bhi.w	403f72 <_malloc_r+0x1ea>
  4041e4:	2c00      	cmp	r4, #0
  4041e6:	f43f aec4 	beq.w	403f72 <_malloc_r+0x1ea>
  4041ea:	421c      	tst	r4, r3
  4041ec:	4640      	mov	r0, r8
  4041ee:	f47f ae3e 	bne.w	403e6e <_malloc_r+0xe6>
  4041f2:	0064      	lsls	r4, r4, #1
  4041f4:	421c      	tst	r4, r3
  4041f6:	f100 0004 	add.w	r0, r0, #4
  4041fa:	d0fa      	beq.n	4041f2 <_malloc_r+0x46a>
  4041fc:	e637      	b.n	403e6e <_malloc_r+0xe6>
  4041fe:	468c      	mov	ip, r1
  404200:	e78c      	b.n	40411c <_malloc_r+0x394>
  404202:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404206:	d815      	bhi.n	404234 <_malloc_r+0x4ac>
  404208:	0bf3      	lsrs	r3, r6, #15
  40420a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40420e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404212:	00c3      	lsls	r3, r0, #3
  404214:	e5da      	b.n	403dcc <_malloc_r+0x44>
  404216:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40421a:	e6ed      	b.n	403ff8 <_malloc_r+0x270>
  40421c:	687b      	ldr	r3, [r7, #4]
  40421e:	1092      	asrs	r2, r2, #2
  404220:	2101      	movs	r1, #1
  404222:	fa01 f202 	lsl.w	r2, r1, r2
  404226:	4313      	orrs	r3, r2
  404228:	607b      	str	r3, [r7, #4]
  40422a:	4662      	mov	r2, ip
  40422c:	e779      	b.n	404122 <_malloc_r+0x39a>
  40422e:	2301      	movs	r3, #1
  404230:	6053      	str	r3, [r2, #4]
  404232:	e729      	b.n	404088 <_malloc_r+0x300>
  404234:	f240 5254 	movw	r2, #1364	; 0x554
  404238:	4293      	cmp	r3, r2
  40423a:	d822      	bhi.n	404282 <_malloc_r+0x4fa>
  40423c:	0cb3      	lsrs	r3, r6, #18
  40423e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404242:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404246:	00c3      	lsls	r3, r0, #3
  404248:	e5c0      	b.n	403dcc <_malloc_r+0x44>
  40424a:	f103 0b10 	add.w	fp, r3, #16
  40424e:	e6ae      	b.n	403fae <_malloc_r+0x226>
  404250:	2a54      	cmp	r2, #84	; 0x54
  404252:	d829      	bhi.n	4042a8 <_malloc_r+0x520>
  404254:	0b1a      	lsrs	r2, r3, #12
  404256:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40425a:	00c9      	lsls	r1, r1, #3
  40425c:	326e      	adds	r2, #110	; 0x6e
  40425e:	e74d      	b.n	4040fc <_malloc_r+0x374>
  404260:	4b20      	ldr	r3, [pc, #128]	; (4042e4 <_malloc_r+0x55c>)
  404262:	6819      	ldr	r1, [r3, #0]
  404264:	4459      	add	r1, fp
  404266:	6019      	str	r1, [r3, #0]
  404268:	e6b2      	b.n	403fd0 <_malloc_r+0x248>
  40426a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40426e:	2800      	cmp	r0, #0
  404270:	f47f aeae 	bne.w	403fd0 <_malloc_r+0x248>
  404274:	eb08 030b 	add.w	r3, r8, fp
  404278:	68ba      	ldr	r2, [r7, #8]
  40427a:	f043 0301 	orr.w	r3, r3, #1
  40427e:	6053      	str	r3, [r2, #4]
  404280:	e6ee      	b.n	404060 <_malloc_r+0x2d8>
  404282:	207f      	movs	r0, #127	; 0x7f
  404284:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404288:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40428c:	e59e      	b.n	403dcc <_malloc_r+0x44>
  40428e:	f104 0108 	add.w	r1, r4, #8
  404292:	4628      	mov	r0, r5
  404294:	9300      	str	r3, [sp, #0]
  404296:	f002 fb1f 	bl	4068d8 <_free_r>
  40429a:	9b00      	ldr	r3, [sp, #0]
  40429c:	6819      	ldr	r1, [r3, #0]
  40429e:	e6df      	b.n	404060 <_malloc_r+0x2d8>
  4042a0:	2001      	movs	r0, #1
  4042a2:	f04f 0900 	mov.w	r9, #0
  4042a6:	e6bc      	b.n	404022 <_malloc_r+0x29a>
  4042a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4042ac:	d805      	bhi.n	4042ba <_malloc_r+0x532>
  4042ae:	0bda      	lsrs	r2, r3, #15
  4042b0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4042b4:	00c9      	lsls	r1, r1, #3
  4042b6:	3277      	adds	r2, #119	; 0x77
  4042b8:	e720      	b.n	4040fc <_malloc_r+0x374>
  4042ba:	f240 5154 	movw	r1, #1364	; 0x554
  4042be:	428a      	cmp	r2, r1
  4042c0:	d805      	bhi.n	4042ce <_malloc_r+0x546>
  4042c2:	0c9a      	lsrs	r2, r3, #18
  4042c4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4042c8:	00c9      	lsls	r1, r1, #3
  4042ca:	327c      	adds	r2, #124	; 0x7c
  4042cc:	e716      	b.n	4040fc <_malloc_r+0x374>
  4042ce:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4042d2:	227e      	movs	r2, #126	; 0x7e
  4042d4:	e712      	b.n	4040fc <_malloc_r+0x374>
  4042d6:	687b      	ldr	r3, [r7, #4]
  4042d8:	e780      	b.n	4041dc <_malloc_r+0x454>
  4042da:	08f0      	lsrs	r0, r6, #3
  4042dc:	f106 0308 	add.w	r3, r6, #8
  4042e0:	e600      	b.n	403ee4 <_malloc_r+0x15c>
  4042e2:	bf00      	nop
  4042e4:	20400c80 	.word	0x20400c80

004042e8 <memset>:
  4042e8:	b470      	push	{r4, r5, r6}
  4042ea:	0786      	lsls	r6, r0, #30
  4042ec:	d046      	beq.n	40437c <memset+0x94>
  4042ee:	1e54      	subs	r4, r2, #1
  4042f0:	2a00      	cmp	r2, #0
  4042f2:	d041      	beq.n	404378 <memset+0x90>
  4042f4:	b2ca      	uxtb	r2, r1
  4042f6:	4603      	mov	r3, r0
  4042f8:	e002      	b.n	404300 <memset+0x18>
  4042fa:	f114 34ff 	adds.w	r4, r4, #4294967295
  4042fe:	d33b      	bcc.n	404378 <memset+0x90>
  404300:	f803 2b01 	strb.w	r2, [r3], #1
  404304:	079d      	lsls	r5, r3, #30
  404306:	d1f8      	bne.n	4042fa <memset+0x12>
  404308:	2c03      	cmp	r4, #3
  40430a:	d92e      	bls.n	40436a <memset+0x82>
  40430c:	b2cd      	uxtb	r5, r1
  40430e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404312:	2c0f      	cmp	r4, #15
  404314:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404318:	d919      	bls.n	40434e <memset+0x66>
  40431a:	f103 0210 	add.w	r2, r3, #16
  40431e:	4626      	mov	r6, r4
  404320:	3e10      	subs	r6, #16
  404322:	2e0f      	cmp	r6, #15
  404324:	f842 5c10 	str.w	r5, [r2, #-16]
  404328:	f842 5c0c 	str.w	r5, [r2, #-12]
  40432c:	f842 5c08 	str.w	r5, [r2, #-8]
  404330:	f842 5c04 	str.w	r5, [r2, #-4]
  404334:	f102 0210 	add.w	r2, r2, #16
  404338:	d8f2      	bhi.n	404320 <memset+0x38>
  40433a:	f1a4 0210 	sub.w	r2, r4, #16
  40433e:	f022 020f 	bic.w	r2, r2, #15
  404342:	f004 040f 	and.w	r4, r4, #15
  404346:	3210      	adds	r2, #16
  404348:	2c03      	cmp	r4, #3
  40434a:	4413      	add	r3, r2
  40434c:	d90d      	bls.n	40436a <memset+0x82>
  40434e:	461e      	mov	r6, r3
  404350:	4622      	mov	r2, r4
  404352:	3a04      	subs	r2, #4
  404354:	2a03      	cmp	r2, #3
  404356:	f846 5b04 	str.w	r5, [r6], #4
  40435a:	d8fa      	bhi.n	404352 <memset+0x6a>
  40435c:	1f22      	subs	r2, r4, #4
  40435e:	f022 0203 	bic.w	r2, r2, #3
  404362:	3204      	adds	r2, #4
  404364:	4413      	add	r3, r2
  404366:	f004 0403 	and.w	r4, r4, #3
  40436a:	b12c      	cbz	r4, 404378 <memset+0x90>
  40436c:	b2c9      	uxtb	r1, r1
  40436e:	441c      	add	r4, r3
  404370:	f803 1b01 	strb.w	r1, [r3], #1
  404374:	429c      	cmp	r4, r3
  404376:	d1fb      	bne.n	404370 <memset+0x88>
  404378:	bc70      	pop	{r4, r5, r6}
  40437a:	4770      	bx	lr
  40437c:	4614      	mov	r4, r2
  40437e:	4603      	mov	r3, r0
  404380:	e7c2      	b.n	404308 <memset+0x20>
  404382:	bf00      	nop

00404384 <__malloc_lock>:
  404384:	4801      	ldr	r0, [pc, #4]	; (40438c <__malloc_lock+0x8>)
  404386:	f002 bb9b 	b.w	406ac0 <__retarget_lock_acquire_recursive>
  40438a:	bf00      	nop
  40438c:	20400cc4 	.word	0x20400cc4

00404390 <__malloc_unlock>:
  404390:	4801      	ldr	r0, [pc, #4]	; (404398 <__malloc_unlock+0x8>)
  404392:	f002 bb97 	b.w	406ac4 <__retarget_lock_release_recursive>
  404396:	bf00      	nop
  404398:	20400cc4 	.word	0x20400cc4

0040439c <_sbrk_r>:
  40439c:	b538      	push	{r3, r4, r5, lr}
  40439e:	4c07      	ldr	r4, [pc, #28]	; (4043bc <_sbrk_r+0x20>)
  4043a0:	2300      	movs	r3, #0
  4043a2:	4605      	mov	r5, r0
  4043a4:	4608      	mov	r0, r1
  4043a6:	6023      	str	r3, [r4, #0]
  4043a8:	f7fe fe92 	bl	4030d0 <_sbrk>
  4043ac:	1c43      	adds	r3, r0, #1
  4043ae:	d000      	beq.n	4043b2 <_sbrk_r+0x16>
  4043b0:	bd38      	pop	{r3, r4, r5, pc}
  4043b2:	6823      	ldr	r3, [r4, #0]
  4043b4:	2b00      	cmp	r3, #0
  4043b6:	d0fb      	beq.n	4043b0 <_sbrk_r+0x14>
  4043b8:	602b      	str	r3, [r5, #0]
  4043ba:	bd38      	pop	{r3, r4, r5, pc}
  4043bc:	20400cd8 	.word	0x20400cd8

004043c0 <sprintf>:
  4043c0:	b40e      	push	{r1, r2, r3}
  4043c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4043c4:	b09c      	sub	sp, #112	; 0x70
  4043c6:	ab21      	add	r3, sp, #132	; 0x84
  4043c8:	490f      	ldr	r1, [pc, #60]	; (404408 <sprintf+0x48>)
  4043ca:	f853 2b04 	ldr.w	r2, [r3], #4
  4043ce:	9301      	str	r3, [sp, #4]
  4043d0:	4605      	mov	r5, r0
  4043d2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4043d6:	6808      	ldr	r0, [r1, #0]
  4043d8:	9502      	str	r5, [sp, #8]
  4043da:	f44f 7702 	mov.w	r7, #520	; 0x208
  4043de:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4043e2:	a902      	add	r1, sp, #8
  4043e4:	9506      	str	r5, [sp, #24]
  4043e6:	f8ad 7014 	strh.w	r7, [sp, #20]
  4043ea:	9404      	str	r4, [sp, #16]
  4043ec:	9407      	str	r4, [sp, #28]
  4043ee:	f8ad 6016 	strh.w	r6, [sp, #22]
  4043f2:	f000 f80b 	bl	40440c <_svfprintf_r>
  4043f6:	9b02      	ldr	r3, [sp, #8]
  4043f8:	2200      	movs	r2, #0
  4043fa:	701a      	strb	r2, [r3, #0]
  4043fc:	b01c      	add	sp, #112	; 0x70
  4043fe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  404402:	b003      	add	sp, #12
  404404:	4770      	bx	lr
  404406:	bf00      	nop
  404408:	20400028 	.word	0x20400028

0040440c <_svfprintf_r>:
  40440c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404410:	b0c3      	sub	sp, #268	; 0x10c
  404412:	460c      	mov	r4, r1
  404414:	910b      	str	r1, [sp, #44]	; 0x2c
  404416:	4692      	mov	sl, r2
  404418:	930f      	str	r3, [sp, #60]	; 0x3c
  40441a:	900c      	str	r0, [sp, #48]	; 0x30
  40441c:	f002 fb42 	bl	406aa4 <_localeconv_r>
  404420:	6803      	ldr	r3, [r0, #0]
  404422:	931a      	str	r3, [sp, #104]	; 0x68
  404424:	4618      	mov	r0, r3
  404426:	f002 ff4b 	bl	4072c0 <strlen>
  40442a:	89a3      	ldrh	r3, [r4, #12]
  40442c:	9019      	str	r0, [sp, #100]	; 0x64
  40442e:	0619      	lsls	r1, r3, #24
  404430:	d503      	bpl.n	40443a <_svfprintf_r+0x2e>
  404432:	6923      	ldr	r3, [r4, #16]
  404434:	2b00      	cmp	r3, #0
  404436:	f001 8003 	beq.w	405440 <_svfprintf_r+0x1034>
  40443a:	2300      	movs	r3, #0
  40443c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  404440:	9313      	str	r3, [sp, #76]	; 0x4c
  404442:	9315      	str	r3, [sp, #84]	; 0x54
  404444:	9314      	str	r3, [sp, #80]	; 0x50
  404446:	9327      	str	r3, [sp, #156]	; 0x9c
  404448:	9326      	str	r3, [sp, #152]	; 0x98
  40444a:	9318      	str	r3, [sp, #96]	; 0x60
  40444c:	931b      	str	r3, [sp, #108]	; 0x6c
  40444e:	9309      	str	r3, [sp, #36]	; 0x24
  404450:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  404454:	46c8      	mov	r8, r9
  404456:	9316      	str	r3, [sp, #88]	; 0x58
  404458:	9317      	str	r3, [sp, #92]	; 0x5c
  40445a:	f89a 3000 	ldrb.w	r3, [sl]
  40445e:	4654      	mov	r4, sl
  404460:	b1e3      	cbz	r3, 40449c <_svfprintf_r+0x90>
  404462:	2b25      	cmp	r3, #37	; 0x25
  404464:	d102      	bne.n	40446c <_svfprintf_r+0x60>
  404466:	e019      	b.n	40449c <_svfprintf_r+0x90>
  404468:	2b25      	cmp	r3, #37	; 0x25
  40446a:	d003      	beq.n	404474 <_svfprintf_r+0x68>
  40446c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404470:	2b00      	cmp	r3, #0
  404472:	d1f9      	bne.n	404468 <_svfprintf_r+0x5c>
  404474:	eba4 050a 	sub.w	r5, r4, sl
  404478:	b185      	cbz	r5, 40449c <_svfprintf_r+0x90>
  40447a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40447c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40447e:	f8c8 a000 	str.w	sl, [r8]
  404482:	3301      	adds	r3, #1
  404484:	442a      	add	r2, r5
  404486:	2b07      	cmp	r3, #7
  404488:	f8c8 5004 	str.w	r5, [r8, #4]
  40448c:	9227      	str	r2, [sp, #156]	; 0x9c
  40448e:	9326      	str	r3, [sp, #152]	; 0x98
  404490:	dc7f      	bgt.n	404592 <_svfprintf_r+0x186>
  404492:	f108 0808 	add.w	r8, r8, #8
  404496:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404498:	442b      	add	r3, r5
  40449a:	9309      	str	r3, [sp, #36]	; 0x24
  40449c:	7823      	ldrb	r3, [r4, #0]
  40449e:	2b00      	cmp	r3, #0
  4044a0:	d07f      	beq.n	4045a2 <_svfprintf_r+0x196>
  4044a2:	2300      	movs	r3, #0
  4044a4:	461a      	mov	r2, r3
  4044a6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4044aa:	4619      	mov	r1, r3
  4044ac:	930d      	str	r3, [sp, #52]	; 0x34
  4044ae:	469b      	mov	fp, r3
  4044b0:	f04f 30ff 	mov.w	r0, #4294967295
  4044b4:	7863      	ldrb	r3, [r4, #1]
  4044b6:	900a      	str	r0, [sp, #40]	; 0x28
  4044b8:	f104 0a01 	add.w	sl, r4, #1
  4044bc:	f10a 0a01 	add.w	sl, sl, #1
  4044c0:	f1a3 0020 	sub.w	r0, r3, #32
  4044c4:	2858      	cmp	r0, #88	; 0x58
  4044c6:	f200 83c1 	bhi.w	404c4c <_svfprintf_r+0x840>
  4044ca:	e8df f010 	tbh	[pc, r0, lsl #1]
  4044ce:	0238      	.short	0x0238
  4044d0:	03bf03bf 	.word	0x03bf03bf
  4044d4:	03bf0240 	.word	0x03bf0240
  4044d8:	03bf03bf 	.word	0x03bf03bf
  4044dc:	03bf03bf 	.word	0x03bf03bf
  4044e0:	024503bf 	.word	0x024503bf
  4044e4:	03bf0203 	.word	0x03bf0203
  4044e8:	026b005d 	.word	0x026b005d
  4044ec:	028603bf 	.word	0x028603bf
  4044f0:	039d039d 	.word	0x039d039d
  4044f4:	039d039d 	.word	0x039d039d
  4044f8:	039d039d 	.word	0x039d039d
  4044fc:	039d039d 	.word	0x039d039d
  404500:	03bf039d 	.word	0x03bf039d
  404504:	03bf03bf 	.word	0x03bf03bf
  404508:	03bf03bf 	.word	0x03bf03bf
  40450c:	03bf03bf 	.word	0x03bf03bf
  404510:	03bf03bf 	.word	0x03bf03bf
  404514:	033703bf 	.word	0x033703bf
  404518:	03bf0357 	.word	0x03bf0357
  40451c:	03bf0357 	.word	0x03bf0357
  404520:	03bf03bf 	.word	0x03bf03bf
  404524:	039803bf 	.word	0x039803bf
  404528:	03bf03bf 	.word	0x03bf03bf
  40452c:	03bf03ad 	.word	0x03bf03ad
  404530:	03bf03bf 	.word	0x03bf03bf
  404534:	03bf03bf 	.word	0x03bf03bf
  404538:	03bf0259 	.word	0x03bf0259
  40453c:	031e03bf 	.word	0x031e03bf
  404540:	03bf03bf 	.word	0x03bf03bf
  404544:	03bf03bf 	.word	0x03bf03bf
  404548:	03bf03bf 	.word	0x03bf03bf
  40454c:	03bf03bf 	.word	0x03bf03bf
  404550:	03bf03bf 	.word	0x03bf03bf
  404554:	02db02c6 	.word	0x02db02c6
  404558:	03570357 	.word	0x03570357
  40455c:	028b0357 	.word	0x028b0357
  404560:	03bf02db 	.word	0x03bf02db
  404564:	029003bf 	.word	0x029003bf
  404568:	029d03bf 	.word	0x029d03bf
  40456c:	02b401cc 	.word	0x02b401cc
  404570:	03bf0208 	.word	0x03bf0208
  404574:	03bf01e1 	.word	0x03bf01e1
  404578:	03bf007e 	.word	0x03bf007e
  40457c:	020d03bf 	.word	0x020d03bf
  404580:	980d      	ldr	r0, [sp, #52]	; 0x34
  404582:	930f      	str	r3, [sp, #60]	; 0x3c
  404584:	4240      	negs	r0, r0
  404586:	900d      	str	r0, [sp, #52]	; 0x34
  404588:	f04b 0b04 	orr.w	fp, fp, #4
  40458c:	f89a 3000 	ldrb.w	r3, [sl]
  404590:	e794      	b.n	4044bc <_svfprintf_r+0xb0>
  404592:	aa25      	add	r2, sp, #148	; 0x94
  404594:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404596:	980c      	ldr	r0, [sp, #48]	; 0x30
  404598:	f002 ff00 	bl	40739c <__ssprint_r>
  40459c:	b940      	cbnz	r0, 4045b0 <_svfprintf_r+0x1a4>
  40459e:	46c8      	mov	r8, r9
  4045a0:	e779      	b.n	404496 <_svfprintf_r+0x8a>
  4045a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4045a4:	b123      	cbz	r3, 4045b0 <_svfprintf_r+0x1a4>
  4045a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4045a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4045aa:	aa25      	add	r2, sp, #148	; 0x94
  4045ac:	f002 fef6 	bl	40739c <__ssprint_r>
  4045b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4045b2:	899b      	ldrh	r3, [r3, #12]
  4045b4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4045b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4045ba:	bf18      	it	ne
  4045bc:	f04f 33ff 	movne.w	r3, #4294967295
  4045c0:	9309      	str	r3, [sp, #36]	; 0x24
  4045c2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4045c4:	b043      	add	sp, #268	; 0x10c
  4045c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045ca:	f01b 0f20 	tst.w	fp, #32
  4045ce:	9311      	str	r3, [sp, #68]	; 0x44
  4045d0:	f040 81dd 	bne.w	40498e <_svfprintf_r+0x582>
  4045d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4045d6:	f01b 0f10 	tst.w	fp, #16
  4045da:	4613      	mov	r3, r2
  4045dc:	f040 856e 	bne.w	4050bc <_svfprintf_r+0xcb0>
  4045e0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4045e4:	f000 856a 	beq.w	4050bc <_svfprintf_r+0xcb0>
  4045e8:	8814      	ldrh	r4, [r2, #0]
  4045ea:	3204      	adds	r2, #4
  4045ec:	2500      	movs	r5, #0
  4045ee:	2301      	movs	r3, #1
  4045f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4045f2:	2700      	movs	r7, #0
  4045f4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4045f8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4045fa:	1c4a      	adds	r2, r1, #1
  4045fc:	f000 8265 	beq.w	404aca <_svfprintf_r+0x6be>
  404600:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  404604:	9207      	str	r2, [sp, #28]
  404606:	ea54 0205 	orrs.w	r2, r4, r5
  40460a:	f040 8264 	bne.w	404ad6 <_svfprintf_r+0x6ca>
  40460e:	2900      	cmp	r1, #0
  404610:	f040 843c 	bne.w	404e8c <_svfprintf_r+0xa80>
  404614:	2b00      	cmp	r3, #0
  404616:	f040 84d7 	bne.w	404fc8 <_svfprintf_r+0xbbc>
  40461a:	f01b 0301 	ands.w	r3, fp, #1
  40461e:	930e      	str	r3, [sp, #56]	; 0x38
  404620:	f000 8604 	beq.w	40522c <_svfprintf_r+0xe20>
  404624:	ae42      	add	r6, sp, #264	; 0x108
  404626:	2330      	movs	r3, #48	; 0x30
  404628:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40462c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40462e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404630:	4293      	cmp	r3, r2
  404632:	bfb8      	it	lt
  404634:	4613      	movlt	r3, r2
  404636:	9308      	str	r3, [sp, #32]
  404638:	2300      	movs	r3, #0
  40463a:	9312      	str	r3, [sp, #72]	; 0x48
  40463c:	b117      	cbz	r7, 404644 <_svfprintf_r+0x238>
  40463e:	9b08      	ldr	r3, [sp, #32]
  404640:	3301      	adds	r3, #1
  404642:	9308      	str	r3, [sp, #32]
  404644:	9b07      	ldr	r3, [sp, #28]
  404646:	f013 0302 	ands.w	r3, r3, #2
  40464a:	9310      	str	r3, [sp, #64]	; 0x40
  40464c:	d002      	beq.n	404654 <_svfprintf_r+0x248>
  40464e:	9b08      	ldr	r3, [sp, #32]
  404650:	3302      	adds	r3, #2
  404652:	9308      	str	r3, [sp, #32]
  404654:	9b07      	ldr	r3, [sp, #28]
  404656:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40465a:	f040 830e 	bne.w	404c7a <_svfprintf_r+0x86e>
  40465e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404660:	9a08      	ldr	r2, [sp, #32]
  404662:	eba3 0b02 	sub.w	fp, r3, r2
  404666:	f1bb 0f00 	cmp.w	fp, #0
  40466a:	f340 8306 	ble.w	404c7a <_svfprintf_r+0x86e>
  40466e:	f1bb 0f10 	cmp.w	fp, #16
  404672:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404674:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404676:	dd29      	ble.n	4046cc <_svfprintf_r+0x2c0>
  404678:	4643      	mov	r3, r8
  40467a:	4621      	mov	r1, r4
  40467c:	46a8      	mov	r8, r5
  40467e:	2710      	movs	r7, #16
  404680:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404682:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404684:	e006      	b.n	404694 <_svfprintf_r+0x288>
  404686:	f1ab 0b10 	sub.w	fp, fp, #16
  40468a:	f1bb 0f10 	cmp.w	fp, #16
  40468e:	f103 0308 	add.w	r3, r3, #8
  404692:	dd18      	ble.n	4046c6 <_svfprintf_r+0x2ba>
  404694:	3201      	adds	r2, #1
  404696:	48b7      	ldr	r0, [pc, #732]	; (404974 <_svfprintf_r+0x568>)
  404698:	9226      	str	r2, [sp, #152]	; 0x98
  40469a:	3110      	adds	r1, #16
  40469c:	2a07      	cmp	r2, #7
  40469e:	9127      	str	r1, [sp, #156]	; 0x9c
  4046a0:	e883 0081 	stmia.w	r3, {r0, r7}
  4046a4:	ddef      	ble.n	404686 <_svfprintf_r+0x27a>
  4046a6:	aa25      	add	r2, sp, #148	; 0x94
  4046a8:	4629      	mov	r1, r5
  4046aa:	4620      	mov	r0, r4
  4046ac:	f002 fe76 	bl	40739c <__ssprint_r>
  4046b0:	2800      	cmp	r0, #0
  4046b2:	f47f af7d 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  4046b6:	f1ab 0b10 	sub.w	fp, fp, #16
  4046ba:	f1bb 0f10 	cmp.w	fp, #16
  4046be:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4046c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4046c2:	464b      	mov	r3, r9
  4046c4:	dce6      	bgt.n	404694 <_svfprintf_r+0x288>
  4046c6:	4645      	mov	r5, r8
  4046c8:	460c      	mov	r4, r1
  4046ca:	4698      	mov	r8, r3
  4046cc:	3201      	adds	r2, #1
  4046ce:	4ba9      	ldr	r3, [pc, #676]	; (404974 <_svfprintf_r+0x568>)
  4046d0:	9226      	str	r2, [sp, #152]	; 0x98
  4046d2:	445c      	add	r4, fp
  4046d4:	2a07      	cmp	r2, #7
  4046d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4046d8:	e888 0808 	stmia.w	r8, {r3, fp}
  4046dc:	f300 8498 	bgt.w	405010 <_svfprintf_r+0xc04>
  4046e0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4046e4:	f108 0808 	add.w	r8, r8, #8
  4046e8:	b177      	cbz	r7, 404708 <_svfprintf_r+0x2fc>
  4046ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046ec:	3301      	adds	r3, #1
  4046ee:	3401      	adds	r4, #1
  4046f0:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  4046f4:	2201      	movs	r2, #1
  4046f6:	2b07      	cmp	r3, #7
  4046f8:	9427      	str	r4, [sp, #156]	; 0x9c
  4046fa:	9326      	str	r3, [sp, #152]	; 0x98
  4046fc:	e888 0006 	stmia.w	r8, {r1, r2}
  404700:	f300 83db 	bgt.w	404eba <_svfprintf_r+0xaae>
  404704:	f108 0808 	add.w	r8, r8, #8
  404708:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40470a:	b16b      	cbz	r3, 404728 <_svfprintf_r+0x31c>
  40470c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40470e:	3301      	adds	r3, #1
  404710:	3402      	adds	r4, #2
  404712:	a91e      	add	r1, sp, #120	; 0x78
  404714:	2202      	movs	r2, #2
  404716:	2b07      	cmp	r3, #7
  404718:	9427      	str	r4, [sp, #156]	; 0x9c
  40471a:	9326      	str	r3, [sp, #152]	; 0x98
  40471c:	e888 0006 	stmia.w	r8, {r1, r2}
  404720:	f300 83d6 	bgt.w	404ed0 <_svfprintf_r+0xac4>
  404724:	f108 0808 	add.w	r8, r8, #8
  404728:	2d80      	cmp	r5, #128	; 0x80
  40472a:	f000 8315 	beq.w	404d58 <_svfprintf_r+0x94c>
  40472e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404730:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404732:	1a9f      	subs	r7, r3, r2
  404734:	2f00      	cmp	r7, #0
  404736:	dd36      	ble.n	4047a6 <_svfprintf_r+0x39a>
  404738:	2f10      	cmp	r7, #16
  40473a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40473c:	4d8e      	ldr	r5, [pc, #568]	; (404978 <_svfprintf_r+0x56c>)
  40473e:	dd27      	ble.n	404790 <_svfprintf_r+0x384>
  404740:	4642      	mov	r2, r8
  404742:	4621      	mov	r1, r4
  404744:	46b0      	mov	r8, r6
  404746:	f04f 0b10 	mov.w	fp, #16
  40474a:	462e      	mov	r6, r5
  40474c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40474e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404750:	e004      	b.n	40475c <_svfprintf_r+0x350>
  404752:	3f10      	subs	r7, #16
  404754:	2f10      	cmp	r7, #16
  404756:	f102 0208 	add.w	r2, r2, #8
  40475a:	dd15      	ble.n	404788 <_svfprintf_r+0x37c>
  40475c:	3301      	adds	r3, #1
  40475e:	3110      	adds	r1, #16
  404760:	2b07      	cmp	r3, #7
  404762:	9127      	str	r1, [sp, #156]	; 0x9c
  404764:	9326      	str	r3, [sp, #152]	; 0x98
  404766:	e882 0840 	stmia.w	r2, {r6, fp}
  40476a:	ddf2      	ble.n	404752 <_svfprintf_r+0x346>
  40476c:	aa25      	add	r2, sp, #148	; 0x94
  40476e:	4629      	mov	r1, r5
  404770:	4620      	mov	r0, r4
  404772:	f002 fe13 	bl	40739c <__ssprint_r>
  404776:	2800      	cmp	r0, #0
  404778:	f47f af1a 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  40477c:	3f10      	subs	r7, #16
  40477e:	2f10      	cmp	r7, #16
  404780:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404782:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404784:	464a      	mov	r2, r9
  404786:	dce9      	bgt.n	40475c <_svfprintf_r+0x350>
  404788:	4635      	mov	r5, r6
  40478a:	460c      	mov	r4, r1
  40478c:	4646      	mov	r6, r8
  40478e:	4690      	mov	r8, r2
  404790:	3301      	adds	r3, #1
  404792:	443c      	add	r4, r7
  404794:	2b07      	cmp	r3, #7
  404796:	9427      	str	r4, [sp, #156]	; 0x9c
  404798:	9326      	str	r3, [sp, #152]	; 0x98
  40479a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40479e:	f300 8381 	bgt.w	404ea4 <_svfprintf_r+0xa98>
  4047a2:	f108 0808 	add.w	r8, r8, #8
  4047a6:	9b07      	ldr	r3, [sp, #28]
  4047a8:	05df      	lsls	r7, r3, #23
  4047aa:	f100 8268 	bmi.w	404c7e <_svfprintf_r+0x872>
  4047ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047b0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4047b2:	f8c8 6000 	str.w	r6, [r8]
  4047b6:	3301      	adds	r3, #1
  4047b8:	440c      	add	r4, r1
  4047ba:	2b07      	cmp	r3, #7
  4047bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4047be:	f8c8 1004 	str.w	r1, [r8, #4]
  4047c2:	9326      	str	r3, [sp, #152]	; 0x98
  4047c4:	f300 834d 	bgt.w	404e62 <_svfprintf_r+0xa56>
  4047c8:	f108 0808 	add.w	r8, r8, #8
  4047cc:	9b07      	ldr	r3, [sp, #28]
  4047ce:	075b      	lsls	r3, r3, #29
  4047d0:	d53a      	bpl.n	404848 <_svfprintf_r+0x43c>
  4047d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4047d4:	9a08      	ldr	r2, [sp, #32]
  4047d6:	1a9d      	subs	r5, r3, r2
  4047d8:	2d00      	cmp	r5, #0
  4047da:	dd35      	ble.n	404848 <_svfprintf_r+0x43c>
  4047dc:	2d10      	cmp	r5, #16
  4047de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047e0:	dd20      	ble.n	404824 <_svfprintf_r+0x418>
  4047e2:	2610      	movs	r6, #16
  4047e4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4047e6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4047ea:	e004      	b.n	4047f6 <_svfprintf_r+0x3ea>
  4047ec:	3d10      	subs	r5, #16
  4047ee:	2d10      	cmp	r5, #16
  4047f0:	f108 0808 	add.w	r8, r8, #8
  4047f4:	dd16      	ble.n	404824 <_svfprintf_r+0x418>
  4047f6:	3301      	adds	r3, #1
  4047f8:	4a5e      	ldr	r2, [pc, #376]	; (404974 <_svfprintf_r+0x568>)
  4047fa:	9326      	str	r3, [sp, #152]	; 0x98
  4047fc:	3410      	adds	r4, #16
  4047fe:	2b07      	cmp	r3, #7
  404800:	9427      	str	r4, [sp, #156]	; 0x9c
  404802:	e888 0044 	stmia.w	r8, {r2, r6}
  404806:	ddf1      	ble.n	4047ec <_svfprintf_r+0x3e0>
  404808:	aa25      	add	r2, sp, #148	; 0x94
  40480a:	4659      	mov	r1, fp
  40480c:	4638      	mov	r0, r7
  40480e:	f002 fdc5 	bl	40739c <__ssprint_r>
  404812:	2800      	cmp	r0, #0
  404814:	f47f aecc 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  404818:	3d10      	subs	r5, #16
  40481a:	2d10      	cmp	r5, #16
  40481c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40481e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404820:	46c8      	mov	r8, r9
  404822:	dce8      	bgt.n	4047f6 <_svfprintf_r+0x3ea>
  404824:	3301      	adds	r3, #1
  404826:	4a53      	ldr	r2, [pc, #332]	; (404974 <_svfprintf_r+0x568>)
  404828:	9326      	str	r3, [sp, #152]	; 0x98
  40482a:	442c      	add	r4, r5
  40482c:	2b07      	cmp	r3, #7
  40482e:	9427      	str	r4, [sp, #156]	; 0x9c
  404830:	e888 0024 	stmia.w	r8, {r2, r5}
  404834:	dd08      	ble.n	404848 <_svfprintf_r+0x43c>
  404836:	aa25      	add	r2, sp, #148	; 0x94
  404838:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40483a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40483c:	f002 fdae 	bl	40739c <__ssprint_r>
  404840:	2800      	cmp	r0, #0
  404842:	f47f aeb5 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  404846:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404848:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40484a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40484c:	9908      	ldr	r1, [sp, #32]
  40484e:	428a      	cmp	r2, r1
  404850:	bfac      	ite	ge
  404852:	189b      	addge	r3, r3, r2
  404854:	185b      	addlt	r3, r3, r1
  404856:	9309      	str	r3, [sp, #36]	; 0x24
  404858:	2c00      	cmp	r4, #0
  40485a:	f040 830d 	bne.w	404e78 <_svfprintf_r+0xa6c>
  40485e:	2300      	movs	r3, #0
  404860:	9326      	str	r3, [sp, #152]	; 0x98
  404862:	46c8      	mov	r8, r9
  404864:	e5f9      	b.n	40445a <_svfprintf_r+0x4e>
  404866:	9311      	str	r3, [sp, #68]	; 0x44
  404868:	f01b 0320 	ands.w	r3, fp, #32
  40486c:	f040 81e3 	bne.w	404c36 <_svfprintf_r+0x82a>
  404870:	f01b 0210 	ands.w	r2, fp, #16
  404874:	f040 842e 	bne.w	4050d4 <_svfprintf_r+0xcc8>
  404878:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40487c:	f000 842a 	beq.w	4050d4 <_svfprintf_r+0xcc8>
  404880:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404882:	4613      	mov	r3, r2
  404884:	460a      	mov	r2, r1
  404886:	3204      	adds	r2, #4
  404888:	880c      	ldrh	r4, [r1, #0]
  40488a:	920f      	str	r2, [sp, #60]	; 0x3c
  40488c:	2500      	movs	r5, #0
  40488e:	e6b0      	b.n	4045f2 <_svfprintf_r+0x1e6>
  404890:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404892:	9311      	str	r3, [sp, #68]	; 0x44
  404894:	6816      	ldr	r6, [r2, #0]
  404896:	2400      	movs	r4, #0
  404898:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40489c:	1d15      	adds	r5, r2, #4
  40489e:	2e00      	cmp	r6, #0
  4048a0:	f000 86a7 	beq.w	4055f2 <_svfprintf_r+0x11e6>
  4048a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4048a6:	1c53      	adds	r3, r2, #1
  4048a8:	f000 8609 	beq.w	4054be <_svfprintf_r+0x10b2>
  4048ac:	4621      	mov	r1, r4
  4048ae:	4630      	mov	r0, r6
  4048b0:	f002 f90e 	bl	406ad0 <memchr>
  4048b4:	2800      	cmp	r0, #0
  4048b6:	f000 86e1 	beq.w	40567c <_svfprintf_r+0x1270>
  4048ba:	1b83      	subs	r3, r0, r6
  4048bc:	930e      	str	r3, [sp, #56]	; 0x38
  4048be:	940a      	str	r4, [sp, #40]	; 0x28
  4048c0:	950f      	str	r5, [sp, #60]	; 0x3c
  4048c2:	f8cd b01c 	str.w	fp, [sp, #28]
  4048c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4048ca:	9308      	str	r3, [sp, #32]
  4048cc:	9412      	str	r4, [sp, #72]	; 0x48
  4048ce:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4048d2:	e6b3      	b.n	40463c <_svfprintf_r+0x230>
  4048d4:	f89a 3000 	ldrb.w	r3, [sl]
  4048d8:	2201      	movs	r2, #1
  4048da:	212b      	movs	r1, #43	; 0x2b
  4048dc:	e5ee      	b.n	4044bc <_svfprintf_r+0xb0>
  4048de:	f04b 0b20 	orr.w	fp, fp, #32
  4048e2:	f89a 3000 	ldrb.w	r3, [sl]
  4048e6:	e5e9      	b.n	4044bc <_svfprintf_r+0xb0>
  4048e8:	9311      	str	r3, [sp, #68]	; 0x44
  4048ea:	2a00      	cmp	r2, #0
  4048ec:	f040 8795 	bne.w	40581a <_svfprintf_r+0x140e>
  4048f0:	4b22      	ldr	r3, [pc, #136]	; (40497c <_svfprintf_r+0x570>)
  4048f2:	9318      	str	r3, [sp, #96]	; 0x60
  4048f4:	f01b 0f20 	tst.w	fp, #32
  4048f8:	f040 8111 	bne.w	404b1e <_svfprintf_r+0x712>
  4048fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4048fe:	f01b 0f10 	tst.w	fp, #16
  404902:	4613      	mov	r3, r2
  404904:	f040 83e1 	bne.w	4050ca <_svfprintf_r+0xcbe>
  404908:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40490c:	f000 83dd 	beq.w	4050ca <_svfprintf_r+0xcbe>
  404910:	3304      	adds	r3, #4
  404912:	8814      	ldrh	r4, [r2, #0]
  404914:	930f      	str	r3, [sp, #60]	; 0x3c
  404916:	2500      	movs	r5, #0
  404918:	f01b 0f01 	tst.w	fp, #1
  40491c:	f000 810c 	beq.w	404b38 <_svfprintf_r+0x72c>
  404920:	ea54 0305 	orrs.w	r3, r4, r5
  404924:	f000 8108 	beq.w	404b38 <_svfprintf_r+0x72c>
  404928:	2330      	movs	r3, #48	; 0x30
  40492a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40492e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404932:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  404936:	f04b 0b02 	orr.w	fp, fp, #2
  40493a:	2302      	movs	r3, #2
  40493c:	e659      	b.n	4045f2 <_svfprintf_r+0x1e6>
  40493e:	f89a 3000 	ldrb.w	r3, [sl]
  404942:	2900      	cmp	r1, #0
  404944:	f47f adba 	bne.w	4044bc <_svfprintf_r+0xb0>
  404948:	2201      	movs	r2, #1
  40494a:	2120      	movs	r1, #32
  40494c:	e5b6      	b.n	4044bc <_svfprintf_r+0xb0>
  40494e:	f04b 0b01 	orr.w	fp, fp, #1
  404952:	f89a 3000 	ldrb.w	r3, [sl]
  404956:	e5b1      	b.n	4044bc <_svfprintf_r+0xb0>
  404958:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40495a:	6823      	ldr	r3, [r4, #0]
  40495c:	930d      	str	r3, [sp, #52]	; 0x34
  40495e:	4618      	mov	r0, r3
  404960:	2800      	cmp	r0, #0
  404962:	4623      	mov	r3, r4
  404964:	f103 0304 	add.w	r3, r3, #4
  404968:	f6ff ae0a 	blt.w	404580 <_svfprintf_r+0x174>
  40496c:	930f      	str	r3, [sp, #60]	; 0x3c
  40496e:	f89a 3000 	ldrb.w	r3, [sl]
  404972:	e5a3      	b.n	4044bc <_svfprintf_r+0xb0>
  404974:	00408df8 	.word	0x00408df8
  404978:	00408e08 	.word	0x00408e08
  40497c:	00408dd8 	.word	0x00408dd8
  404980:	f04b 0b10 	orr.w	fp, fp, #16
  404984:	f01b 0f20 	tst.w	fp, #32
  404988:	9311      	str	r3, [sp, #68]	; 0x44
  40498a:	f43f ae23 	beq.w	4045d4 <_svfprintf_r+0x1c8>
  40498e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404990:	3507      	adds	r5, #7
  404992:	f025 0307 	bic.w	r3, r5, #7
  404996:	f103 0208 	add.w	r2, r3, #8
  40499a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40499e:	920f      	str	r2, [sp, #60]	; 0x3c
  4049a0:	2301      	movs	r3, #1
  4049a2:	e626      	b.n	4045f2 <_svfprintf_r+0x1e6>
  4049a4:	f89a 3000 	ldrb.w	r3, [sl]
  4049a8:	2b2a      	cmp	r3, #42	; 0x2a
  4049aa:	f10a 0401 	add.w	r4, sl, #1
  4049ae:	f000 8727 	beq.w	405800 <_svfprintf_r+0x13f4>
  4049b2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4049b6:	2809      	cmp	r0, #9
  4049b8:	46a2      	mov	sl, r4
  4049ba:	f200 86ad 	bhi.w	405718 <_svfprintf_r+0x130c>
  4049be:	2300      	movs	r3, #0
  4049c0:	461c      	mov	r4, r3
  4049c2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4049c6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4049ca:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4049ce:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4049d2:	2809      	cmp	r0, #9
  4049d4:	d9f5      	bls.n	4049c2 <_svfprintf_r+0x5b6>
  4049d6:	940a      	str	r4, [sp, #40]	; 0x28
  4049d8:	e572      	b.n	4044c0 <_svfprintf_r+0xb4>
  4049da:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4049de:	f89a 3000 	ldrb.w	r3, [sl]
  4049e2:	e56b      	b.n	4044bc <_svfprintf_r+0xb0>
  4049e4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4049e8:	f89a 3000 	ldrb.w	r3, [sl]
  4049ec:	e566      	b.n	4044bc <_svfprintf_r+0xb0>
  4049ee:	f89a 3000 	ldrb.w	r3, [sl]
  4049f2:	2b6c      	cmp	r3, #108	; 0x6c
  4049f4:	bf03      	ittte	eq
  4049f6:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4049fa:	f04b 0b20 	orreq.w	fp, fp, #32
  4049fe:	f10a 0a01 	addeq.w	sl, sl, #1
  404a02:	f04b 0b10 	orrne.w	fp, fp, #16
  404a06:	e559      	b.n	4044bc <_svfprintf_r+0xb0>
  404a08:	2a00      	cmp	r2, #0
  404a0a:	f040 8711 	bne.w	405830 <_svfprintf_r+0x1424>
  404a0e:	f01b 0f20 	tst.w	fp, #32
  404a12:	f040 84f9 	bne.w	405408 <_svfprintf_r+0xffc>
  404a16:	f01b 0f10 	tst.w	fp, #16
  404a1a:	f040 84ac 	bne.w	405376 <_svfprintf_r+0xf6a>
  404a1e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404a22:	f000 84a8 	beq.w	405376 <_svfprintf_r+0xf6a>
  404a26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404a28:	6813      	ldr	r3, [r2, #0]
  404a2a:	3204      	adds	r2, #4
  404a2c:	920f      	str	r2, [sp, #60]	; 0x3c
  404a2e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404a32:	801a      	strh	r2, [r3, #0]
  404a34:	e511      	b.n	40445a <_svfprintf_r+0x4e>
  404a36:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404a38:	4bb3      	ldr	r3, [pc, #716]	; (404d08 <_svfprintf_r+0x8fc>)
  404a3a:	680c      	ldr	r4, [r1, #0]
  404a3c:	9318      	str	r3, [sp, #96]	; 0x60
  404a3e:	2230      	movs	r2, #48	; 0x30
  404a40:	2378      	movs	r3, #120	; 0x78
  404a42:	3104      	adds	r1, #4
  404a44:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  404a48:	9311      	str	r3, [sp, #68]	; 0x44
  404a4a:	f04b 0b02 	orr.w	fp, fp, #2
  404a4e:	910f      	str	r1, [sp, #60]	; 0x3c
  404a50:	2500      	movs	r5, #0
  404a52:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  404a56:	2302      	movs	r3, #2
  404a58:	e5cb      	b.n	4045f2 <_svfprintf_r+0x1e6>
  404a5a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404a5c:	9311      	str	r3, [sp, #68]	; 0x44
  404a5e:	680a      	ldr	r2, [r1, #0]
  404a60:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404a64:	2300      	movs	r3, #0
  404a66:	460a      	mov	r2, r1
  404a68:	461f      	mov	r7, r3
  404a6a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404a6e:	3204      	adds	r2, #4
  404a70:	2301      	movs	r3, #1
  404a72:	9308      	str	r3, [sp, #32]
  404a74:	f8cd b01c 	str.w	fp, [sp, #28]
  404a78:	970a      	str	r7, [sp, #40]	; 0x28
  404a7a:	9712      	str	r7, [sp, #72]	; 0x48
  404a7c:	920f      	str	r2, [sp, #60]	; 0x3c
  404a7e:	930e      	str	r3, [sp, #56]	; 0x38
  404a80:	ae28      	add	r6, sp, #160	; 0xa0
  404a82:	e5df      	b.n	404644 <_svfprintf_r+0x238>
  404a84:	9311      	str	r3, [sp, #68]	; 0x44
  404a86:	2a00      	cmp	r2, #0
  404a88:	f040 86ea 	bne.w	405860 <_svfprintf_r+0x1454>
  404a8c:	f01b 0f20 	tst.w	fp, #32
  404a90:	d15d      	bne.n	404b4e <_svfprintf_r+0x742>
  404a92:	f01b 0f10 	tst.w	fp, #16
  404a96:	f040 8308 	bne.w	4050aa <_svfprintf_r+0xc9e>
  404a9a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404a9e:	f000 8304 	beq.w	4050aa <_svfprintf_r+0xc9e>
  404aa2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404aa4:	f9b1 4000 	ldrsh.w	r4, [r1]
  404aa8:	3104      	adds	r1, #4
  404aaa:	17e5      	asrs	r5, r4, #31
  404aac:	4622      	mov	r2, r4
  404aae:	462b      	mov	r3, r5
  404ab0:	910f      	str	r1, [sp, #60]	; 0x3c
  404ab2:	2a00      	cmp	r2, #0
  404ab4:	f173 0300 	sbcs.w	r3, r3, #0
  404ab8:	db58      	blt.n	404b6c <_svfprintf_r+0x760>
  404aba:	990a      	ldr	r1, [sp, #40]	; 0x28
  404abc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404ac0:	1c4a      	adds	r2, r1, #1
  404ac2:	f04f 0301 	mov.w	r3, #1
  404ac6:	f47f ad9b 	bne.w	404600 <_svfprintf_r+0x1f4>
  404aca:	ea54 0205 	orrs.w	r2, r4, r5
  404ace:	f000 81df 	beq.w	404e90 <_svfprintf_r+0xa84>
  404ad2:	f8cd b01c 	str.w	fp, [sp, #28]
  404ad6:	2b01      	cmp	r3, #1
  404ad8:	f000 827b 	beq.w	404fd2 <_svfprintf_r+0xbc6>
  404adc:	2b02      	cmp	r3, #2
  404ade:	f040 8206 	bne.w	404eee <_svfprintf_r+0xae2>
  404ae2:	9818      	ldr	r0, [sp, #96]	; 0x60
  404ae4:	464e      	mov	r6, r9
  404ae6:	0923      	lsrs	r3, r4, #4
  404ae8:	f004 010f 	and.w	r1, r4, #15
  404aec:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404af0:	092a      	lsrs	r2, r5, #4
  404af2:	461c      	mov	r4, r3
  404af4:	4615      	mov	r5, r2
  404af6:	5c43      	ldrb	r3, [r0, r1]
  404af8:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404afc:	ea54 0305 	orrs.w	r3, r4, r5
  404b00:	d1f1      	bne.n	404ae6 <_svfprintf_r+0x6da>
  404b02:	eba9 0306 	sub.w	r3, r9, r6
  404b06:	930e      	str	r3, [sp, #56]	; 0x38
  404b08:	e590      	b.n	40462c <_svfprintf_r+0x220>
  404b0a:	9311      	str	r3, [sp, #68]	; 0x44
  404b0c:	2a00      	cmp	r2, #0
  404b0e:	f040 86a3 	bne.w	405858 <_svfprintf_r+0x144c>
  404b12:	4b7e      	ldr	r3, [pc, #504]	; (404d0c <_svfprintf_r+0x900>)
  404b14:	9318      	str	r3, [sp, #96]	; 0x60
  404b16:	f01b 0f20 	tst.w	fp, #32
  404b1a:	f43f aeef 	beq.w	4048fc <_svfprintf_r+0x4f0>
  404b1e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404b20:	3507      	adds	r5, #7
  404b22:	f025 0307 	bic.w	r3, r5, #7
  404b26:	f103 0208 	add.w	r2, r3, #8
  404b2a:	f01b 0f01 	tst.w	fp, #1
  404b2e:	920f      	str	r2, [sp, #60]	; 0x3c
  404b30:	e9d3 4500 	ldrd	r4, r5, [r3]
  404b34:	f47f aef4 	bne.w	404920 <_svfprintf_r+0x514>
  404b38:	2302      	movs	r3, #2
  404b3a:	e55a      	b.n	4045f2 <_svfprintf_r+0x1e6>
  404b3c:	9311      	str	r3, [sp, #68]	; 0x44
  404b3e:	2a00      	cmp	r2, #0
  404b40:	f040 8686 	bne.w	405850 <_svfprintf_r+0x1444>
  404b44:	f04b 0b10 	orr.w	fp, fp, #16
  404b48:	f01b 0f20 	tst.w	fp, #32
  404b4c:	d0a1      	beq.n	404a92 <_svfprintf_r+0x686>
  404b4e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404b50:	3507      	adds	r5, #7
  404b52:	f025 0507 	bic.w	r5, r5, #7
  404b56:	e9d5 2300 	ldrd	r2, r3, [r5]
  404b5a:	2a00      	cmp	r2, #0
  404b5c:	f105 0108 	add.w	r1, r5, #8
  404b60:	461d      	mov	r5, r3
  404b62:	f173 0300 	sbcs.w	r3, r3, #0
  404b66:	910f      	str	r1, [sp, #60]	; 0x3c
  404b68:	4614      	mov	r4, r2
  404b6a:	daa6      	bge.n	404aba <_svfprintf_r+0x6ae>
  404b6c:	272d      	movs	r7, #45	; 0x2d
  404b6e:	4264      	negs	r4, r4
  404b70:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404b74:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404b78:	2301      	movs	r3, #1
  404b7a:	e53d      	b.n	4045f8 <_svfprintf_r+0x1ec>
  404b7c:	9311      	str	r3, [sp, #68]	; 0x44
  404b7e:	2a00      	cmp	r2, #0
  404b80:	f040 8662 	bne.w	405848 <_svfprintf_r+0x143c>
  404b84:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404b86:	3507      	adds	r5, #7
  404b88:	f025 0307 	bic.w	r3, r5, #7
  404b8c:	f103 0208 	add.w	r2, r3, #8
  404b90:	920f      	str	r2, [sp, #60]	; 0x3c
  404b92:	681a      	ldr	r2, [r3, #0]
  404b94:	9215      	str	r2, [sp, #84]	; 0x54
  404b96:	685b      	ldr	r3, [r3, #4]
  404b98:	9314      	str	r3, [sp, #80]	; 0x50
  404b9a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404b9c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404b9e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404ba2:	4628      	mov	r0, r5
  404ba4:	4621      	mov	r1, r4
  404ba6:	f04f 32ff 	mov.w	r2, #4294967295
  404baa:	4b59      	ldr	r3, [pc, #356]	; (404d10 <_svfprintf_r+0x904>)
  404bac:	f003 fb86 	bl	4082bc <__aeabi_dcmpun>
  404bb0:	2800      	cmp	r0, #0
  404bb2:	f040 834a 	bne.w	40524a <_svfprintf_r+0xe3e>
  404bb6:	4628      	mov	r0, r5
  404bb8:	4621      	mov	r1, r4
  404bba:	f04f 32ff 	mov.w	r2, #4294967295
  404bbe:	4b54      	ldr	r3, [pc, #336]	; (404d10 <_svfprintf_r+0x904>)
  404bc0:	f003 fb5e 	bl	408280 <__aeabi_dcmple>
  404bc4:	2800      	cmp	r0, #0
  404bc6:	f040 8340 	bne.w	40524a <_svfprintf_r+0xe3e>
  404bca:	a815      	add	r0, sp, #84	; 0x54
  404bcc:	c80d      	ldmia	r0, {r0, r2, r3}
  404bce:	9914      	ldr	r1, [sp, #80]	; 0x50
  404bd0:	f003 fb4c 	bl	40826c <__aeabi_dcmplt>
  404bd4:	2800      	cmp	r0, #0
  404bd6:	f040 8530 	bne.w	40563a <_svfprintf_r+0x122e>
  404bda:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404bde:	4e4d      	ldr	r6, [pc, #308]	; (404d14 <_svfprintf_r+0x908>)
  404be0:	4b4d      	ldr	r3, [pc, #308]	; (404d18 <_svfprintf_r+0x90c>)
  404be2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  404be6:	9007      	str	r0, [sp, #28]
  404be8:	9811      	ldr	r0, [sp, #68]	; 0x44
  404bea:	2203      	movs	r2, #3
  404bec:	2100      	movs	r1, #0
  404bee:	9208      	str	r2, [sp, #32]
  404bf0:	910a      	str	r1, [sp, #40]	; 0x28
  404bf2:	2847      	cmp	r0, #71	; 0x47
  404bf4:	bfd8      	it	le
  404bf6:	461e      	movle	r6, r3
  404bf8:	920e      	str	r2, [sp, #56]	; 0x38
  404bfa:	9112      	str	r1, [sp, #72]	; 0x48
  404bfc:	e51e      	b.n	40463c <_svfprintf_r+0x230>
  404bfe:	f04b 0b08 	orr.w	fp, fp, #8
  404c02:	f89a 3000 	ldrb.w	r3, [sl]
  404c06:	e459      	b.n	4044bc <_svfprintf_r+0xb0>
  404c08:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404c0c:	2300      	movs	r3, #0
  404c0e:	461c      	mov	r4, r3
  404c10:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404c14:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404c18:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404c1c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404c20:	2809      	cmp	r0, #9
  404c22:	d9f5      	bls.n	404c10 <_svfprintf_r+0x804>
  404c24:	940d      	str	r4, [sp, #52]	; 0x34
  404c26:	e44b      	b.n	4044c0 <_svfprintf_r+0xb4>
  404c28:	f04b 0b10 	orr.w	fp, fp, #16
  404c2c:	9311      	str	r3, [sp, #68]	; 0x44
  404c2e:	f01b 0320 	ands.w	r3, fp, #32
  404c32:	f43f ae1d 	beq.w	404870 <_svfprintf_r+0x464>
  404c36:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404c38:	3507      	adds	r5, #7
  404c3a:	f025 0307 	bic.w	r3, r5, #7
  404c3e:	f103 0208 	add.w	r2, r3, #8
  404c42:	e9d3 4500 	ldrd	r4, r5, [r3]
  404c46:	920f      	str	r2, [sp, #60]	; 0x3c
  404c48:	2300      	movs	r3, #0
  404c4a:	e4d2      	b.n	4045f2 <_svfprintf_r+0x1e6>
  404c4c:	9311      	str	r3, [sp, #68]	; 0x44
  404c4e:	2a00      	cmp	r2, #0
  404c50:	f040 85e7 	bne.w	405822 <_svfprintf_r+0x1416>
  404c54:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404c56:	2a00      	cmp	r2, #0
  404c58:	f43f aca3 	beq.w	4045a2 <_svfprintf_r+0x196>
  404c5c:	2300      	movs	r3, #0
  404c5e:	2101      	movs	r1, #1
  404c60:	461f      	mov	r7, r3
  404c62:	9108      	str	r1, [sp, #32]
  404c64:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404c68:	f8cd b01c 	str.w	fp, [sp, #28]
  404c6c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404c70:	930a      	str	r3, [sp, #40]	; 0x28
  404c72:	9312      	str	r3, [sp, #72]	; 0x48
  404c74:	910e      	str	r1, [sp, #56]	; 0x38
  404c76:	ae28      	add	r6, sp, #160	; 0xa0
  404c78:	e4e4      	b.n	404644 <_svfprintf_r+0x238>
  404c7a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c7c:	e534      	b.n	4046e8 <_svfprintf_r+0x2dc>
  404c7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c80:	2b65      	cmp	r3, #101	; 0x65
  404c82:	f340 80a7 	ble.w	404dd4 <_svfprintf_r+0x9c8>
  404c86:	a815      	add	r0, sp, #84	; 0x54
  404c88:	c80d      	ldmia	r0, {r0, r2, r3}
  404c8a:	9914      	ldr	r1, [sp, #80]	; 0x50
  404c8c:	f003 fae4 	bl	408258 <__aeabi_dcmpeq>
  404c90:	2800      	cmp	r0, #0
  404c92:	f000 8150 	beq.w	404f36 <_svfprintf_r+0xb2a>
  404c96:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c98:	4a20      	ldr	r2, [pc, #128]	; (404d1c <_svfprintf_r+0x910>)
  404c9a:	f8c8 2000 	str.w	r2, [r8]
  404c9e:	3301      	adds	r3, #1
  404ca0:	3401      	adds	r4, #1
  404ca2:	2201      	movs	r2, #1
  404ca4:	2b07      	cmp	r3, #7
  404ca6:	9427      	str	r4, [sp, #156]	; 0x9c
  404ca8:	9326      	str	r3, [sp, #152]	; 0x98
  404caa:	f8c8 2004 	str.w	r2, [r8, #4]
  404cae:	f300 836a 	bgt.w	405386 <_svfprintf_r+0xf7a>
  404cb2:	f108 0808 	add.w	r8, r8, #8
  404cb6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404cb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404cba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404cbc:	4293      	cmp	r3, r2
  404cbe:	db03      	blt.n	404cc8 <_svfprintf_r+0x8bc>
  404cc0:	9b07      	ldr	r3, [sp, #28]
  404cc2:	07dd      	lsls	r5, r3, #31
  404cc4:	f57f ad82 	bpl.w	4047cc <_svfprintf_r+0x3c0>
  404cc8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404cca:	9919      	ldr	r1, [sp, #100]	; 0x64
  404ccc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404cce:	f8c8 2000 	str.w	r2, [r8]
  404cd2:	3301      	adds	r3, #1
  404cd4:	440c      	add	r4, r1
  404cd6:	2b07      	cmp	r3, #7
  404cd8:	f8c8 1004 	str.w	r1, [r8, #4]
  404cdc:	9427      	str	r4, [sp, #156]	; 0x9c
  404cde:	9326      	str	r3, [sp, #152]	; 0x98
  404ce0:	f300 839e 	bgt.w	405420 <_svfprintf_r+0x1014>
  404ce4:	f108 0808 	add.w	r8, r8, #8
  404ce8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404cea:	1e5e      	subs	r6, r3, #1
  404cec:	2e00      	cmp	r6, #0
  404cee:	f77f ad6d 	ble.w	4047cc <_svfprintf_r+0x3c0>
  404cf2:	2e10      	cmp	r6, #16
  404cf4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404cf6:	4d0a      	ldr	r5, [pc, #40]	; (404d20 <_svfprintf_r+0x914>)
  404cf8:	f340 81f5 	ble.w	4050e6 <_svfprintf_r+0xcda>
  404cfc:	4622      	mov	r2, r4
  404cfe:	2710      	movs	r7, #16
  404d00:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404d04:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404d06:	e013      	b.n	404d30 <_svfprintf_r+0x924>
  404d08:	00408dd8 	.word	0x00408dd8
  404d0c:	00408dc4 	.word	0x00408dc4
  404d10:	7fefffff 	.word	0x7fefffff
  404d14:	00408db8 	.word	0x00408db8
  404d18:	00408db4 	.word	0x00408db4
  404d1c:	00408df4 	.word	0x00408df4
  404d20:	00408e08 	.word	0x00408e08
  404d24:	f108 0808 	add.w	r8, r8, #8
  404d28:	3e10      	subs	r6, #16
  404d2a:	2e10      	cmp	r6, #16
  404d2c:	f340 81da 	ble.w	4050e4 <_svfprintf_r+0xcd8>
  404d30:	3301      	adds	r3, #1
  404d32:	3210      	adds	r2, #16
  404d34:	2b07      	cmp	r3, #7
  404d36:	9227      	str	r2, [sp, #156]	; 0x9c
  404d38:	9326      	str	r3, [sp, #152]	; 0x98
  404d3a:	e888 00a0 	stmia.w	r8, {r5, r7}
  404d3e:	ddf1      	ble.n	404d24 <_svfprintf_r+0x918>
  404d40:	aa25      	add	r2, sp, #148	; 0x94
  404d42:	4621      	mov	r1, r4
  404d44:	4658      	mov	r0, fp
  404d46:	f002 fb29 	bl	40739c <__ssprint_r>
  404d4a:	2800      	cmp	r0, #0
  404d4c:	f47f ac30 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  404d50:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404d52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d54:	46c8      	mov	r8, r9
  404d56:	e7e7      	b.n	404d28 <_svfprintf_r+0x91c>
  404d58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404d5a:	9a08      	ldr	r2, [sp, #32]
  404d5c:	1a9f      	subs	r7, r3, r2
  404d5e:	2f00      	cmp	r7, #0
  404d60:	f77f ace5 	ble.w	40472e <_svfprintf_r+0x322>
  404d64:	2f10      	cmp	r7, #16
  404d66:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d68:	4db6      	ldr	r5, [pc, #728]	; (405044 <_svfprintf_r+0xc38>)
  404d6a:	dd27      	ble.n	404dbc <_svfprintf_r+0x9b0>
  404d6c:	4642      	mov	r2, r8
  404d6e:	4621      	mov	r1, r4
  404d70:	46b0      	mov	r8, r6
  404d72:	f04f 0b10 	mov.w	fp, #16
  404d76:	462e      	mov	r6, r5
  404d78:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404d7a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404d7c:	e004      	b.n	404d88 <_svfprintf_r+0x97c>
  404d7e:	3f10      	subs	r7, #16
  404d80:	2f10      	cmp	r7, #16
  404d82:	f102 0208 	add.w	r2, r2, #8
  404d86:	dd15      	ble.n	404db4 <_svfprintf_r+0x9a8>
  404d88:	3301      	adds	r3, #1
  404d8a:	3110      	adds	r1, #16
  404d8c:	2b07      	cmp	r3, #7
  404d8e:	9127      	str	r1, [sp, #156]	; 0x9c
  404d90:	9326      	str	r3, [sp, #152]	; 0x98
  404d92:	e882 0840 	stmia.w	r2, {r6, fp}
  404d96:	ddf2      	ble.n	404d7e <_svfprintf_r+0x972>
  404d98:	aa25      	add	r2, sp, #148	; 0x94
  404d9a:	4629      	mov	r1, r5
  404d9c:	4620      	mov	r0, r4
  404d9e:	f002 fafd 	bl	40739c <__ssprint_r>
  404da2:	2800      	cmp	r0, #0
  404da4:	f47f ac04 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  404da8:	3f10      	subs	r7, #16
  404daa:	2f10      	cmp	r7, #16
  404dac:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404dae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404db0:	464a      	mov	r2, r9
  404db2:	dce9      	bgt.n	404d88 <_svfprintf_r+0x97c>
  404db4:	4635      	mov	r5, r6
  404db6:	460c      	mov	r4, r1
  404db8:	4646      	mov	r6, r8
  404dba:	4690      	mov	r8, r2
  404dbc:	3301      	adds	r3, #1
  404dbe:	443c      	add	r4, r7
  404dc0:	2b07      	cmp	r3, #7
  404dc2:	9427      	str	r4, [sp, #156]	; 0x9c
  404dc4:	9326      	str	r3, [sp, #152]	; 0x98
  404dc6:	e888 00a0 	stmia.w	r8, {r5, r7}
  404dca:	f300 8232 	bgt.w	405232 <_svfprintf_r+0xe26>
  404dce:	f108 0808 	add.w	r8, r8, #8
  404dd2:	e4ac      	b.n	40472e <_svfprintf_r+0x322>
  404dd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404dd6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404dd8:	2b01      	cmp	r3, #1
  404dda:	f340 81fe 	ble.w	4051da <_svfprintf_r+0xdce>
  404dde:	3701      	adds	r7, #1
  404de0:	3401      	adds	r4, #1
  404de2:	2301      	movs	r3, #1
  404de4:	2f07      	cmp	r7, #7
  404de6:	9427      	str	r4, [sp, #156]	; 0x9c
  404de8:	9726      	str	r7, [sp, #152]	; 0x98
  404dea:	f8c8 6000 	str.w	r6, [r8]
  404dee:	f8c8 3004 	str.w	r3, [r8, #4]
  404df2:	f300 8203 	bgt.w	4051fc <_svfprintf_r+0xdf0>
  404df6:	f108 0808 	add.w	r8, r8, #8
  404dfa:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404dfc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  404dfe:	f8c8 3000 	str.w	r3, [r8]
  404e02:	3701      	adds	r7, #1
  404e04:	4414      	add	r4, r2
  404e06:	2f07      	cmp	r7, #7
  404e08:	9427      	str	r4, [sp, #156]	; 0x9c
  404e0a:	9726      	str	r7, [sp, #152]	; 0x98
  404e0c:	f8c8 2004 	str.w	r2, [r8, #4]
  404e10:	f300 8200 	bgt.w	405214 <_svfprintf_r+0xe08>
  404e14:	f108 0808 	add.w	r8, r8, #8
  404e18:	a815      	add	r0, sp, #84	; 0x54
  404e1a:	c80d      	ldmia	r0, {r0, r2, r3}
  404e1c:	9914      	ldr	r1, [sp, #80]	; 0x50
  404e1e:	f003 fa1b 	bl	408258 <__aeabi_dcmpeq>
  404e22:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e24:	2800      	cmp	r0, #0
  404e26:	f040 8101 	bne.w	40502c <_svfprintf_r+0xc20>
  404e2a:	3b01      	subs	r3, #1
  404e2c:	3701      	adds	r7, #1
  404e2e:	3601      	adds	r6, #1
  404e30:	441c      	add	r4, r3
  404e32:	2f07      	cmp	r7, #7
  404e34:	9726      	str	r7, [sp, #152]	; 0x98
  404e36:	9427      	str	r4, [sp, #156]	; 0x9c
  404e38:	f8c8 6000 	str.w	r6, [r8]
  404e3c:	f8c8 3004 	str.w	r3, [r8, #4]
  404e40:	f300 8127 	bgt.w	405092 <_svfprintf_r+0xc86>
  404e44:	f108 0808 	add.w	r8, r8, #8
  404e48:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  404e4a:	f8c8 2004 	str.w	r2, [r8, #4]
  404e4e:	3701      	adds	r7, #1
  404e50:	4414      	add	r4, r2
  404e52:	ab21      	add	r3, sp, #132	; 0x84
  404e54:	2f07      	cmp	r7, #7
  404e56:	9427      	str	r4, [sp, #156]	; 0x9c
  404e58:	9726      	str	r7, [sp, #152]	; 0x98
  404e5a:	f8c8 3000 	str.w	r3, [r8]
  404e5e:	f77f acb3 	ble.w	4047c8 <_svfprintf_r+0x3bc>
  404e62:	aa25      	add	r2, sp, #148	; 0x94
  404e64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e66:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e68:	f002 fa98 	bl	40739c <__ssprint_r>
  404e6c:	2800      	cmp	r0, #0
  404e6e:	f47f ab9f 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  404e72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e74:	46c8      	mov	r8, r9
  404e76:	e4a9      	b.n	4047cc <_svfprintf_r+0x3c0>
  404e78:	aa25      	add	r2, sp, #148	; 0x94
  404e7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e7e:	f002 fa8d 	bl	40739c <__ssprint_r>
  404e82:	2800      	cmp	r0, #0
  404e84:	f43f aceb 	beq.w	40485e <_svfprintf_r+0x452>
  404e88:	f7ff bb92 	b.w	4045b0 <_svfprintf_r+0x1a4>
  404e8c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404e90:	2b01      	cmp	r3, #1
  404e92:	f000 8134 	beq.w	4050fe <_svfprintf_r+0xcf2>
  404e96:	2b02      	cmp	r3, #2
  404e98:	d125      	bne.n	404ee6 <_svfprintf_r+0xada>
  404e9a:	f8cd b01c 	str.w	fp, [sp, #28]
  404e9e:	2400      	movs	r4, #0
  404ea0:	2500      	movs	r5, #0
  404ea2:	e61e      	b.n	404ae2 <_svfprintf_r+0x6d6>
  404ea4:	aa25      	add	r2, sp, #148	; 0x94
  404ea6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ea8:	980c      	ldr	r0, [sp, #48]	; 0x30
  404eaa:	f002 fa77 	bl	40739c <__ssprint_r>
  404eae:	2800      	cmp	r0, #0
  404eb0:	f47f ab7e 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  404eb4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404eb6:	46c8      	mov	r8, r9
  404eb8:	e475      	b.n	4047a6 <_svfprintf_r+0x39a>
  404eba:	aa25      	add	r2, sp, #148	; 0x94
  404ebc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ebe:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ec0:	f002 fa6c 	bl	40739c <__ssprint_r>
  404ec4:	2800      	cmp	r0, #0
  404ec6:	f47f ab73 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  404eca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ecc:	46c8      	mov	r8, r9
  404ece:	e41b      	b.n	404708 <_svfprintf_r+0x2fc>
  404ed0:	aa25      	add	r2, sp, #148	; 0x94
  404ed2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ed4:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ed6:	f002 fa61 	bl	40739c <__ssprint_r>
  404eda:	2800      	cmp	r0, #0
  404edc:	f47f ab68 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  404ee0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ee2:	46c8      	mov	r8, r9
  404ee4:	e420      	b.n	404728 <_svfprintf_r+0x31c>
  404ee6:	f8cd b01c 	str.w	fp, [sp, #28]
  404eea:	2400      	movs	r4, #0
  404eec:	2500      	movs	r5, #0
  404eee:	4649      	mov	r1, r9
  404ef0:	e000      	b.n	404ef4 <_svfprintf_r+0xae8>
  404ef2:	4631      	mov	r1, r6
  404ef4:	08e2      	lsrs	r2, r4, #3
  404ef6:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404efa:	08e8      	lsrs	r0, r5, #3
  404efc:	f004 0307 	and.w	r3, r4, #7
  404f00:	4605      	mov	r5, r0
  404f02:	4614      	mov	r4, r2
  404f04:	3330      	adds	r3, #48	; 0x30
  404f06:	ea54 0205 	orrs.w	r2, r4, r5
  404f0a:	f801 3c01 	strb.w	r3, [r1, #-1]
  404f0e:	f101 36ff 	add.w	r6, r1, #4294967295
  404f12:	d1ee      	bne.n	404ef2 <_svfprintf_r+0xae6>
  404f14:	9a07      	ldr	r2, [sp, #28]
  404f16:	07d2      	lsls	r2, r2, #31
  404f18:	f57f adf3 	bpl.w	404b02 <_svfprintf_r+0x6f6>
  404f1c:	2b30      	cmp	r3, #48	; 0x30
  404f1e:	f43f adf0 	beq.w	404b02 <_svfprintf_r+0x6f6>
  404f22:	3902      	subs	r1, #2
  404f24:	2330      	movs	r3, #48	; 0x30
  404f26:	f806 3c01 	strb.w	r3, [r6, #-1]
  404f2a:	eba9 0301 	sub.w	r3, r9, r1
  404f2e:	930e      	str	r3, [sp, #56]	; 0x38
  404f30:	460e      	mov	r6, r1
  404f32:	f7ff bb7b 	b.w	40462c <_svfprintf_r+0x220>
  404f36:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404f38:	2900      	cmp	r1, #0
  404f3a:	f340 822e 	ble.w	40539a <_svfprintf_r+0xf8e>
  404f3e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404f40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404f42:	4293      	cmp	r3, r2
  404f44:	bfa8      	it	ge
  404f46:	4613      	movge	r3, r2
  404f48:	2b00      	cmp	r3, #0
  404f4a:	461f      	mov	r7, r3
  404f4c:	dd0d      	ble.n	404f6a <_svfprintf_r+0xb5e>
  404f4e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f50:	f8c8 6000 	str.w	r6, [r8]
  404f54:	3301      	adds	r3, #1
  404f56:	443c      	add	r4, r7
  404f58:	2b07      	cmp	r3, #7
  404f5a:	9427      	str	r4, [sp, #156]	; 0x9c
  404f5c:	f8c8 7004 	str.w	r7, [r8, #4]
  404f60:	9326      	str	r3, [sp, #152]	; 0x98
  404f62:	f300 831f 	bgt.w	4055a4 <_svfprintf_r+0x1198>
  404f66:	f108 0808 	add.w	r8, r8, #8
  404f6a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404f6c:	2f00      	cmp	r7, #0
  404f6e:	bfa8      	it	ge
  404f70:	1bdb      	subge	r3, r3, r7
  404f72:	2b00      	cmp	r3, #0
  404f74:	461f      	mov	r7, r3
  404f76:	f340 80d6 	ble.w	405126 <_svfprintf_r+0xd1a>
  404f7a:	2f10      	cmp	r7, #16
  404f7c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f7e:	4d31      	ldr	r5, [pc, #196]	; (405044 <_svfprintf_r+0xc38>)
  404f80:	f340 81ed 	ble.w	40535e <_svfprintf_r+0xf52>
  404f84:	4642      	mov	r2, r8
  404f86:	4621      	mov	r1, r4
  404f88:	46b0      	mov	r8, r6
  404f8a:	f04f 0b10 	mov.w	fp, #16
  404f8e:	462e      	mov	r6, r5
  404f90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404f92:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404f94:	e004      	b.n	404fa0 <_svfprintf_r+0xb94>
  404f96:	3208      	adds	r2, #8
  404f98:	3f10      	subs	r7, #16
  404f9a:	2f10      	cmp	r7, #16
  404f9c:	f340 81db 	ble.w	405356 <_svfprintf_r+0xf4a>
  404fa0:	3301      	adds	r3, #1
  404fa2:	3110      	adds	r1, #16
  404fa4:	2b07      	cmp	r3, #7
  404fa6:	9127      	str	r1, [sp, #156]	; 0x9c
  404fa8:	9326      	str	r3, [sp, #152]	; 0x98
  404faa:	e882 0840 	stmia.w	r2, {r6, fp}
  404fae:	ddf2      	ble.n	404f96 <_svfprintf_r+0xb8a>
  404fb0:	aa25      	add	r2, sp, #148	; 0x94
  404fb2:	4629      	mov	r1, r5
  404fb4:	4620      	mov	r0, r4
  404fb6:	f002 f9f1 	bl	40739c <__ssprint_r>
  404fba:	2800      	cmp	r0, #0
  404fbc:	f47f aaf8 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  404fc0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404fc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404fc4:	464a      	mov	r2, r9
  404fc6:	e7e7      	b.n	404f98 <_svfprintf_r+0xb8c>
  404fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404fca:	930e      	str	r3, [sp, #56]	; 0x38
  404fcc:	464e      	mov	r6, r9
  404fce:	f7ff bb2d 	b.w	40462c <_svfprintf_r+0x220>
  404fd2:	2d00      	cmp	r5, #0
  404fd4:	bf08      	it	eq
  404fd6:	2c0a      	cmpeq	r4, #10
  404fd8:	f0c0 808f 	bcc.w	4050fa <_svfprintf_r+0xcee>
  404fdc:	464e      	mov	r6, r9
  404fde:	4620      	mov	r0, r4
  404fe0:	4629      	mov	r1, r5
  404fe2:	220a      	movs	r2, #10
  404fe4:	2300      	movs	r3, #0
  404fe6:	f7fe fd17 	bl	403a18 <__aeabi_uldivmod>
  404fea:	3230      	adds	r2, #48	; 0x30
  404fec:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404ff0:	4620      	mov	r0, r4
  404ff2:	4629      	mov	r1, r5
  404ff4:	2300      	movs	r3, #0
  404ff6:	220a      	movs	r2, #10
  404ff8:	f7fe fd0e 	bl	403a18 <__aeabi_uldivmod>
  404ffc:	4604      	mov	r4, r0
  404ffe:	460d      	mov	r5, r1
  405000:	ea54 0305 	orrs.w	r3, r4, r5
  405004:	d1eb      	bne.n	404fde <_svfprintf_r+0xbd2>
  405006:	eba9 0306 	sub.w	r3, r9, r6
  40500a:	930e      	str	r3, [sp, #56]	; 0x38
  40500c:	f7ff bb0e 	b.w	40462c <_svfprintf_r+0x220>
  405010:	aa25      	add	r2, sp, #148	; 0x94
  405012:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405014:	980c      	ldr	r0, [sp, #48]	; 0x30
  405016:	f002 f9c1 	bl	40739c <__ssprint_r>
  40501a:	2800      	cmp	r0, #0
  40501c:	f47f aac8 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  405020:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405024:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405026:	46c8      	mov	r8, r9
  405028:	f7ff bb5e 	b.w	4046e8 <_svfprintf_r+0x2dc>
  40502c:	1e5e      	subs	r6, r3, #1
  40502e:	2e00      	cmp	r6, #0
  405030:	f77f af0a 	ble.w	404e48 <_svfprintf_r+0xa3c>
  405034:	2e10      	cmp	r6, #16
  405036:	4d03      	ldr	r5, [pc, #12]	; (405044 <_svfprintf_r+0xc38>)
  405038:	dd22      	ble.n	405080 <_svfprintf_r+0xc74>
  40503a:	4622      	mov	r2, r4
  40503c:	f04f 0b10 	mov.w	fp, #16
  405040:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405042:	e006      	b.n	405052 <_svfprintf_r+0xc46>
  405044:	00408e08 	.word	0x00408e08
  405048:	3e10      	subs	r6, #16
  40504a:	2e10      	cmp	r6, #16
  40504c:	f108 0808 	add.w	r8, r8, #8
  405050:	dd15      	ble.n	40507e <_svfprintf_r+0xc72>
  405052:	3701      	adds	r7, #1
  405054:	3210      	adds	r2, #16
  405056:	2f07      	cmp	r7, #7
  405058:	9227      	str	r2, [sp, #156]	; 0x9c
  40505a:	9726      	str	r7, [sp, #152]	; 0x98
  40505c:	e888 0820 	stmia.w	r8, {r5, fp}
  405060:	ddf2      	ble.n	405048 <_svfprintf_r+0xc3c>
  405062:	aa25      	add	r2, sp, #148	; 0x94
  405064:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405066:	4620      	mov	r0, r4
  405068:	f002 f998 	bl	40739c <__ssprint_r>
  40506c:	2800      	cmp	r0, #0
  40506e:	f47f aa9f 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  405072:	3e10      	subs	r6, #16
  405074:	2e10      	cmp	r6, #16
  405076:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405078:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40507a:	46c8      	mov	r8, r9
  40507c:	dce9      	bgt.n	405052 <_svfprintf_r+0xc46>
  40507e:	4614      	mov	r4, r2
  405080:	3701      	adds	r7, #1
  405082:	4434      	add	r4, r6
  405084:	2f07      	cmp	r7, #7
  405086:	9427      	str	r4, [sp, #156]	; 0x9c
  405088:	9726      	str	r7, [sp, #152]	; 0x98
  40508a:	e888 0060 	stmia.w	r8, {r5, r6}
  40508e:	f77f aed9 	ble.w	404e44 <_svfprintf_r+0xa38>
  405092:	aa25      	add	r2, sp, #148	; 0x94
  405094:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405096:	980c      	ldr	r0, [sp, #48]	; 0x30
  405098:	f002 f980 	bl	40739c <__ssprint_r>
  40509c:	2800      	cmp	r0, #0
  40509e:	f47f aa87 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  4050a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4050a4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4050a6:	46c8      	mov	r8, r9
  4050a8:	e6ce      	b.n	404e48 <_svfprintf_r+0xa3c>
  4050aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4050ac:	6814      	ldr	r4, [r2, #0]
  4050ae:	4613      	mov	r3, r2
  4050b0:	3304      	adds	r3, #4
  4050b2:	17e5      	asrs	r5, r4, #31
  4050b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4050b6:	4622      	mov	r2, r4
  4050b8:	462b      	mov	r3, r5
  4050ba:	e4fa      	b.n	404ab2 <_svfprintf_r+0x6a6>
  4050bc:	3204      	adds	r2, #4
  4050be:	681c      	ldr	r4, [r3, #0]
  4050c0:	920f      	str	r2, [sp, #60]	; 0x3c
  4050c2:	2301      	movs	r3, #1
  4050c4:	2500      	movs	r5, #0
  4050c6:	f7ff ba94 	b.w	4045f2 <_svfprintf_r+0x1e6>
  4050ca:	681c      	ldr	r4, [r3, #0]
  4050cc:	3304      	adds	r3, #4
  4050ce:	930f      	str	r3, [sp, #60]	; 0x3c
  4050d0:	2500      	movs	r5, #0
  4050d2:	e421      	b.n	404918 <_svfprintf_r+0x50c>
  4050d4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4050d6:	460a      	mov	r2, r1
  4050d8:	3204      	adds	r2, #4
  4050da:	680c      	ldr	r4, [r1, #0]
  4050dc:	920f      	str	r2, [sp, #60]	; 0x3c
  4050de:	2500      	movs	r5, #0
  4050e0:	f7ff ba87 	b.w	4045f2 <_svfprintf_r+0x1e6>
  4050e4:	4614      	mov	r4, r2
  4050e6:	3301      	adds	r3, #1
  4050e8:	4434      	add	r4, r6
  4050ea:	2b07      	cmp	r3, #7
  4050ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4050ee:	9326      	str	r3, [sp, #152]	; 0x98
  4050f0:	e888 0060 	stmia.w	r8, {r5, r6}
  4050f4:	f77f ab68 	ble.w	4047c8 <_svfprintf_r+0x3bc>
  4050f8:	e6b3      	b.n	404e62 <_svfprintf_r+0xa56>
  4050fa:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4050fe:	f8cd b01c 	str.w	fp, [sp, #28]
  405102:	ae42      	add	r6, sp, #264	; 0x108
  405104:	3430      	adds	r4, #48	; 0x30
  405106:	2301      	movs	r3, #1
  405108:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40510c:	930e      	str	r3, [sp, #56]	; 0x38
  40510e:	f7ff ba8d 	b.w	40462c <_svfprintf_r+0x220>
  405112:	aa25      	add	r2, sp, #148	; 0x94
  405114:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405116:	980c      	ldr	r0, [sp, #48]	; 0x30
  405118:	f002 f940 	bl	40739c <__ssprint_r>
  40511c:	2800      	cmp	r0, #0
  40511e:	f47f aa47 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  405122:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405124:	46c8      	mov	r8, r9
  405126:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405128:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40512a:	429a      	cmp	r2, r3
  40512c:	db44      	blt.n	4051b8 <_svfprintf_r+0xdac>
  40512e:	9b07      	ldr	r3, [sp, #28]
  405130:	07d9      	lsls	r1, r3, #31
  405132:	d441      	bmi.n	4051b8 <_svfprintf_r+0xdac>
  405134:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405136:	9812      	ldr	r0, [sp, #72]	; 0x48
  405138:	1a9a      	subs	r2, r3, r2
  40513a:	1a1d      	subs	r5, r3, r0
  40513c:	4295      	cmp	r5, r2
  40513e:	bfa8      	it	ge
  405140:	4615      	movge	r5, r2
  405142:	2d00      	cmp	r5, #0
  405144:	dd0e      	ble.n	405164 <_svfprintf_r+0xd58>
  405146:	9926      	ldr	r1, [sp, #152]	; 0x98
  405148:	f8c8 5004 	str.w	r5, [r8, #4]
  40514c:	3101      	adds	r1, #1
  40514e:	4406      	add	r6, r0
  405150:	442c      	add	r4, r5
  405152:	2907      	cmp	r1, #7
  405154:	f8c8 6000 	str.w	r6, [r8]
  405158:	9427      	str	r4, [sp, #156]	; 0x9c
  40515a:	9126      	str	r1, [sp, #152]	; 0x98
  40515c:	f300 823b 	bgt.w	4055d6 <_svfprintf_r+0x11ca>
  405160:	f108 0808 	add.w	r8, r8, #8
  405164:	2d00      	cmp	r5, #0
  405166:	bfac      	ite	ge
  405168:	1b56      	subge	r6, r2, r5
  40516a:	4616      	movlt	r6, r2
  40516c:	2e00      	cmp	r6, #0
  40516e:	f77f ab2d 	ble.w	4047cc <_svfprintf_r+0x3c0>
  405172:	2e10      	cmp	r6, #16
  405174:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405176:	4db0      	ldr	r5, [pc, #704]	; (405438 <_svfprintf_r+0x102c>)
  405178:	ddb5      	ble.n	4050e6 <_svfprintf_r+0xcda>
  40517a:	4622      	mov	r2, r4
  40517c:	2710      	movs	r7, #16
  40517e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405182:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405184:	e004      	b.n	405190 <_svfprintf_r+0xd84>
  405186:	f108 0808 	add.w	r8, r8, #8
  40518a:	3e10      	subs	r6, #16
  40518c:	2e10      	cmp	r6, #16
  40518e:	dda9      	ble.n	4050e4 <_svfprintf_r+0xcd8>
  405190:	3301      	adds	r3, #1
  405192:	3210      	adds	r2, #16
  405194:	2b07      	cmp	r3, #7
  405196:	9227      	str	r2, [sp, #156]	; 0x9c
  405198:	9326      	str	r3, [sp, #152]	; 0x98
  40519a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40519e:	ddf2      	ble.n	405186 <_svfprintf_r+0xd7a>
  4051a0:	aa25      	add	r2, sp, #148	; 0x94
  4051a2:	4621      	mov	r1, r4
  4051a4:	4658      	mov	r0, fp
  4051a6:	f002 f8f9 	bl	40739c <__ssprint_r>
  4051aa:	2800      	cmp	r0, #0
  4051ac:	f47f aa00 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  4051b0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4051b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4051b4:	46c8      	mov	r8, r9
  4051b6:	e7e8      	b.n	40518a <_svfprintf_r+0xd7e>
  4051b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4051ba:	9819      	ldr	r0, [sp, #100]	; 0x64
  4051bc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4051be:	f8c8 1000 	str.w	r1, [r8]
  4051c2:	3301      	adds	r3, #1
  4051c4:	4404      	add	r4, r0
  4051c6:	2b07      	cmp	r3, #7
  4051c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4051ca:	f8c8 0004 	str.w	r0, [r8, #4]
  4051ce:	9326      	str	r3, [sp, #152]	; 0x98
  4051d0:	f300 81f5 	bgt.w	4055be <_svfprintf_r+0x11b2>
  4051d4:	f108 0808 	add.w	r8, r8, #8
  4051d8:	e7ac      	b.n	405134 <_svfprintf_r+0xd28>
  4051da:	9b07      	ldr	r3, [sp, #28]
  4051dc:	07da      	lsls	r2, r3, #31
  4051de:	f53f adfe 	bmi.w	404dde <_svfprintf_r+0x9d2>
  4051e2:	3701      	adds	r7, #1
  4051e4:	3401      	adds	r4, #1
  4051e6:	2301      	movs	r3, #1
  4051e8:	2f07      	cmp	r7, #7
  4051ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4051ec:	9726      	str	r7, [sp, #152]	; 0x98
  4051ee:	f8c8 6000 	str.w	r6, [r8]
  4051f2:	f8c8 3004 	str.w	r3, [r8, #4]
  4051f6:	f77f ae25 	ble.w	404e44 <_svfprintf_r+0xa38>
  4051fa:	e74a      	b.n	405092 <_svfprintf_r+0xc86>
  4051fc:	aa25      	add	r2, sp, #148	; 0x94
  4051fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405200:	980c      	ldr	r0, [sp, #48]	; 0x30
  405202:	f002 f8cb 	bl	40739c <__ssprint_r>
  405206:	2800      	cmp	r0, #0
  405208:	f47f a9d2 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  40520c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40520e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405210:	46c8      	mov	r8, r9
  405212:	e5f2      	b.n	404dfa <_svfprintf_r+0x9ee>
  405214:	aa25      	add	r2, sp, #148	; 0x94
  405216:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405218:	980c      	ldr	r0, [sp, #48]	; 0x30
  40521a:	f002 f8bf 	bl	40739c <__ssprint_r>
  40521e:	2800      	cmp	r0, #0
  405220:	f47f a9c6 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  405224:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405226:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405228:	46c8      	mov	r8, r9
  40522a:	e5f5      	b.n	404e18 <_svfprintf_r+0xa0c>
  40522c:	464e      	mov	r6, r9
  40522e:	f7ff b9fd 	b.w	40462c <_svfprintf_r+0x220>
  405232:	aa25      	add	r2, sp, #148	; 0x94
  405234:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405236:	980c      	ldr	r0, [sp, #48]	; 0x30
  405238:	f002 f8b0 	bl	40739c <__ssprint_r>
  40523c:	2800      	cmp	r0, #0
  40523e:	f47f a9b7 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  405242:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405244:	46c8      	mov	r8, r9
  405246:	f7ff ba72 	b.w	40472e <_svfprintf_r+0x322>
  40524a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40524c:	4622      	mov	r2, r4
  40524e:	4620      	mov	r0, r4
  405250:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405252:	4623      	mov	r3, r4
  405254:	4621      	mov	r1, r4
  405256:	f003 f831 	bl	4082bc <__aeabi_dcmpun>
  40525a:	2800      	cmp	r0, #0
  40525c:	f040 8286 	bne.w	40576c <_svfprintf_r+0x1360>
  405260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405262:	3301      	adds	r3, #1
  405264:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405266:	f023 0320 	bic.w	r3, r3, #32
  40526a:	930e      	str	r3, [sp, #56]	; 0x38
  40526c:	f000 81e2 	beq.w	405634 <_svfprintf_r+0x1228>
  405270:	2b47      	cmp	r3, #71	; 0x47
  405272:	f000 811e 	beq.w	4054b2 <_svfprintf_r+0x10a6>
  405276:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40527a:	9307      	str	r3, [sp, #28]
  40527c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40527e:	1e1f      	subs	r7, r3, #0
  405280:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405282:	9308      	str	r3, [sp, #32]
  405284:	bfbb      	ittet	lt
  405286:	463b      	movlt	r3, r7
  405288:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40528c:	2300      	movge	r3, #0
  40528e:	232d      	movlt	r3, #45	; 0x2d
  405290:	9310      	str	r3, [sp, #64]	; 0x40
  405292:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405294:	2b66      	cmp	r3, #102	; 0x66
  405296:	f000 81bb 	beq.w	405610 <_svfprintf_r+0x1204>
  40529a:	2b46      	cmp	r3, #70	; 0x46
  40529c:	f000 80df 	beq.w	40545e <_svfprintf_r+0x1052>
  4052a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4052a2:	9a08      	ldr	r2, [sp, #32]
  4052a4:	2b45      	cmp	r3, #69	; 0x45
  4052a6:	bf0c      	ite	eq
  4052a8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4052aa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4052ac:	a823      	add	r0, sp, #140	; 0x8c
  4052ae:	a920      	add	r1, sp, #128	; 0x80
  4052b0:	bf08      	it	eq
  4052b2:	1c5d      	addeq	r5, r3, #1
  4052b4:	9004      	str	r0, [sp, #16]
  4052b6:	9103      	str	r1, [sp, #12]
  4052b8:	a81f      	add	r0, sp, #124	; 0x7c
  4052ba:	2102      	movs	r1, #2
  4052bc:	463b      	mov	r3, r7
  4052be:	9002      	str	r0, [sp, #8]
  4052c0:	9501      	str	r5, [sp, #4]
  4052c2:	9100      	str	r1, [sp, #0]
  4052c4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4052c6:	f000 fb73 	bl	4059b0 <_dtoa_r>
  4052ca:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4052cc:	2b67      	cmp	r3, #103	; 0x67
  4052ce:	4606      	mov	r6, r0
  4052d0:	f040 81e0 	bne.w	405694 <_svfprintf_r+0x1288>
  4052d4:	f01b 0f01 	tst.w	fp, #1
  4052d8:	f000 8246 	beq.w	405768 <_svfprintf_r+0x135c>
  4052dc:	1974      	adds	r4, r6, r5
  4052de:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4052e0:	9808      	ldr	r0, [sp, #32]
  4052e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4052e4:	4639      	mov	r1, r7
  4052e6:	f002 ffb7 	bl	408258 <__aeabi_dcmpeq>
  4052ea:	2800      	cmp	r0, #0
  4052ec:	f040 8165 	bne.w	4055ba <_svfprintf_r+0x11ae>
  4052f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4052f2:	42a3      	cmp	r3, r4
  4052f4:	d206      	bcs.n	405304 <_svfprintf_r+0xef8>
  4052f6:	2130      	movs	r1, #48	; 0x30
  4052f8:	1c5a      	adds	r2, r3, #1
  4052fa:	9223      	str	r2, [sp, #140]	; 0x8c
  4052fc:	7019      	strb	r1, [r3, #0]
  4052fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405300:	429c      	cmp	r4, r3
  405302:	d8f9      	bhi.n	4052f8 <_svfprintf_r+0xeec>
  405304:	1b9b      	subs	r3, r3, r6
  405306:	9313      	str	r3, [sp, #76]	; 0x4c
  405308:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40530a:	2b47      	cmp	r3, #71	; 0x47
  40530c:	f000 80e9 	beq.w	4054e2 <_svfprintf_r+0x10d6>
  405310:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405312:	2b65      	cmp	r3, #101	; 0x65
  405314:	f340 81cd 	ble.w	4056b2 <_svfprintf_r+0x12a6>
  405318:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40531a:	2b66      	cmp	r3, #102	; 0x66
  40531c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40531e:	9312      	str	r3, [sp, #72]	; 0x48
  405320:	f000 819e 	beq.w	405660 <_svfprintf_r+0x1254>
  405324:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405326:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405328:	4619      	mov	r1, r3
  40532a:	4291      	cmp	r1, r2
  40532c:	f300 818a 	bgt.w	405644 <_svfprintf_r+0x1238>
  405330:	f01b 0f01 	tst.w	fp, #1
  405334:	f040 8213 	bne.w	40575e <_svfprintf_r+0x1352>
  405338:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40533c:	9308      	str	r3, [sp, #32]
  40533e:	2367      	movs	r3, #103	; 0x67
  405340:	920e      	str	r2, [sp, #56]	; 0x38
  405342:	9311      	str	r3, [sp, #68]	; 0x44
  405344:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405346:	2b00      	cmp	r3, #0
  405348:	f040 80c4 	bne.w	4054d4 <_svfprintf_r+0x10c8>
  40534c:	930a      	str	r3, [sp, #40]	; 0x28
  40534e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405352:	f7ff b973 	b.w	40463c <_svfprintf_r+0x230>
  405356:	4635      	mov	r5, r6
  405358:	460c      	mov	r4, r1
  40535a:	4646      	mov	r6, r8
  40535c:	4690      	mov	r8, r2
  40535e:	3301      	adds	r3, #1
  405360:	443c      	add	r4, r7
  405362:	2b07      	cmp	r3, #7
  405364:	9427      	str	r4, [sp, #156]	; 0x9c
  405366:	9326      	str	r3, [sp, #152]	; 0x98
  405368:	e888 00a0 	stmia.w	r8, {r5, r7}
  40536c:	f73f aed1 	bgt.w	405112 <_svfprintf_r+0xd06>
  405370:	f108 0808 	add.w	r8, r8, #8
  405374:	e6d7      	b.n	405126 <_svfprintf_r+0xd1a>
  405376:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405378:	6813      	ldr	r3, [r2, #0]
  40537a:	3204      	adds	r2, #4
  40537c:	920f      	str	r2, [sp, #60]	; 0x3c
  40537e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405380:	601a      	str	r2, [r3, #0]
  405382:	f7ff b86a 	b.w	40445a <_svfprintf_r+0x4e>
  405386:	aa25      	add	r2, sp, #148	; 0x94
  405388:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40538a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40538c:	f002 f806 	bl	40739c <__ssprint_r>
  405390:	2800      	cmp	r0, #0
  405392:	f47f a90d 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  405396:	46c8      	mov	r8, r9
  405398:	e48d      	b.n	404cb6 <_svfprintf_r+0x8aa>
  40539a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40539c:	4a27      	ldr	r2, [pc, #156]	; (40543c <_svfprintf_r+0x1030>)
  40539e:	f8c8 2000 	str.w	r2, [r8]
  4053a2:	3301      	adds	r3, #1
  4053a4:	3401      	adds	r4, #1
  4053a6:	2201      	movs	r2, #1
  4053a8:	2b07      	cmp	r3, #7
  4053aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4053ac:	9326      	str	r3, [sp, #152]	; 0x98
  4053ae:	f8c8 2004 	str.w	r2, [r8, #4]
  4053b2:	dc72      	bgt.n	40549a <_svfprintf_r+0x108e>
  4053b4:	f108 0808 	add.w	r8, r8, #8
  4053b8:	b929      	cbnz	r1, 4053c6 <_svfprintf_r+0xfba>
  4053ba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4053bc:	b91b      	cbnz	r3, 4053c6 <_svfprintf_r+0xfba>
  4053be:	9b07      	ldr	r3, [sp, #28]
  4053c0:	07d8      	lsls	r0, r3, #31
  4053c2:	f57f aa03 	bpl.w	4047cc <_svfprintf_r+0x3c0>
  4053c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4053c8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4053ca:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4053cc:	f8c8 2000 	str.w	r2, [r8]
  4053d0:	3301      	adds	r3, #1
  4053d2:	4602      	mov	r2, r0
  4053d4:	4422      	add	r2, r4
  4053d6:	2b07      	cmp	r3, #7
  4053d8:	9227      	str	r2, [sp, #156]	; 0x9c
  4053da:	f8c8 0004 	str.w	r0, [r8, #4]
  4053de:	9326      	str	r3, [sp, #152]	; 0x98
  4053e0:	f300 818d 	bgt.w	4056fe <_svfprintf_r+0x12f2>
  4053e4:	f108 0808 	add.w	r8, r8, #8
  4053e8:	2900      	cmp	r1, #0
  4053ea:	f2c0 8165 	blt.w	4056b8 <_svfprintf_r+0x12ac>
  4053ee:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4053f0:	f8c8 6000 	str.w	r6, [r8]
  4053f4:	3301      	adds	r3, #1
  4053f6:	188c      	adds	r4, r1, r2
  4053f8:	2b07      	cmp	r3, #7
  4053fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4053fc:	9326      	str	r3, [sp, #152]	; 0x98
  4053fe:	f8c8 1004 	str.w	r1, [r8, #4]
  405402:	f77f a9e1 	ble.w	4047c8 <_svfprintf_r+0x3bc>
  405406:	e52c      	b.n	404e62 <_svfprintf_r+0xa56>
  405408:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40540a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40540c:	6813      	ldr	r3, [r2, #0]
  40540e:	17cd      	asrs	r5, r1, #31
  405410:	4608      	mov	r0, r1
  405412:	3204      	adds	r2, #4
  405414:	4629      	mov	r1, r5
  405416:	920f      	str	r2, [sp, #60]	; 0x3c
  405418:	e9c3 0100 	strd	r0, r1, [r3]
  40541c:	f7ff b81d 	b.w	40445a <_svfprintf_r+0x4e>
  405420:	aa25      	add	r2, sp, #148	; 0x94
  405422:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405424:	980c      	ldr	r0, [sp, #48]	; 0x30
  405426:	f001 ffb9 	bl	40739c <__ssprint_r>
  40542a:	2800      	cmp	r0, #0
  40542c:	f47f a8c0 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  405430:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405432:	46c8      	mov	r8, r9
  405434:	e458      	b.n	404ce8 <_svfprintf_r+0x8dc>
  405436:	bf00      	nop
  405438:	00408e08 	.word	0x00408e08
  40543c:	00408df4 	.word	0x00408df4
  405440:	2140      	movs	r1, #64	; 0x40
  405442:	980c      	ldr	r0, [sp, #48]	; 0x30
  405444:	f7fe fca0 	bl	403d88 <_malloc_r>
  405448:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40544a:	6010      	str	r0, [r2, #0]
  40544c:	6110      	str	r0, [r2, #16]
  40544e:	2800      	cmp	r0, #0
  405450:	f000 81f2 	beq.w	405838 <_svfprintf_r+0x142c>
  405454:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405456:	2340      	movs	r3, #64	; 0x40
  405458:	6153      	str	r3, [r2, #20]
  40545a:	f7fe bfee 	b.w	40443a <_svfprintf_r+0x2e>
  40545e:	a823      	add	r0, sp, #140	; 0x8c
  405460:	a920      	add	r1, sp, #128	; 0x80
  405462:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405464:	9004      	str	r0, [sp, #16]
  405466:	9103      	str	r1, [sp, #12]
  405468:	a81f      	add	r0, sp, #124	; 0x7c
  40546a:	2103      	movs	r1, #3
  40546c:	9002      	str	r0, [sp, #8]
  40546e:	9a08      	ldr	r2, [sp, #32]
  405470:	9401      	str	r4, [sp, #4]
  405472:	463b      	mov	r3, r7
  405474:	9100      	str	r1, [sp, #0]
  405476:	980c      	ldr	r0, [sp, #48]	; 0x30
  405478:	f000 fa9a 	bl	4059b0 <_dtoa_r>
  40547c:	4625      	mov	r5, r4
  40547e:	4606      	mov	r6, r0
  405480:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405482:	2b46      	cmp	r3, #70	; 0x46
  405484:	eb06 0405 	add.w	r4, r6, r5
  405488:	f47f af29 	bne.w	4052de <_svfprintf_r+0xed2>
  40548c:	7833      	ldrb	r3, [r6, #0]
  40548e:	2b30      	cmp	r3, #48	; 0x30
  405490:	f000 8178 	beq.w	405784 <_svfprintf_r+0x1378>
  405494:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  405496:	442c      	add	r4, r5
  405498:	e721      	b.n	4052de <_svfprintf_r+0xed2>
  40549a:	aa25      	add	r2, sp, #148	; 0x94
  40549c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40549e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4054a0:	f001 ff7c 	bl	40739c <__ssprint_r>
  4054a4:	2800      	cmp	r0, #0
  4054a6:	f47f a883 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  4054aa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4054ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4054ae:	46c8      	mov	r8, r9
  4054b0:	e782      	b.n	4053b8 <_svfprintf_r+0xfac>
  4054b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4054b4:	2b00      	cmp	r3, #0
  4054b6:	bf08      	it	eq
  4054b8:	2301      	moveq	r3, #1
  4054ba:	930a      	str	r3, [sp, #40]	; 0x28
  4054bc:	e6db      	b.n	405276 <_svfprintf_r+0xe6a>
  4054be:	4630      	mov	r0, r6
  4054c0:	940a      	str	r4, [sp, #40]	; 0x28
  4054c2:	f001 fefd 	bl	4072c0 <strlen>
  4054c6:	950f      	str	r5, [sp, #60]	; 0x3c
  4054c8:	900e      	str	r0, [sp, #56]	; 0x38
  4054ca:	f8cd b01c 	str.w	fp, [sp, #28]
  4054ce:	4603      	mov	r3, r0
  4054d0:	f7ff b9f9 	b.w	4048c6 <_svfprintf_r+0x4ba>
  4054d4:	272d      	movs	r7, #45	; 0x2d
  4054d6:	2300      	movs	r3, #0
  4054d8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4054dc:	930a      	str	r3, [sp, #40]	; 0x28
  4054de:	f7ff b8ae 	b.w	40463e <_svfprintf_r+0x232>
  4054e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4054e4:	9312      	str	r3, [sp, #72]	; 0x48
  4054e6:	461a      	mov	r2, r3
  4054e8:	3303      	adds	r3, #3
  4054ea:	db04      	blt.n	4054f6 <_svfprintf_r+0x10ea>
  4054ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4054ee:	4619      	mov	r1, r3
  4054f0:	4291      	cmp	r1, r2
  4054f2:	f6bf af17 	bge.w	405324 <_svfprintf_r+0xf18>
  4054f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4054f8:	3b02      	subs	r3, #2
  4054fa:	9311      	str	r3, [sp, #68]	; 0x44
  4054fc:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  405500:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  405504:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405506:	3b01      	subs	r3, #1
  405508:	2b00      	cmp	r3, #0
  40550a:	931f      	str	r3, [sp, #124]	; 0x7c
  40550c:	bfbd      	ittte	lt
  40550e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  405510:	f1c3 0301 	rsblt	r3, r3, #1
  405514:	222d      	movlt	r2, #45	; 0x2d
  405516:	222b      	movge	r2, #43	; 0x2b
  405518:	2b09      	cmp	r3, #9
  40551a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40551e:	f340 8116 	ble.w	40574e <_svfprintf_r+0x1342>
  405522:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  405526:	4620      	mov	r0, r4
  405528:	4dab      	ldr	r5, [pc, #684]	; (4057d8 <_svfprintf_r+0x13cc>)
  40552a:	e000      	b.n	40552e <_svfprintf_r+0x1122>
  40552c:	4610      	mov	r0, r2
  40552e:	fb85 1203 	smull	r1, r2, r5, r3
  405532:	17d9      	asrs	r1, r3, #31
  405534:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  405538:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40553c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  405540:	3230      	adds	r2, #48	; 0x30
  405542:	2909      	cmp	r1, #9
  405544:	f800 2c01 	strb.w	r2, [r0, #-1]
  405548:	460b      	mov	r3, r1
  40554a:	f100 32ff 	add.w	r2, r0, #4294967295
  40554e:	dced      	bgt.n	40552c <_svfprintf_r+0x1120>
  405550:	3330      	adds	r3, #48	; 0x30
  405552:	3802      	subs	r0, #2
  405554:	b2d9      	uxtb	r1, r3
  405556:	4284      	cmp	r4, r0
  405558:	f802 1c01 	strb.w	r1, [r2, #-1]
  40555c:	f240 8165 	bls.w	40582a <_svfprintf_r+0x141e>
  405560:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  405564:	4613      	mov	r3, r2
  405566:	e001      	b.n	40556c <_svfprintf_r+0x1160>
  405568:	f813 1b01 	ldrb.w	r1, [r3], #1
  40556c:	f800 1b01 	strb.w	r1, [r0], #1
  405570:	42a3      	cmp	r3, r4
  405572:	d1f9      	bne.n	405568 <_svfprintf_r+0x115c>
  405574:	3301      	adds	r3, #1
  405576:	1a9b      	subs	r3, r3, r2
  405578:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40557c:	4413      	add	r3, r2
  40557e:	aa21      	add	r2, sp, #132	; 0x84
  405580:	1a9b      	subs	r3, r3, r2
  405582:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405584:	931b      	str	r3, [sp, #108]	; 0x6c
  405586:	2a01      	cmp	r2, #1
  405588:	4413      	add	r3, r2
  40558a:	930e      	str	r3, [sp, #56]	; 0x38
  40558c:	f340 8119 	ble.w	4057c2 <_svfprintf_r+0x13b6>
  405590:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405592:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405594:	4413      	add	r3, r2
  405596:	930e      	str	r3, [sp, #56]	; 0x38
  405598:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40559c:	9308      	str	r3, [sp, #32]
  40559e:	2300      	movs	r3, #0
  4055a0:	9312      	str	r3, [sp, #72]	; 0x48
  4055a2:	e6cf      	b.n	405344 <_svfprintf_r+0xf38>
  4055a4:	aa25      	add	r2, sp, #148	; 0x94
  4055a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4055a8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4055aa:	f001 fef7 	bl	40739c <__ssprint_r>
  4055ae:	2800      	cmp	r0, #0
  4055b0:	f47e affe 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  4055b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4055b6:	46c8      	mov	r8, r9
  4055b8:	e4d7      	b.n	404f6a <_svfprintf_r+0xb5e>
  4055ba:	4623      	mov	r3, r4
  4055bc:	e6a2      	b.n	405304 <_svfprintf_r+0xef8>
  4055be:	aa25      	add	r2, sp, #148	; 0x94
  4055c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4055c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4055c4:	f001 feea 	bl	40739c <__ssprint_r>
  4055c8:	2800      	cmp	r0, #0
  4055ca:	f47e aff1 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  4055ce:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4055d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4055d2:	46c8      	mov	r8, r9
  4055d4:	e5ae      	b.n	405134 <_svfprintf_r+0xd28>
  4055d6:	aa25      	add	r2, sp, #148	; 0x94
  4055d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4055da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4055dc:	f001 fede 	bl	40739c <__ssprint_r>
  4055e0:	2800      	cmp	r0, #0
  4055e2:	f47e afe5 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  4055e6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4055e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4055ea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4055ec:	1a9a      	subs	r2, r3, r2
  4055ee:	46c8      	mov	r8, r9
  4055f0:	e5b8      	b.n	405164 <_svfprintf_r+0xd58>
  4055f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055f4:	9612      	str	r6, [sp, #72]	; 0x48
  4055f6:	2b06      	cmp	r3, #6
  4055f8:	bf28      	it	cs
  4055fa:	2306      	movcs	r3, #6
  4055fc:	960a      	str	r6, [sp, #40]	; 0x28
  4055fe:	4637      	mov	r7, r6
  405600:	9308      	str	r3, [sp, #32]
  405602:	950f      	str	r5, [sp, #60]	; 0x3c
  405604:	f8cd b01c 	str.w	fp, [sp, #28]
  405608:	930e      	str	r3, [sp, #56]	; 0x38
  40560a:	4e74      	ldr	r6, [pc, #464]	; (4057dc <_svfprintf_r+0x13d0>)
  40560c:	f7ff b816 	b.w	40463c <_svfprintf_r+0x230>
  405610:	a823      	add	r0, sp, #140	; 0x8c
  405612:	a920      	add	r1, sp, #128	; 0x80
  405614:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405616:	9004      	str	r0, [sp, #16]
  405618:	9103      	str	r1, [sp, #12]
  40561a:	a81f      	add	r0, sp, #124	; 0x7c
  40561c:	2103      	movs	r1, #3
  40561e:	9002      	str	r0, [sp, #8]
  405620:	9a08      	ldr	r2, [sp, #32]
  405622:	9501      	str	r5, [sp, #4]
  405624:	463b      	mov	r3, r7
  405626:	9100      	str	r1, [sp, #0]
  405628:	980c      	ldr	r0, [sp, #48]	; 0x30
  40562a:	f000 f9c1 	bl	4059b0 <_dtoa_r>
  40562e:	4606      	mov	r6, r0
  405630:	1944      	adds	r4, r0, r5
  405632:	e72b      	b.n	40548c <_svfprintf_r+0x1080>
  405634:	2306      	movs	r3, #6
  405636:	930a      	str	r3, [sp, #40]	; 0x28
  405638:	e61d      	b.n	405276 <_svfprintf_r+0xe6a>
  40563a:	272d      	movs	r7, #45	; 0x2d
  40563c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405640:	f7ff bacd 	b.w	404bde <_svfprintf_r+0x7d2>
  405644:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405646:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405648:	4413      	add	r3, r2
  40564a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40564c:	930e      	str	r3, [sp, #56]	; 0x38
  40564e:	2a00      	cmp	r2, #0
  405650:	f340 80b0 	ble.w	4057b4 <_svfprintf_r+0x13a8>
  405654:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405658:	9308      	str	r3, [sp, #32]
  40565a:	2367      	movs	r3, #103	; 0x67
  40565c:	9311      	str	r3, [sp, #68]	; 0x44
  40565e:	e671      	b.n	405344 <_svfprintf_r+0xf38>
  405660:	2b00      	cmp	r3, #0
  405662:	f340 80c3 	ble.w	4057ec <_svfprintf_r+0x13e0>
  405666:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405668:	2a00      	cmp	r2, #0
  40566a:	f040 8099 	bne.w	4057a0 <_svfprintf_r+0x1394>
  40566e:	f01b 0f01 	tst.w	fp, #1
  405672:	f040 8095 	bne.w	4057a0 <_svfprintf_r+0x1394>
  405676:	9308      	str	r3, [sp, #32]
  405678:	930e      	str	r3, [sp, #56]	; 0x38
  40567a:	e663      	b.n	405344 <_svfprintf_r+0xf38>
  40567c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40567e:	9308      	str	r3, [sp, #32]
  405680:	930e      	str	r3, [sp, #56]	; 0x38
  405682:	900a      	str	r0, [sp, #40]	; 0x28
  405684:	950f      	str	r5, [sp, #60]	; 0x3c
  405686:	f8cd b01c 	str.w	fp, [sp, #28]
  40568a:	9012      	str	r0, [sp, #72]	; 0x48
  40568c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405690:	f7fe bfd4 	b.w	40463c <_svfprintf_r+0x230>
  405694:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405696:	2b47      	cmp	r3, #71	; 0x47
  405698:	f47f ae20 	bne.w	4052dc <_svfprintf_r+0xed0>
  40569c:	f01b 0f01 	tst.w	fp, #1
  4056a0:	f47f aeee 	bne.w	405480 <_svfprintf_r+0x1074>
  4056a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4056a6:	1b9b      	subs	r3, r3, r6
  4056a8:	9313      	str	r3, [sp, #76]	; 0x4c
  4056aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4056ac:	2b47      	cmp	r3, #71	; 0x47
  4056ae:	f43f af18 	beq.w	4054e2 <_svfprintf_r+0x10d6>
  4056b2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4056b4:	9312      	str	r3, [sp, #72]	; 0x48
  4056b6:	e721      	b.n	4054fc <_svfprintf_r+0x10f0>
  4056b8:	424f      	negs	r7, r1
  4056ba:	3110      	adds	r1, #16
  4056bc:	4d48      	ldr	r5, [pc, #288]	; (4057e0 <_svfprintf_r+0x13d4>)
  4056be:	da2f      	bge.n	405720 <_svfprintf_r+0x1314>
  4056c0:	2410      	movs	r4, #16
  4056c2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4056c6:	e004      	b.n	4056d2 <_svfprintf_r+0x12c6>
  4056c8:	f108 0808 	add.w	r8, r8, #8
  4056cc:	3f10      	subs	r7, #16
  4056ce:	2f10      	cmp	r7, #16
  4056d0:	dd26      	ble.n	405720 <_svfprintf_r+0x1314>
  4056d2:	3301      	adds	r3, #1
  4056d4:	3210      	adds	r2, #16
  4056d6:	2b07      	cmp	r3, #7
  4056d8:	9227      	str	r2, [sp, #156]	; 0x9c
  4056da:	9326      	str	r3, [sp, #152]	; 0x98
  4056dc:	f8c8 5000 	str.w	r5, [r8]
  4056e0:	f8c8 4004 	str.w	r4, [r8, #4]
  4056e4:	ddf0      	ble.n	4056c8 <_svfprintf_r+0x12bc>
  4056e6:	aa25      	add	r2, sp, #148	; 0x94
  4056e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4056ea:	4658      	mov	r0, fp
  4056ec:	f001 fe56 	bl	40739c <__ssprint_r>
  4056f0:	2800      	cmp	r0, #0
  4056f2:	f47e af5d 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  4056f6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4056f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4056fa:	46c8      	mov	r8, r9
  4056fc:	e7e6      	b.n	4056cc <_svfprintf_r+0x12c0>
  4056fe:	aa25      	add	r2, sp, #148	; 0x94
  405700:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405702:	980c      	ldr	r0, [sp, #48]	; 0x30
  405704:	f001 fe4a 	bl	40739c <__ssprint_r>
  405708:	2800      	cmp	r0, #0
  40570a:	f47e af51 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  40570e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405710:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405712:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405714:	46c8      	mov	r8, r9
  405716:	e667      	b.n	4053e8 <_svfprintf_r+0xfdc>
  405718:	2000      	movs	r0, #0
  40571a:	900a      	str	r0, [sp, #40]	; 0x28
  40571c:	f7fe bed0 	b.w	4044c0 <_svfprintf_r+0xb4>
  405720:	3301      	adds	r3, #1
  405722:	443a      	add	r2, r7
  405724:	2b07      	cmp	r3, #7
  405726:	e888 00a0 	stmia.w	r8, {r5, r7}
  40572a:	9227      	str	r2, [sp, #156]	; 0x9c
  40572c:	9326      	str	r3, [sp, #152]	; 0x98
  40572e:	f108 0808 	add.w	r8, r8, #8
  405732:	f77f ae5c 	ble.w	4053ee <_svfprintf_r+0xfe2>
  405736:	aa25      	add	r2, sp, #148	; 0x94
  405738:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40573a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40573c:	f001 fe2e 	bl	40739c <__ssprint_r>
  405740:	2800      	cmp	r0, #0
  405742:	f47e af35 	bne.w	4045b0 <_svfprintf_r+0x1a4>
  405746:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405748:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40574a:	46c8      	mov	r8, r9
  40574c:	e64f      	b.n	4053ee <_svfprintf_r+0xfe2>
  40574e:	3330      	adds	r3, #48	; 0x30
  405750:	2230      	movs	r2, #48	; 0x30
  405752:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  405756:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40575a:	ab22      	add	r3, sp, #136	; 0x88
  40575c:	e70f      	b.n	40557e <_svfprintf_r+0x1172>
  40575e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405760:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405762:	4413      	add	r3, r2
  405764:	930e      	str	r3, [sp, #56]	; 0x38
  405766:	e775      	b.n	405654 <_svfprintf_r+0x1248>
  405768:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40576a:	e5cb      	b.n	405304 <_svfprintf_r+0xef8>
  40576c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40576e:	4e1d      	ldr	r6, [pc, #116]	; (4057e4 <_svfprintf_r+0x13d8>)
  405770:	2b00      	cmp	r3, #0
  405772:	bfb6      	itet	lt
  405774:	272d      	movlt	r7, #45	; 0x2d
  405776:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40577a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40577e:	4b1a      	ldr	r3, [pc, #104]	; (4057e8 <_svfprintf_r+0x13dc>)
  405780:	f7ff ba2f 	b.w	404be2 <_svfprintf_r+0x7d6>
  405784:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405786:	9808      	ldr	r0, [sp, #32]
  405788:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40578a:	4639      	mov	r1, r7
  40578c:	f002 fd64 	bl	408258 <__aeabi_dcmpeq>
  405790:	2800      	cmp	r0, #0
  405792:	f47f ae7f 	bne.w	405494 <_svfprintf_r+0x1088>
  405796:	f1c5 0501 	rsb	r5, r5, #1
  40579a:	951f      	str	r5, [sp, #124]	; 0x7c
  40579c:	442c      	add	r4, r5
  40579e:	e59e      	b.n	4052de <_svfprintf_r+0xed2>
  4057a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4057a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4057a4:	4413      	add	r3, r2
  4057a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4057a8:	441a      	add	r2, r3
  4057aa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4057ae:	920e      	str	r2, [sp, #56]	; 0x38
  4057b0:	9308      	str	r3, [sp, #32]
  4057b2:	e5c7      	b.n	405344 <_svfprintf_r+0xf38>
  4057b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4057b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4057b8:	f1c3 0301 	rsb	r3, r3, #1
  4057bc:	441a      	add	r2, r3
  4057be:	4613      	mov	r3, r2
  4057c0:	e7d0      	b.n	405764 <_svfprintf_r+0x1358>
  4057c2:	f01b 0301 	ands.w	r3, fp, #1
  4057c6:	9312      	str	r3, [sp, #72]	; 0x48
  4057c8:	f47f aee2 	bne.w	405590 <_svfprintf_r+0x1184>
  4057cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4057ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4057d2:	9308      	str	r3, [sp, #32]
  4057d4:	e5b6      	b.n	405344 <_svfprintf_r+0xf38>
  4057d6:	bf00      	nop
  4057d8:	66666667 	.word	0x66666667
  4057dc:	00408dec 	.word	0x00408dec
  4057e0:	00408e08 	.word	0x00408e08
  4057e4:	00408dc0 	.word	0x00408dc0
  4057e8:	00408dbc 	.word	0x00408dbc
  4057ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057ee:	b913      	cbnz	r3, 4057f6 <_svfprintf_r+0x13ea>
  4057f0:	f01b 0f01 	tst.w	fp, #1
  4057f4:	d002      	beq.n	4057fc <_svfprintf_r+0x13f0>
  4057f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4057f8:	3301      	adds	r3, #1
  4057fa:	e7d4      	b.n	4057a6 <_svfprintf_r+0x139a>
  4057fc:	2301      	movs	r3, #1
  4057fe:	e73a      	b.n	405676 <_svfprintf_r+0x126a>
  405800:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405802:	f89a 3001 	ldrb.w	r3, [sl, #1]
  405806:	6828      	ldr	r0, [r5, #0]
  405808:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40580c:	900a      	str	r0, [sp, #40]	; 0x28
  40580e:	4628      	mov	r0, r5
  405810:	3004      	adds	r0, #4
  405812:	46a2      	mov	sl, r4
  405814:	900f      	str	r0, [sp, #60]	; 0x3c
  405816:	f7fe be51 	b.w	4044bc <_svfprintf_r+0xb0>
  40581a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40581e:	f7ff b867 	b.w	4048f0 <_svfprintf_r+0x4e4>
  405822:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405826:	f7ff ba15 	b.w	404c54 <_svfprintf_r+0x848>
  40582a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40582e:	e6a6      	b.n	40557e <_svfprintf_r+0x1172>
  405830:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405834:	f7ff b8eb 	b.w	404a0e <_svfprintf_r+0x602>
  405838:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40583a:	230c      	movs	r3, #12
  40583c:	6013      	str	r3, [r2, #0]
  40583e:	f04f 33ff 	mov.w	r3, #4294967295
  405842:	9309      	str	r3, [sp, #36]	; 0x24
  405844:	f7fe bebd 	b.w	4045c2 <_svfprintf_r+0x1b6>
  405848:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40584c:	f7ff b99a 	b.w	404b84 <_svfprintf_r+0x778>
  405850:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405854:	f7ff b976 	b.w	404b44 <_svfprintf_r+0x738>
  405858:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40585c:	f7ff b959 	b.w	404b12 <_svfprintf_r+0x706>
  405860:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405864:	f7ff b912 	b.w	404a8c <_svfprintf_r+0x680>

00405868 <register_fini>:
  405868:	4b02      	ldr	r3, [pc, #8]	; (405874 <register_fini+0xc>)
  40586a:	b113      	cbz	r3, 405872 <register_fini+0xa>
  40586c:	4802      	ldr	r0, [pc, #8]	; (405878 <register_fini+0x10>)
  40586e:	f000 b805 	b.w	40587c <atexit>
  405872:	4770      	bx	lr
  405874:	00000000 	.word	0x00000000
  405878:	00406805 	.word	0x00406805

0040587c <atexit>:
  40587c:	2300      	movs	r3, #0
  40587e:	4601      	mov	r1, r0
  405880:	461a      	mov	r2, r3
  405882:	4618      	mov	r0, r3
  405884:	f001 be08 	b.w	407498 <__register_exitproc>

00405888 <quorem>:
  405888:	6902      	ldr	r2, [r0, #16]
  40588a:	690b      	ldr	r3, [r1, #16]
  40588c:	4293      	cmp	r3, r2
  40588e:	f300 808d 	bgt.w	4059ac <quorem+0x124>
  405892:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405896:	f103 38ff 	add.w	r8, r3, #4294967295
  40589a:	f101 0714 	add.w	r7, r1, #20
  40589e:	f100 0b14 	add.w	fp, r0, #20
  4058a2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4058a6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4058aa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4058ae:	b083      	sub	sp, #12
  4058b0:	3201      	adds	r2, #1
  4058b2:	fbb3 f9f2 	udiv	r9, r3, r2
  4058b6:	eb0b 0304 	add.w	r3, fp, r4
  4058ba:	9400      	str	r4, [sp, #0]
  4058bc:	eb07 0a04 	add.w	sl, r7, r4
  4058c0:	9301      	str	r3, [sp, #4]
  4058c2:	f1b9 0f00 	cmp.w	r9, #0
  4058c6:	d039      	beq.n	40593c <quorem+0xb4>
  4058c8:	2500      	movs	r5, #0
  4058ca:	462e      	mov	r6, r5
  4058cc:	46bc      	mov	ip, r7
  4058ce:	46de      	mov	lr, fp
  4058d0:	f85c 4b04 	ldr.w	r4, [ip], #4
  4058d4:	f8de 3000 	ldr.w	r3, [lr]
  4058d8:	b2a2      	uxth	r2, r4
  4058da:	fb09 5502 	mla	r5, r9, r2, r5
  4058de:	0c22      	lsrs	r2, r4, #16
  4058e0:	0c2c      	lsrs	r4, r5, #16
  4058e2:	fb09 4202 	mla	r2, r9, r2, r4
  4058e6:	b2ad      	uxth	r5, r5
  4058e8:	1b75      	subs	r5, r6, r5
  4058ea:	b296      	uxth	r6, r2
  4058ec:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4058f0:	fa15 f383 	uxtah	r3, r5, r3
  4058f4:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4058f8:	b29b      	uxth	r3, r3
  4058fa:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4058fe:	45e2      	cmp	sl, ip
  405900:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405904:	f84e 3b04 	str.w	r3, [lr], #4
  405908:	ea4f 4626 	mov.w	r6, r6, asr #16
  40590c:	d2e0      	bcs.n	4058d0 <quorem+0x48>
  40590e:	9b00      	ldr	r3, [sp, #0]
  405910:	f85b 3003 	ldr.w	r3, [fp, r3]
  405914:	b993      	cbnz	r3, 40593c <quorem+0xb4>
  405916:	9c01      	ldr	r4, [sp, #4]
  405918:	1f23      	subs	r3, r4, #4
  40591a:	459b      	cmp	fp, r3
  40591c:	d20c      	bcs.n	405938 <quorem+0xb0>
  40591e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405922:	b94b      	cbnz	r3, 405938 <quorem+0xb0>
  405924:	f1a4 0308 	sub.w	r3, r4, #8
  405928:	e002      	b.n	405930 <quorem+0xa8>
  40592a:	681a      	ldr	r2, [r3, #0]
  40592c:	3b04      	subs	r3, #4
  40592e:	b91a      	cbnz	r2, 405938 <quorem+0xb0>
  405930:	459b      	cmp	fp, r3
  405932:	f108 38ff 	add.w	r8, r8, #4294967295
  405936:	d3f8      	bcc.n	40592a <quorem+0xa2>
  405938:	f8c0 8010 	str.w	r8, [r0, #16]
  40593c:	4604      	mov	r4, r0
  40593e:	f001 fbaf 	bl	4070a0 <__mcmp>
  405942:	2800      	cmp	r0, #0
  405944:	db2e      	blt.n	4059a4 <quorem+0x11c>
  405946:	f109 0901 	add.w	r9, r9, #1
  40594a:	465d      	mov	r5, fp
  40594c:	2300      	movs	r3, #0
  40594e:	f857 1b04 	ldr.w	r1, [r7], #4
  405952:	6828      	ldr	r0, [r5, #0]
  405954:	b28a      	uxth	r2, r1
  405956:	1a9a      	subs	r2, r3, r2
  405958:	0c0b      	lsrs	r3, r1, #16
  40595a:	fa12 f280 	uxtah	r2, r2, r0
  40595e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405962:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405966:	b292      	uxth	r2, r2
  405968:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40596c:	45ba      	cmp	sl, r7
  40596e:	f845 2b04 	str.w	r2, [r5], #4
  405972:	ea4f 4323 	mov.w	r3, r3, asr #16
  405976:	d2ea      	bcs.n	40594e <quorem+0xc6>
  405978:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40597c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405980:	b982      	cbnz	r2, 4059a4 <quorem+0x11c>
  405982:	1f1a      	subs	r2, r3, #4
  405984:	4593      	cmp	fp, r2
  405986:	d20b      	bcs.n	4059a0 <quorem+0x118>
  405988:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40598c:	b942      	cbnz	r2, 4059a0 <quorem+0x118>
  40598e:	3b08      	subs	r3, #8
  405990:	e002      	b.n	405998 <quorem+0x110>
  405992:	681a      	ldr	r2, [r3, #0]
  405994:	3b04      	subs	r3, #4
  405996:	b91a      	cbnz	r2, 4059a0 <quorem+0x118>
  405998:	459b      	cmp	fp, r3
  40599a:	f108 38ff 	add.w	r8, r8, #4294967295
  40599e:	d3f8      	bcc.n	405992 <quorem+0x10a>
  4059a0:	f8c4 8010 	str.w	r8, [r4, #16]
  4059a4:	4648      	mov	r0, r9
  4059a6:	b003      	add	sp, #12
  4059a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059ac:	2000      	movs	r0, #0
  4059ae:	4770      	bx	lr

004059b0 <_dtoa_r>:
  4059b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4059b4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4059b6:	b09b      	sub	sp, #108	; 0x6c
  4059b8:	4604      	mov	r4, r0
  4059ba:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4059bc:	4692      	mov	sl, r2
  4059be:	469b      	mov	fp, r3
  4059c0:	b141      	cbz	r1, 4059d4 <_dtoa_r+0x24>
  4059c2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4059c4:	604a      	str	r2, [r1, #4]
  4059c6:	2301      	movs	r3, #1
  4059c8:	4093      	lsls	r3, r2
  4059ca:	608b      	str	r3, [r1, #8]
  4059cc:	f001 f990 	bl	406cf0 <_Bfree>
  4059d0:	2300      	movs	r3, #0
  4059d2:	6423      	str	r3, [r4, #64]	; 0x40
  4059d4:	f1bb 0f00 	cmp.w	fp, #0
  4059d8:	465d      	mov	r5, fp
  4059da:	db35      	blt.n	405a48 <_dtoa_r+0x98>
  4059dc:	2300      	movs	r3, #0
  4059de:	6033      	str	r3, [r6, #0]
  4059e0:	4b9d      	ldr	r3, [pc, #628]	; (405c58 <_dtoa_r+0x2a8>)
  4059e2:	43ab      	bics	r3, r5
  4059e4:	d015      	beq.n	405a12 <_dtoa_r+0x62>
  4059e6:	4650      	mov	r0, sl
  4059e8:	4659      	mov	r1, fp
  4059ea:	2200      	movs	r2, #0
  4059ec:	2300      	movs	r3, #0
  4059ee:	f002 fc33 	bl	408258 <__aeabi_dcmpeq>
  4059f2:	4680      	mov	r8, r0
  4059f4:	2800      	cmp	r0, #0
  4059f6:	d02d      	beq.n	405a54 <_dtoa_r+0xa4>
  4059f8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4059fa:	2301      	movs	r3, #1
  4059fc:	6013      	str	r3, [r2, #0]
  4059fe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405a00:	2b00      	cmp	r3, #0
  405a02:	f000 80bd 	beq.w	405b80 <_dtoa_r+0x1d0>
  405a06:	4895      	ldr	r0, [pc, #596]	; (405c5c <_dtoa_r+0x2ac>)
  405a08:	6018      	str	r0, [r3, #0]
  405a0a:	3801      	subs	r0, #1
  405a0c:	b01b      	add	sp, #108	; 0x6c
  405a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a12:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405a14:	f242 730f 	movw	r3, #9999	; 0x270f
  405a18:	6013      	str	r3, [r2, #0]
  405a1a:	f1ba 0f00 	cmp.w	sl, #0
  405a1e:	d10d      	bne.n	405a3c <_dtoa_r+0x8c>
  405a20:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405a24:	b955      	cbnz	r5, 405a3c <_dtoa_r+0x8c>
  405a26:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405a28:	488d      	ldr	r0, [pc, #564]	; (405c60 <_dtoa_r+0x2b0>)
  405a2a:	2b00      	cmp	r3, #0
  405a2c:	d0ee      	beq.n	405a0c <_dtoa_r+0x5c>
  405a2e:	f100 0308 	add.w	r3, r0, #8
  405a32:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405a34:	6013      	str	r3, [r2, #0]
  405a36:	b01b      	add	sp, #108	; 0x6c
  405a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a3c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405a3e:	4889      	ldr	r0, [pc, #548]	; (405c64 <_dtoa_r+0x2b4>)
  405a40:	2b00      	cmp	r3, #0
  405a42:	d0e3      	beq.n	405a0c <_dtoa_r+0x5c>
  405a44:	1cc3      	adds	r3, r0, #3
  405a46:	e7f4      	b.n	405a32 <_dtoa_r+0x82>
  405a48:	2301      	movs	r3, #1
  405a4a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405a4e:	6033      	str	r3, [r6, #0]
  405a50:	46ab      	mov	fp, r5
  405a52:	e7c5      	b.n	4059e0 <_dtoa_r+0x30>
  405a54:	aa18      	add	r2, sp, #96	; 0x60
  405a56:	ab19      	add	r3, sp, #100	; 0x64
  405a58:	9201      	str	r2, [sp, #4]
  405a5a:	9300      	str	r3, [sp, #0]
  405a5c:	4652      	mov	r2, sl
  405a5e:	465b      	mov	r3, fp
  405a60:	4620      	mov	r0, r4
  405a62:	f001 fbbd 	bl	4071e0 <__d2b>
  405a66:	0d2b      	lsrs	r3, r5, #20
  405a68:	4681      	mov	r9, r0
  405a6a:	d071      	beq.n	405b50 <_dtoa_r+0x1a0>
  405a6c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405a70:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405a74:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405a76:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405a7a:	4650      	mov	r0, sl
  405a7c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405a80:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405a84:	2200      	movs	r2, #0
  405a86:	4b78      	ldr	r3, [pc, #480]	; (405c68 <_dtoa_r+0x2b8>)
  405a88:	f001 ffca 	bl	407a20 <__aeabi_dsub>
  405a8c:	a36c      	add	r3, pc, #432	; (adr r3, 405c40 <_dtoa_r+0x290>)
  405a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405a92:	f002 f979 	bl	407d88 <__aeabi_dmul>
  405a96:	a36c      	add	r3, pc, #432	; (adr r3, 405c48 <_dtoa_r+0x298>)
  405a98:	e9d3 2300 	ldrd	r2, r3, [r3]
  405a9c:	f001 ffc2 	bl	407a24 <__adddf3>
  405aa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405aa4:	4630      	mov	r0, r6
  405aa6:	f002 f909 	bl	407cbc <__aeabi_i2d>
  405aaa:	a369      	add	r3, pc, #420	; (adr r3, 405c50 <_dtoa_r+0x2a0>)
  405aac:	e9d3 2300 	ldrd	r2, r3, [r3]
  405ab0:	f002 f96a 	bl	407d88 <__aeabi_dmul>
  405ab4:	4602      	mov	r2, r0
  405ab6:	460b      	mov	r3, r1
  405ab8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405abc:	f001 ffb2 	bl	407a24 <__adddf3>
  405ac0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405ac4:	f002 fc10 	bl	4082e8 <__aeabi_d2iz>
  405ac8:	2200      	movs	r2, #0
  405aca:	9002      	str	r0, [sp, #8]
  405acc:	2300      	movs	r3, #0
  405ace:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405ad2:	f002 fbcb 	bl	40826c <__aeabi_dcmplt>
  405ad6:	2800      	cmp	r0, #0
  405ad8:	f040 8173 	bne.w	405dc2 <_dtoa_r+0x412>
  405adc:	9d02      	ldr	r5, [sp, #8]
  405ade:	2d16      	cmp	r5, #22
  405ae0:	f200 815d 	bhi.w	405d9e <_dtoa_r+0x3ee>
  405ae4:	4b61      	ldr	r3, [pc, #388]	; (405c6c <_dtoa_r+0x2bc>)
  405ae6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405aea:	e9d3 0100 	ldrd	r0, r1, [r3]
  405aee:	4652      	mov	r2, sl
  405af0:	465b      	mov	r3, fp
  405af2:	f002 fbd9 	bl	4082a8 <__aeabi_dcmpgt>
  405af6:	2800      	cmp	r0, #0
  405af8:	f000 81c5 	beq.w	405e86 <_dtoa_r+0x4d6>
  405afc:	1e6b      	subs	r3, r5, #1
  405afe:	9302      	str	r3, [sp, #8]
  405b00:	2300      	movs	r3, #0
  405b02:	930e      	str	r3, [sp, #56]	; 0x38
  405b04:	1bbf      	subs	r7, r7, r6
  405b06:	1e7b      	subs	r3, r7, #1
  405b08:	9306      	str	r3, [sp, #24]
  405b0a:	f100 8154 	bmi.w	405db6 <_dtoa_r+0x406>
  405b0e:	2300      	movs	r3, #0
  405b10:	9308      	str	r3, [sp, #32]
  405b12:	9b02      	ldr	r3, [sp, #8]
  405b14:	2b00      	cmp	r3, #0
  405b16:	f2c0 8145 	blt.w	405da4 <_dtoa_r+0x3f4>
  405b1a:	9a06      	ldr	r2, [sp, #24]
  405b1c:	930d      	str	r3, [sp, #52]	; 0x34
  405b1e:	4611      	mov	r1, r2
  405b20:	4419      	add	r1, r3
  405b22:	2300      	movs	r3, #0
  405b24:	9106      	str	r1, [sp, #24]
  405b26:	930c      	str	r3, [sp, #48]	; 0x30
  405b28:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405b2a:	2b09      	cmp	r3, #9
  405b2c:	d82a      	bhi.n	405b84 <_dtoa_r+0x1d4>
  405b2e:	2b05      	cmp	r3, #5
  405b30:	f340 865b 	ble.w	4067ea <_dtoa_r+0xe3a>
  405b34:	3b04      	subs	r3, #4
  405b36:	9324      	str	r3, [sp, #144]	; 0x90
  405b38:	2500      	movs	r5, #0
  405b3a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405b3c:	3b02      	subs	r3, #2
  405b3e:	2b03      	cmp	r3, #3
  405b40:	f200 8642 	bhi.w	4067c8 <_dtoa_r+0xe18>
  405b44:	e8df f013 	tbh	[pc, r3, lsl #1]
  405b48:	02c903d4 	.word	0x02c903d4
  405b4c:	046103df 	.word	0x046103df
  405b50:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405b52:	9e19      	ldr	r6, [sp, #100]	; 0x64
  405b54:	443e      	add	r6, r7
  405b56:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405b5a:	2b20      	cmp	r3, #32
  405b5c:	f340 818e 	ble.w	405e7c <_dtoa_r+0x4cc>
  405b60:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  405b64:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405b68:	409d      	lsls	r5, r3
  405b6a:	fa2a f000 	lsr.w	r0, sl, r0
  405b6e:	4328      	orrs	r0, r5
  405b70:	f002 f894 	bl	407c9c <__aeabi_ui2d>
  405b74:	2301      	movs	r3, #1
  405b76:	3e01      	subs	r6, #1
  405b78:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405b7c:	9314      	str	r3, [sp, #80]	; 0x50
  405b7e:	e781      	b.n	405a84 <_dtoa_r+0xd4>
  405b80:	483b      	ldr	r0, [pc, #236]	; (405c70 <_dtoa_r+0x2c0>)
  405b82:	e743      	b.n	405a0c <_dtoa_r+0x5c>
  405b84:	2100      	movs	r1, #0
  405b86:	6461      	str	r1, [r4, #68]	; 0x44
  405b88:	4620      	mov	r0, r4
  405b8a:	9125      	str	r1, [sp, #148]	; 0x94
  405b8c:	f001 f88a 	bl	406ca4 <_Balloc>
  405b90:	f04f 33ff 	mov.w	r3, #4294967295
  405b94:	930a      	str	r3, [sp, #40]	; 0x28
  405b96:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405b98:	930f      	str	r3, [sp, #60]	; 0x3c
  405b9a:	2301      	movs	r3, #1
  405b9c:	9004      	str	r0, [sp, #16]
  405b9e:	6420      	str	r0, [r4, #64]	; 0x40
  405ba0:	9224      	str	r2, [sp, #144]	; 0x90
  405ba2:	930b      	str	r3, [sp, #44]	; 0x2c
  405ba4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405ba6:	2b00      	cmp	r3, #0
  405ba8:	f2c0 80d9 	blt.w	405d5e <_dtoa_r+0x3ae>
  405bac:	9a02      	ldr	r2, [sp, #8]
  405bae:	2a0e      	cmp	r2, #14
  405bb0:	f300 80d5 	bgt.w	405d5e <_dtoa_r+0x3ae>
  405bb4:	4b2d      	ldr	r3, [pc, #180]	; (405c6c <_dtoa_r+0x2bc>)
  405bb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405bba:	e9d3 2300 	ldrd	r2, r3, [r3]
  405bbe:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405bc2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405bc4:	2b00      	cmp	r3, #0
  405bc6:	f2c0 83ba 	blt.w	40633e <_dtoa_r+0x98e>
  405bca:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405bce:	4650      	mov	r0, sl
  405bd0:	462a      	mov	r2, r5
  405bd2:	4633      	mov	r3, r6
  405bd4:	4659      	mov	r1, fp
  405bd6:	f002 fa01 	bl	407fdc <__aeabi_ddiv>
  405bda:	f002 fb85 	bl	4082e8 <__aeabi_d2iz>
  405bde:	4680      	mov	r8, r0
  405be0:	f002 f86c 	bl	407cbc <__aeabi_i2d>
  405be4:	462a      	mov	r2, r5
  405be6:	4633      	mov	r3, r6
  405be8:	f002 f8ce 	bl	407d88 <__aeabi_dmul>
  405bec:	460b      	mov	r3, r1
  405bee:	4602      	mov	r2, r0
  405bf0:	4659      	mov	r1, fp
  405bf2:	4650      	mov	r0, sl
  405bf4:	f001 ff14 	bl	407a20 <__aeabi_dsub>
  405bf8:	9d04      	ldr	r5, [sp, #16]
  405bfa:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405bfe:	702b      	strb	r3, [r5, #0]
  405c00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c02:	2b01      	cmp	r3, #1
  405c04:	4606      	mov	r6, r0
  405c06:	460f      	mov	r7, r1
  405c08:	f105 0501 	add.w	r5, r5, #1
  405c0c:	d068      	beq.n	405ce0 <_dtoa_r+0x330>
  405c0e:	2200      	movs	r2, #0
  405c10:	4b18      	ldr	r3, [pc, #96]	; (405c74 <_dtoa_r+0x2c4>)
  405c12:	f002 f8b9 	bl	407d88 <__aeabi_dmul>
  405c16:	2200      	movs	r2, #0
  405c18:	2300      	movs	r3, #0
  405c1a:	4606      	mov	r6, r0
  405c1c:	460f      	mov	r7, r1
  405c1e:	f002 fb1b 	bl	408258 <__aeabi_dcmpeq>
  405c22:	2800      	cmp	r0, #0
  405c24:	f040 8088 	bne.w	405d38 <_dtoa_r+0x388>
  405c28:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405c2c:	f04f 0a00 	mov.w	sl, #0
  405c30:	f8df b040 	ldr.w	fp, [pc, #64]	; 405c74 <_dtoa_r+0x2c4>
  405c34:	940c      	str	r4, [sp, #48]	; 0x30
  405c36:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405c3a:	e028      	b.n	405c8e <_dtoa_r+0x2de>
  405c3c:	f3af 8000 	nop.w
  405c40:	636f4361 	.word	0x636f4361
  405c44:	3fd287a7 	.word	0x3fd287a7
  405c48:	8b60c8b3 	.word	0x8b60c8b3
  405c4c:	3fc68a28 	.word	0x3fc68a28
  405c50:	509f79fb 	.word	0x509f79fb
  405c54:	3fd34413 	.word	0x3fd34413
  405c58:	7ff00000 	.word	0x7ff00000
  405c5c:	00408df5 	.word	0x00408df5
  405c60:	00408e18 	.word	0x00408e18
  405c64:	00408e24 	.word	0x00408e24
  405c68:	3ff80000 	.word	0x3ff80000
  405c6c:	00408e50 	.word	0x00408e50
  405c70:	00408df4 	.word	0x00408df4
  405c74:	40240000 	.word	0x40240000
  405c78:	f002 f886 	bl	407d88 <__aeabi_dmul>
  405c7c:	2200      	movs	r2, #0
  405c7e:	2300      	movs	r3, #0
  405c80:	4606      	mov	r6, r0
  405c82:	460f      	mov	r7, r1
  405c84:	f002 fae8 	bl	408258 <__aeabi_dcmpeq>
  405c88:	2800      	cmp	r0, #0
  405c8a:	f040 83c1 	bne.w	406410 <_dtoa_r+0xa60>
  405c8e:	4642      	mov	r2, r8
  405c90:	464b      	mov	r3, r9
  405c92:	4630      	mov	r0, r6
  405c94:	4639      	mov	r1, r7
  405c96:	f002 f9a1 	bl	407fdc <__aeabi_ddiv>
  405c9a:	f002 fb25 	bl	4082e8 <__aeabi_d2iz>
  405c9e:	4604      	mov	r4, r0
  405ca0:	f002 f80c 	bl	407cbc <__aeabi_i2d>
  405ca4:	4642      	mov	r2, r8
  405ca6:	464b      	mov	r3, r9
  405ca8:	f002 f86e 	bl	407d88 <__aeabi_dmul>
  405cac:	4602      	mov	r2, r0
  405cae:	460b      	mov	r3, r1
  405cb0:	4630      	mov	r0, r6
  405cb2:	4639      	mov	r1, r7
  405cb4:	f001 feb4 	bl	407a20 <__aeabi_dsub>
  405cb8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405cbc:	9e04      	ldr	r6, [sp, #16]
  405cbe:	f805 eb01 	strb.w	lr, [r5], #1
  405cc2:	eba5 0e06 	sub.w	lr, r5, r6
  405cc6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405cc8:	45b6      	cmp	lr, r6
  405cca:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405cce:	4652      	mov	r2, sl
  405cd0:	465b      	mov	r3, fp
  405cd2:	d1d1      	bne.n	405c78 <_dtoa_r+0x2c8>
  405cd4:	46a0      	mov	r8, r4
  405cd6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405cda:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405cdc:	4606      	mov	r6, r0
  405cde:	460f      	mov	r7, r1
  405ce0:	4632      	mov	r2, r6
  405ce2:	463b      	mov	r3, r7
  405ce4:	4630      	mov	r0, r6
  405ce6:	4639      	mov	r1, r7
  405ce8:	f001 fe9c 	bl	407a24 <__adddf3>
  405cec:	4606      	mov	r6, r0
  405cee:	460f      	mov	r7, r1
  405cf0:	4602      	mov	r2, r0
  405cf2:	460b      	mov	r3, r1
  405cf4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405cf8:	f002 fab8 	bl	40826c <__aeabi_dcmplt>
  405cfc:	b948      	cbnz	r0, 405d12 <_dtoa_r+0x362>
  405cfe:	4632      	mov	r2, r6
  405d00:	463b      	mov	r3, r7
  405d02:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405d06:	f002 faa7 	bl	408258 <__aeabi_dcmpeq>
  405d0a:	b1a8      	cbz	r0, 405d38 <_dtoa_r+0x388>
  405d0c:	f018 0f01 	tst.w	r8, #1
  405d10:	d012      	beq.n	405d38 <_dtoa_r+0x388>
  405d12:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405d16:	9a04      	ldr	r2, [sp, #16]
  405d18:	1e6b      	subs	r3, r5, #1
  405d1a:	e004      	b.n	405d26 <_dtoa_r+0x376>
  405d1c:	429a      	cmp	r2, r3
  405d1e:	f000 8401 	beq.w	406524 <_dtoa_r+0xb74>
  405d22:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405d26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405d2a:	f103 0501 	add.w	r5, r3, #1
  405d2e:	d0f5      	beq.n	405d1c <_dtoa_r+0x36c>
  405d30:	f108 0801 	add.w	r8, r8, #1
  405d34:	f883 8000 	strb.w	r8, [r3]
  405d38:	4649      	mov	r1, r9
  405d3a:	4620      	mov	r0, r4
  405d3c:	f000 ffd8 	bl	406cf0 <_Bfree>
  405d40:	2200      	movs	r2, #0
  405d42:	9b02      	ldr	r3, [sp, #8]
  405d44:	702a      	strb	r2, [r5, #0]
  405d46:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405d48:	3301      	adds	r3, #1
  405d4a:	6013      	str	r3, [r2, #0]
  405d4c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405d4e:	2b00      	cmp	r3, #0
  405d50:	f000 839e 	beq.w	406490 <_dtoa_r+0xae0>
  405d54:	9804      	ldr	r0, [sp, #16]
  405d56:	601d      	str	r5, [r3, #0]
  405d58:	b01b      	add	sp, #108	; 0x6c
  405d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d5e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405d60:	2a00      	cmp	r2, #0
  405d62:	d03e      	beq.n	405de2 <_dtoa_r+0x432>
  405d64:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405d66:	2a01      	cmp	r2, #1
  405d68:	f340 8311 	ble.w	40638e <_dtoa_r+0x9de>
  405d6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405d70:	1e5f      	subs	r7, r3, #1
  405d72:	42ba      	cmp	r2, r7
  405d74:	f2c0 838f 	blt.w	406496 <_dtoa_r+0xae6>
  405d78:	1bd7      	subs	r7, r2, r7
  405d7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d7c:	2b00      	cmp	r3, #0
  405d7e:	f2c0 848b 	blt.w	406698 <_dtoa_r+0xce8>
  405d82:	9d08      	ldr	r5, [sp, #32]
  405d84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d86:	9a08      	ldr	r2, [sp, #32]
  405d88:	441a      	add	r2, r3
  405d8a:	9208      	str	r2, [sp, #32]
  405d8c:	9a06      	ldr	r2, [sp, #24]
  405d8e:	2101      	movs	r1, #1
  405d90:	441a      	add	r2, r3
  405d92:	4620      	mov	r0, r4
  405d94:	9206      	str	r2, [sp, #24]
  405d96:	f001 f845 	bl	406e24 <__i2b>
  405d9a:	4606      	mov	r6, r0
  405d9c:	e024      	b.n	405de8 <_dtoa_r+0x438>
  405d9e:	2301      	movs	r3, #1
  405da0:	930e      	str	r3, [sp, #56]	; 0x38
  405da2:	e6af      	b.n	405b04 <_dtoa_r+0x154>
  405da4:	9a08      	ldr	r2, [sp, #32]
  405da6:	9b02      	ldr	r3, [sp, #8]
  405da8:	1ad2      	subs	r2, r2, r3
  405daa:	425b      	negs	r3, r3
  405dac:	930c      	str	r3, [sp, #48]	; 0x30
  405dae:	2300      	movs	r3, #0
  405db0:	9208      	str	r2, [sp, #32]
  405db2:	930d      	str	r3, [sp, #52]	; 0x34
  405db4:	e6b8      	b.n	405b28 <_dtoa_r+0x178>
  405db6:	f1c7 0301 	rsb	r3, r7, #1
  405dba:	9308      	str	r3, [sp, #32]
  405dbc:	2300      	movs	r3, #0
  405dbe:	9306      	str	r3, [sp, #24]
  405dc0:	e6a7      	b.n	405b12 <_dtoa_r+0x162>
  405dc2:	9d02      	ldr	r5, [sp, #8]
  405dc4:	4628      	mov	r0, r5
  405dc6:	f001 ff79 	bl	407cbc <__aeabi_i2d>
  405dca:	4602      	mov	r2, r0
  405dcc:	460b      	mov	r3, r1
  405dce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405dd2:	f002 fa41 	bl	408258 <__aeabi_dcmpeq>
  405dd6:	2800      	cmp	r0, #0
  405dd8:	f47f ae80 	bne.w	405adc <_dtoa_r+0x12c>
  405ddc:	1e6b      	subs	r3, r5, #1
  405dde:	9302      	str	r3, [sp, #8]
  405de0:	e67c      	b.n	405adc <_dtoa_r+0x12c>
  405de2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405de4:	9d08      	ldr	r5, [sp, #32]
  405de6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405de8:	2d00      	cmp	r5, #0
  405dea:	dd0c      	ble.n	405e06 <_dtoa_r+0x456>
  405dec:	9906      	ldr	r1, [sp, #24]
  405dee:	2900      	cmp	r1, #0
  405df0:	460b      	mov	r3, r1
  405df2:	dd08      	ble.n	405e06 <_dtoa_r+0x456>
  405df4:	42a9      	cmp	r1, r5
  405df6:	9a08      	ldr	r2, [sp, #32]
  405df8:	bfa8      	it	ge
  405dfa:	462b      	movge	r3, r5
  405dfc:	1ad2      	subs	r2, r2, r3
  405dfe:	1aed      	subs	r5, r5, r3
  405e00:	1acb      	subs	r3, r1, r3
  405e02:	9208      	str	r2, [sp, #32]
  405e04:	9306      	str	r3, [sp, #24]
  405e06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405e08:	b1d3      	cbz	r3, 405e40 <_dtoa_r+0x490>
  405e0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405e0c:	2b00      	cmp	r3, #0
  405e0e:	f000 82b7 	beq.w	406380 <_dtoa_r+0x9d0>
  405e12:	2f00      	cmp	r7, #0
  405e14:	dd10      	ble.n	405e38 <_dtoa_r+0x488>
  405e16:	4631      	mov	r1, r6
  405e18:	463a      	mov	r2, r7
  405e1a:	4620      	mov	r0, r4
  405e1c:	f001 f89e 	bl	406f5c <__pow5mult>
  405e20:	464a      	mov	r2, r9
  405e22:	4601      	mov	r1, r0
  405e24:	4606      	mov	r6, r0
  405e26:	4620      	mov	r0, r4
  405e28:	f001 f806 	bl	406e38 <__multiply>
  405e2c:	4649      	mov	r1, r9
  405e2e:	4680      	mov	r8, r0
  405e30:	4620      	mov	r0, r4
  405e32:	f000 ff5d 	bl	406cf0 <_Bfree>
  405e36:	46c1      	mov	r9, r8
  405e38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405e3a:	1bda      	subs	r2, r3, r7
  405e3c:	f040 82a1 	bne.w	406382 <_dtoa_r+0x9d2>
  405e40:	2101      	movs	r1, #1
  405e42:	4620      	mov	r0, r4
  405e44:	f000 ffee 	bl	406e24 <__i2b>
  405e48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405e4a:	2b00      	cmp	r3, #0
  405e4c:	4680      	mov	r8, r0
  405e4e:	dd1c      	ble.n	405e8a <_dtoa_r+0x4da>
  405e50:	4601      	mov	r1, r0
  405e52:	461a      	mov	r2, r3
  405e54:	4620      	mov	r0, r4
  405e56:	f001 f881 	bl	406f5c <__pow5mult>
  405e5a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405e5c:	2b01      	cmp	r3, #1
  405e5e:	4680      	mov	r8, r0
  405e60:	f340 8254 	ble.w	40630c <_dtoa_r+0x95c>
  405e64:	2300      	movs	r3, #0
  405e66:	930c      	str	r3, [sp, #48]	; 0x30
  405e68:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405e6c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405e70:	6918      	ldr	r0, [r3, #16]
  405e72:	f000 ff87 	bl	406d84 <__hi0bits>
  405e76:	f1c0 0020 	rsb	r0, r0, #32
  405e7a:	e010      	b.n	405e9e <_dtoa_r+0x4ee>
  405e7c:	f1c3 0520 	rsb	r5, r3, #32
  405e80:	fa0a f005 	lsl.w	r0, sl, r5
  405e84:	e674      	b.n	405b70 <_dtoa_r+0x1c0>
  405e86:	900e      	str	r0, [sp, #56]	; 0x38
  405e88:	e63c      	b.n	405b04 <_dtoa_r+0x154>
  405e8a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405e8c:	2b01      	cmp	r3, #1
  405e8e:	f340 8287 	ble.w	4063a0 <_dtoa_r+0x9f0>
  405e92:	2300      	movs	r3, #0
  405e94:	930c      	str	r3, [sp, #48]	; 0x30
  405e96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405e98:	2001      	movs	r0, #1
  405e9a:	2b00      	cmp	r3, #0
  405e9c:	d1e4      	bne.n	405e68 <_dtoa_r+0x4b8>
  405e9e:	9a06      	ldr	r2, [sp, #24]
  405ea0:	4410      	add	r0, r2
  405ea2:	f010 001f 	ands.w	r0, r0, #31
  405ea6:	f000 80a1 	beq.w	405fec <_dtoa_r+0x63c>
  405eaa:	f1c0 0320 	rsb	r3, r0, #32
  405eae:	2b04      	cmp	r3, #4
  405eb0:	f340 849e 	ble.w	4067f0 <_dtoa_r+0xe40>
  405eb4:	9b08      	ldr	r3, [sp, #32]
  405eb6:	f1c0 001c 	rsb	r0, r0, #28
  405eba:	4403      	add	r3, r0
  405ebc:	9308      	str	r3, [sp, #32]
  405ebe:	4613      	mov	r3, r2
  405ec0:	4403      	add	r3, r0
  405ec2:	4405      	add	r5, r0
  405ec4:	9306      	str	r3, [sp, #24]
  405ec6:	9b08      	ldr	r3, [sp, #32]
  405ec8:	2b00      	cmp	r3, #0
  405eca:	dd05      	ble.n	405ed8 <_dtoa_r+0x528>
  405ecc:	4649      	mov	r1, r9
  405ece:	461a      	mov	r2, r3
  405ed0:	4620      	mov	r0, r4
  405ed2:	f001 f893 	bl	406ffc <__lshift>
  405ed6:	4681      	mov	r9, r0
  405ed8:	9b06      	ldr	r3, [sp, #24]
  405eda:	2b00      	cmp	r3, #0
  405edc:	dd05      	ble.n	405eea <_dtoa_r+0x53a>
  405ede:	4641      	mov	r1, r8
  405ee0:	461a      	mov	r2, r3
  405ee2:	4620      	mov	r0, r4
  405ee4:	f001 f88a 	bl	406ffc <__lshift>
  405ee8:	4680      	mov	r8, r0
  405eea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405eec:	2b00      	cmp	r3, #0
  405eee:	f040 8086 	bne.w	405ffe <_dtoa_r+0x64e>
  405ef2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ef4:	2b00      	cmp	r3, #0
  405ef6:	f340 8266 	ble.w	4063c6 <_dtoa_r+0xa16>
  405efa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405efc:	2b00      	cmp	r3, #0
  405efe:	f000 8098 	beq.w	406032 <_dtoa_r+0x682>
  405f02:	2d00      	cmp	r5, #0
  405f04:	dd05      	ble.n	405f12 <_dtoa_r+0x562>
  405f06:	4631      	mov	r1, r6
  405f08:	462a      	mov	r2, r5
  405f0a:	4620      	mov	r0, r4
  405f0c:	f001 f876 	bl	406ffc <__lshift>
  405f10:	4606      	mov	r6, r0
  405f12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405f14:	2b00      	cmp	r3, #0
  405f16:	f040 8337 	bne.w	406588 <_dtoa_r+0xbd8>
  405f1a:	9606      	str	r6, [sp, #24]
  405f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f1e:	9a04      	ldr	r2, [sp, #16]
  405f20:	f8dd b018 	ldr.w	fp, [sp, #24]
  405f24:	3b01      	subs	r3, #1
  405f26:	18d3      	adds	r3, r2, r3
  405f28:	930b      	str	r3, [sp, #44]	; 0x2c
  405f2a:	f00a 0301 	and.w	r3, sl, #1
  405f2e:	930c      	str	r3, [sp, #48]	; 0x30
  405f30:	4617      	mov	r7, r2
  405f32:	46c2      	mov	sl, r8
  405f34:	4651      	mov	r1, sl
  405f36:	4648      	mov	r0, r9
  405f38:	f7ff fca6 	bl	405888 <quorem>
  405f3c:	4631      	mov	r1, r6
  405f3e:	4605      	mov	r5, r0
  405f40:	4648      	mov	r0, r9
  405f42:	f001 f8ad 	bl	4070a0 <__mcmp>
  405f46:	465a      	mov	r2, fp
  405f48:	900a      	str	r0, [sp, #40]	; 0x28
  405f4a:	4651      	mov	r1, sl
  405f4c:	4620      	mov	r0, r4
  405f4e:	f001 f8c3 	bl	4070d8 <__mdiff>
  405f52:	68c2      	ldr	r2, [r0, #12]
  405f54:	4680      	mov	r8, r0
  405f56:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405f5a:	2a00      	cmp	r2, #0
  405f5c:	f040 822b 	bne.w	4063b6 <_dtoa_r+0xa06>
  405f60:	4601      	mov	r1, r0
  405f62:	4648      	mov	r0, r9
  405f64:	9308      	str	r3, [sp, #32]
  405f66:	f001 f89b 	bl	4070a0 <__mcmp>
  405f6a:	4641      	mov	r1, r8
  405f6c:	9006      	str	r0, [sp, #24]
  405f6e:	4620      	mov	r0, r4
  405f70:	f000 febe 	bl	406cf0 <_Bfree>
  405f74:	9a06      	ldr	r2, [sp, #24]
  405f76:	9b08      	ldr	r3, [sp, #32]
  405f78:	b932      	cbnz	r2, 405f88 <_dtoa_r+0x5d8>
  405f7a:	9924      	ldr	r1, [sp, #144]	; 0x90
  405f7c:	b921      	cbnz	r1, 405f88 <_dtoa_r+0x5d8>
  405f7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405f80:	2a00      	cmp	r2, #0
  405f82:	f000 83ef 	beq.w	406764 <_dtoa_r+0xdb4>
  405f86:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405f88:	990a      	ldr	r1, [sp, #40]	; 0x28
  405f8a:	2900      	cmp	r1, #0
  405f8c:	f2c0 829f 	blt.w	4064ce <_dtoa_r+0xb1e>
  405f90:	d105      	bne.n	405f9e <_dtoa_r+0x5ee>
  405f92:	9924      	ldr	r1, [sp, #144]	; 0x90
  405f94:	b919      	cbnz	r1, 405f9e <_dtoa_r+0x5ee>
  405f96:	990c      	ldr	r1, [sp, #48]	; 0x30
  405f98:	2900      	cmp	r1, #0
  405f9a:	f000 8298 	beq.w	4064ce <_dtoa_r+0xb1e>
  405f9e:	2a00      	cmp	r2, #0
  405fa0:	f300 8306 	bgt.w	4065b0 <_dtoa_r+0xc00>
  405fa4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405fa6:	703b      	strb	r3, [r7, #0]
  405fa8:	f107 0801 	add.w	r8, r7, #1
  405fac:	4297      	cmp	r7, r2
  405fae:	4645      	mov	r5, r8
  405fb0:	f000 830c 	beq.w	4065cc <_dtoa_r+0xc1c>
  405fb4:	4649      	mov	r1, r9
  405fb6:	2300      	movs	r3, #0
  405fb8:	220a      	movs	r2, #10
  405fba:	4620      	mov	r0, r4
  405fbc:	f000 fea2 	bl	406d04 <__multadd>
  405fc0:	455e      	cmp	r6, fp
  405fc2:	4681      	mov	r9, r0
  405fc4:	4631      	mov	r1, r6
  405fc6:	f04f 0300 	mov.w	r3, #0
  405fca:	f04f 020a 	mov.w	r2, #10
  405fce:	4620      	mov	r0, r4
  405fd0:	f000 81eb 	beq.w	4063aa <_dtoa_r+0x9fa>
  405fd4:	f000 fe96 	bl	406d04 <__multadd>
  405fd8:	4659      	mov	r1, fp
  405fda:	4606      	mov	r6, r0
  405fdc:	2300      	movs	r3, #0
  405fde:	220a      	movs	r2, #10
  405fe0:	4620      	mov	r0, r4
  405fe2:	f000 fe8f 	bl	406d04 <__multadd>
  405fe6:	4647      	mov	r7, r8
  405fe8:	4683      	mov	fp, r0
  405fea:	e7a3      	b.n	405f34 <_dtoa_r+0x584>
  405fec:	201c      	movs	r0, #28
  405fee:	9b08      	ldr	r3, [sp, #32]
  405ff0:	4403      	add	r3, r0
  405ff2:	9308      	str	r3, [sp, #32]
  405ff4:	9b06      	ldr	r3, [sp, #24]
  405ff6:	4403      	add	r3, r0
  405ff8:	4405      	add	r5, r0
  405ffa:	9306      	str	r3, [sp, #24]
  405ffc:	e763      	b.n	405ec6 <_dtoa_r+0x516>
  405ffe:	4641      	mov	r1, r8
  406000:	4648      	mov	r0, r9
  406002:	f001 f84d 	bl	4070a0 <__mcmp>
  406006:	2800      	cmp	r0, #0
  406008:	f6bf af73 	bge.w	405ef2 <_dtoa_r+0x542>
  40600c:	9f02      	ldr	r7, [sp, #8]
  40600e:	4649      	mov	r1, r9
  406010:	2300      	movs	r3, #0
  406012:	220a      	movs	r2, #10
  406014:	4620      	mov	r0, r4
  406016:	3f01      	subs	r7, #1
  406018:	9702      	str	r7, [sp, #8]
  40601a:	f000 fe73 	bl	406d04 <__multadd>
  40601e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406020:	4681      	mov	r9, r0
  406022:	2b00      	cmp	r3, #0
  406024:	f040 83b6 	bne.w	406794 <_dtoa_r+0xde4>
  406028:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40602a:	2b00      	cmp	r3, #0
  40602c:	f340 83bf 	ble.w	4067ae <_dtoa_r+0xdfe>
  406030:	930a      	str	r3, [sp, #40]	; 0x28
  406032:	f8dd b010 	ldr.w	fp, [sp, #16]
  406036:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406038:	465d      	mov	r5, fp
  40603a:	e002      	b.n	406042 <_dtoa_r+0x692>
  40603c:	f000 fe62 	bl	406d04 <__multadd>
  406040:	4681      	mov	r9, r0
  406042:	4641      	mov	r1, r8
  406044:	4648      	mov	r0, r9
  406046:	f7ff fc1f 	bl	405888 <quorem>
  40604a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40604e:	f805 ab01 	strb.w	sl, [r5], #1
  406052:	eba5 030b 	sub.w	r3, r5, fp
  406056:	42bb      	cmp	r3, r7
  406058:	f04f 020a 	mov.w	r2, #10
  40605c:	f04f 0300 	mov.w	r3, #0
  406060:	4649      	mov	r1, r9
  406062:	4620      	mov	r0, r4
  406064:	dbea      	blt.n	40603c <_dtoa_r+0x68c>
  406066:	9b04      	ldr	r3, [sp, #16]
  406068:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40606a:	2a01      	cmp	r2, #1
  40606c:	bfac      	ite	ge
  40606e:	189b      	addge	r3, r3, r2
  406070:	3301      	addlt	r3, #1
  406072:	461d      	mov	r5, r3
  406074:	f04f 0b00 	mov.w	fp, #0
  406078:	4649      	mov	r1, r9
  40607a:	2201      	movs	r2, #1
  40607c:	4620      	mov	r0, r4
  40607e:	f000 ffbd 	bl	406ffc <__lshift>
  406082:	4641      	mov	r1, r8
  406084:	4681      	mov	r9, r0
  406086:	f001 f80b 	bl	4070a0 <__mcmp>
  40608a:	2800      	cmp	r0, #0
  40608c:	f340 823d 	ble.w	40650a <_dtoa_r+0xb5a>
  406090:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406094:	9904      	ldr	r1, [sp, #16]
  406096:	1e6b      	subs	r3, r5, #1
  406098:	e004      	b.n	4060a4 <_dtoa_r+0x6f4>
  40609a:	428b      	cmp	r3, r1
  40609c:	f000 81ae 	beq.w	4063fc <_dtoa_r+0xa4c>
  4060a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4060a4:	2a39      	cmp	r2, #57	; 0x39
  4060a6:	f103 0501 	add.w	r5, r3, #1
  4060aa:	d0f6      	beq.n	40609a <_dtoa_r+0x6ea>
  4060ac:	3201      	adds	r2, #1
  4060ae:	701a      	strb	r2, [r3, #0]
  4060b0:	4641      	mov	r1, r8
  4060b2:	4620      	mov	r0, r4
  4060b4:	f000 fe1c 	bl	406cf0 <_Bfree>
  4060b8:	2e00      	cmp	r6, #0
  4060ba:	f43f ae3d 	beq.w	405d38 <_dtoa_r+0x388>
  4060be:	f1bb 0f00 	cmp.w	fp, #0
  4060c2:	d005      	beq.n	4060d0 <_dtoa_r+0x720>
  4060c4:	45b3      	cmp	fp, r6
  4060c6:	d003      	beq.n	4060d0 <_dtoa_r+0x720>
  4060c8:	4659      	mov	r1, fp
  4060ca:	4620      	mov	r0, r4
  4060cc:	f000 fe10 	bl	406cf0 <_Bfree>
  4060d0:	4631      	mov	r1, r6
  4060d2:	4620      	mov	r0, r4
  4060d4:	f000 fe0c 	bl	406cf0 <_Bfree>
  4060d8:	e62e      	b.n	405d38 <_dtoa_r+0x388>
  4060da:	2300      	movs	r3, #0
  4060dc:	930b      	str	r3, [sp, #44]	; 0x2c
  4060de:	9b02      	ldr	r3, [sp, #8]
  4060e0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4060e2:	4413      	add	r3, r2
  4060e4:	930f      	str	r3, [sp, #60]	; 0x3c
  4060e6:	3301      	adds	r3, #1
  4060e8:	2b01      	cmp	r3, #1
  4060ea:	461f      	mov	r7, r3
  4060ec:	461e      	mov	r6, r3
  4060ee:	930a      	str	r3, [sp, #40]	; 0x28
  4060f0:	bfb8      	it	lt
  4060f2:	2701      	movlt	r7, #1
  4060f4:	2100      	movs	r1, #0
  4060f6:	2f17      	cmp	r7, #23
  4060f8:	6461      	str	r1, [r4, #68]	; 0x44
  4060fa:	d90a      	bls.n	406112 <_dtoa_r+0x762>
  4060fc:	2201      	movs	r2, #1
  4060fe:	2304      	movs	r3, #4
  406100:	005b      	lsls	r3, r3, #1
  406102:	f103 0014 	add.w	r0, r3, #20
  406106:	4287      	cmp	r7, r0
  406108:	4611      	mov	r1, r2
  40610a:	f102 0201 	add.w	r2, r2, #1
  40610e:	d2f7      	bcs.n	406100 <_dtoa_r+0x750>
  406110:	6461      	str	r1, [r4, #68]	; 0x44
  406112:	4620      	mov	r0, r4
  406114:	f000 fdc6 	bl	406ca4 <_Balloc>
  406118:	2e0e      	cmp	r6, #14
  40611a:	9004      	str	r0, [sp, #16]
  40611c:	6420      	str	r0, [r4, #64]	; 0x40
  40611e:	f63f ad41 	bhi.w	405ba4 <_dtoa_r+0x1f4>
  406122:	2d00      	cmp	r5, #0
  406124:	f43f ad3e 	beq.w	405ba4 <_dtoa_r+0x1f4>
  406128:	9902      	ldr	r1, [sp, #8]
  40612a:	2900      	cmp	r1, #0
  40612c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  406130:	f340 8202 	ble.w	406538 <_dtoa_r+0xb88>
  406134:	4bb8      	ldr	r3, [pc, #736]	; (406418 <_dtoa_r+0xa68>)
  406136:	f001 020f 	and.w	r2, r1, #15
  40613a:	110d      	asrs	r5, r1, #4
  40613c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406140:	06e9      	lsls	r1, r5, #27
  406142:	e9d3 6700 	ldrd	r6, r7, [r3]
  406146:	f140 81ae 	bpl.w	4064a6 <_dtoa_r+0xaf6>
  40614a:	4bb4      	ldr	r3, [pc, #720]	; (40641c <_dtoa_r+0xa6c>)
  40614c:	4650      	mov	r0, sl
  40614e:	4659      	mov	r1, fp
  406150:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406154:	f001 ff42 	bl	407fdc <__aeabi_ddiv>
  406158:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40615c:	f005 050f 	and.w	r5, r5, #15
  406160:	f04f 0a03 	mov.w	sl, #3
  406164:	b18d      	cbz	r5, 40618a <_dtoa_r+0x7da>
  406166:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40641c <_dtoa_r+0xa6c>
  40616a:	07ea      	lsls	r2, r5, #31
  40616c:	d509      	bpl.n	406182 <_dtoa_r+0x7d2>
  40616e:	4630      	mov	r0, r6
  406170:	4639      	mov	r1, r7
  406172:	e9d8 2300 	ldrd	r2, r3, [r8]
  406176:	f001 fe07 	bl	407d88 <__aeabi_dmul>
  40617a:	f10a 0a01 	add.w	sl, sl, #1
  40617e:	4606      	mov	r6, r0
  406180:	460f      	mov	r7, r1
  406182:	106d      	asrs	r5, r5, #1
  406184:	f108 0808 	add.w	r8, r8, #8
  406188:	d1ef      	bne.n	40616a <_dtoa_r+0x7ba>
  40618a:	463b      	mov	r3, r7
  40618c:	4632      	mov	r2, r6
  40618e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  406192:	f001 ff23 	bl	407fdc <__aeabi_ddiv>
  406196:	4607      	mov	r7, r0
  406198:	4688      	mov	r8, r1
  40619a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40619c:	b143      	cbz	r3, 4061b0 <_dtoa_r+0x800>
  40619e:	2200      	movs	r2, #0
  4061a0:	4b9f      	ldr	r3, [pc, #636]	; (406420 <_dtoa_r+0xa70>)
  4061a2:	4638      	mov	r0, r7
  4061a4:	4641      	mov	r1, r8
  4061a6:	f002 f861 	bl	40826c <__aeabi_dcmplt>
  4061aa:	2800      	cmp	r0, #0
  4061ac:	f040 8286 	bne.w	4066bc <_dtoa_r+0xd0c>
  4061b0:	4650      	mov	r0, sl
  4061b2:	f001 fd83 	bl	407cbc <__aeabi_i2d>
  4061b6:	463a      	mov	r2, r7
  4061b8:	4643      	mov	r3, r8
  4061ba:	f001 fde5 	bl	407d88 <__aeabi_dmul>
  4061be:	4b99      	ldr	r3, [pc, #612]	; (406424 <_dtoa_r+0xa74>)
  4061c0:	2200      	movs	r2, #0
  4061c2:	f001 fc2f 	bl	407a24 <__adddf3>
  4061c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061c8:	4605      	mov	r5, r0
  4061ca:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4061ce:	2b00      	cmp	r3, #0
  4061d0:	f000 813e 	beq.w	406450 <_dtoa_r+0xaa0>
  4061d4:	9b02      	ldr	r3, [sp, #8]
  4061d6:	9315      	str	r3, [sp, #84]	; 0x54
  4061d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4061da:	9312      	str	r3, [sp, #72]	; 0x48
  4061dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4061de:	2b00      	cmp	r3, #0
  4061e0:	f000 81fa 	beq.w	4065d8 <_dtoa_r+0xc28>
  4061e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4061e6:	4b8c      	ldr	r3, [pc, #560]	; (406418 <_dtoa_r+0xa68>)
  4061e8:	498f      	ldr	r1, [pc, #572]	; (406428 <_dtoa_r+0xa78>)
  4061ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4061ee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4061f2:	2000      	movs	r0, #0
  4061f4:	f001 fef2 	bl	407fdc <__aeabi_ddiv>
  4061f8:	462a      	mov	r2, r5
  4061fa:	4633      	mov	r3, r6
  4061fc:	f001 fc10 	bl	407a20 <__aeabi_dsub>
  406200:	4682      	mov	sl, r0
  406202:	468b      	mov	fp, r1
  406204:	4638      	mov	r0, r7
  406206:	4641      	mov	r1, r8
  406208:	f002 f86e 	bl	4082e8 <__aeabi_d2iz>
  40620c:	4605      	mov	r5, r0
  40620e:	f001 fd55 	bl	407cbc <__aeabi_i2d>
  406212:	4602      	mov	r2, r0
  406214:	460b      	mov	r3, r1
  406216:	4638      	mov	r0, r7
  406218:	4641      	mov	r1, r8
  40621a:	f001 fc01 	bl	407a20 <__aeabi_dsub>
  40621e:	3530      	adds	r5, #48	; 0x30
  406220:	fa5f f885 	uxtb.w	r8, r5
  406224:	9d04      	ldr	r5, [sp, #16]
  406226:	4606      	mov	r6, r0
  406228:	460f      	mov	r7, r1
  40622a:	f885 8000 	strb.w	r8, [r5]
  40622e:	4602      	mov	r2, r0
  406230:	460b      	mov	r3, r1
  406232:	4650      	mov	r0, sl
  406234:	4659      	mov	r1, fp
  406236:	3501      	adds	r5, #1
  406238:	f002 f836 	bl	4082a8 <__aeabi_dcmpgt>
  40623c:	2800      	cmp	r0, #0
  40623e:	d154      	bne.n	4062ea <_dtoa_r+0x93a>
  406240:	4632      	mov	r2, r6
  406242:	463b      	mov	r3, r7
  406244:	2000      	movs	r0, #0
  406246:	4976      	ldr	r1, [pc, #472]	; (406420 <_dtoa_r+0xa70>)
  406248:	f001 fbea 	bl	407a20 <__aeabi_dsub>
  40624c:	4602      	mov	r2, r0
  40624e:	460b      	mov	r3, r1
  406250:	4650      	mov	r0, sl
  406252:	4659      	mov	r1, fp
  406254:	f002 f828 	bl	4082a8 <__aeabi_dcmpgt>
  406258:	2800      	cmp	r0, #0
  40625a:	f040 8270 	bne.w	40673e <_dtoa_r+0xd8e>
  40625e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406260:	2a01      	cmp	r2, #1
  406262:	f000 8111 	beq.w	406488 <_dtoa_r+0xad8>
  406266:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406268:	9a04      	ldr	r2, [sp, #16]
  40626a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40626e:	4413      	add	r3, r2
  406270:	4699      	mov	r9, r3
  406272:	e00d      	b.n	406290 <_dtoa_r+0x8e0>
  406274:	2000      	movs	r0, #0
  406276:	496a      	ldr	r1, [pc, #424]	; (406420 <_dtoa_r+0xa70>)
  406278:	f001 fbd2 	bl	407a20 <__aeabi_dsub>
  40627c:	4652      	mov	r2, sl
  40627e:	465b      	mov	r3, fp
  406280:	f001 fff4 	bl	40826c <__aeabi_dcmplt>
  406284:	2800      	cmp	r0, #0
  406286:	f040 8258 	bne.w	40673a <_dtoa_r+0xd8a>
  40628a:	454d      	cmp	r5, r9
  40628c:	f000 80fa 	beq.w	406484 <_dtoa_r+0xad4>
  406290:	4650      	mov	r0, sl
  406292:	4659      	mov	r1, fp
  406294:	2200      	movs	r2, #0
  406296:	4b65      	ldr	r3, [pc, #404]	; (40642c <_dtoa_r+0xa7c>)
  406298:	f001 fd76 	bl	407d88 <__aeabi_dmul>
  40629c:	2200      	movs	r2, #0
  40629e:	4b63      	ldr	r3, [pc, #396]	; (40642c <_dtoa_r+0xa7c>)
  4062a0:	4682      	mov	sl, r0
  4062a2:	468b      	mov	fp, r1
  4062a4:	4630      	mov	r0, r6
  4062a6:	4639      	mov	r1, r7
  4062a8:	f001 fd6e 	bl	407d88 <__aeabi_dmul>
  4062ac:	460f      	mov	r7, r1
  4062ae:	4606      	mov	r6, r0
  4062b0:	f002 f81a 	bl	4082e8 <__aeabi_d2iz>
  4062b4:	4680      	mov	r8, r0
  4062b6:	f001 fd01 	bl	407cbc <__aeabi_i2d>
  4062ba:	4602      	mov	r2, r0
  4062bc:	460b      	mov	r3, r1
  4062be:	4630      	mov	r0, r6
  4062c0:	4639      	mov	r1, r7
  4062c2:	f001 fbad 	bl	407a20 <__aeabi_dsub>
  4062c6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4062ca:	fa5f f888 	uxtb.w	r8, r8
  4062ce:	4652      	mov	r2, sl
  4062d0:	465b      	mov	r3, fp
  4062d2:	f805 8b01 	strb.w	r8, [r5], #1
  4062d6:	4606      	mov	r6, r0
  4062d8:	460f      	mov	r7, r1
  4062da:	f001 ffc7 	bl	40826c <__aeabi_dcmplt>
  4062de:	4632      	mov	r2, r6
  4062e0:	463b      	mov	r3, r7
  4062e2:	2800      	cmp	r0, #0
  4062e4:	d0c6      	beq.n	406274 <_dtoa_r+0x8c4>
  4062e6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4062ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4062ec:	9302      	str	r3, [sp, #8]
  4062ee:	e523      	b.n	405d38 <_dtoa_r+0x388>
  4062f0:	2300      	movs	r3, #0
  4062f2:	930b      	str	r3, [sp, #44]	; 0x2c
  4062f4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4062f6:	2b00      	cmp	r3, #0
  4062f8:	f340 80dc 	ble.w	4064b4 <_dtoa_r+0xb04>
  4062fc:	461f      	mov	r7, r3
  4062fe:	461e      	mov	r6, r3
  406300:	930f      	str	r3, [sp, #60]	; 0x3c
  406302:	930a      	str	r3, [sp, #40]	; 0x28
  406304:	e6f6      	b.n	4060f4 <_dtoa_r+0x744>
  406306:	2301      	movs	r3, #1
  406308:	930b      	str	r3, [sp, #44]	; 0x2c
  40630a:	e7f3      	b.n	4062f4 <_dtoa_r+0x944>
  40630c:	f1ba 0f00 	cmp.w	sl, #0
  406310:	f47f ada8 	bne.w	405e64 <_dtoa_r+0x4b4>
  406314:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406318:	2b00      	cmp	r3, #0
  40631a:	f47f adba 	bne.w	405e92 <_dtoa_r+0x4e2>
  40631e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406322:	0d3f      	lsrs	r7, r7, #20
  406324:	053f      	lsls	r7, r7, #20
  406326:	2f00      	cmp	r7, #0
  406328:	f000 820d 	beq.w	406746 <_dtoa_r+0xd96>
  40632c:	9b08      	ldr	r3, [sp, #32]
  40632e:	3301      	adds	r3, #1
  406330:	9308      	str	r3, [sp, #32]
  406332:	9b06      	ldr	r3, [sp, #24]
  406334:	3301      	adds	r3, #1
  406336:	9306      	str	r3, [sp, #24]
  406338:	2301      	movs	r3, #1
  40633a:	930c      	str	r3, [sp, #48]	; 0x30
  40633c:	e5ab      	b.n	405e96 <_dtoa_r+0x4e6>
  40633e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406340:	2b00      	cmp	r3, #0
  406342:	f73f ac42 	bgt.w	405bca <_dtoa_r+0x21a>
  406346:	f040 8221 	bne.w	40678c <_dtoa_r+0xddc>
  40634a:	2200      	movs	r2, #0
  40634c:	4b38      	ldr	r3, [pc, #224]	; (406430 <_dtoa_r+0xa80>)
  40634e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406352:	f001 fd19 	bl	407d88 <__aeabi_dmul>
  406356:	4652      	mov	r2, sl
  406358:	465b      	mov	r3, fp
  40635a:	f001 ff9b 	bl	408294 <__aeabi_dcmpge>
  40635e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  406362:	4646      	mov	r6, r8
  406364:	2800      	cmp	r0, #0
  406366:	d041      	beq.n	4063ec <_dtoa_r+0xa3c>
  406368:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40636a:	9d04      	ldr	r5, [sp, #16]
  40636c:	43db      	mvns	r3, r3
  40636e:	9302      	str	r3, [sp, #8]
  406370:	4641      	mov	r1, r8
  406372:	4620      	mov	r0, r4
  406374:	f000 fcbc 	bl	406cf0 <_Bfree>
  406378:	2e00      	cmp	r6, #0
  40637a:	f43f acdd 	beq.w	405d38 <_dtoa_r+0x388>
  40637e:	e6a7      	b.n	4060d0 <_dtoa_r+0x720>
  406380:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406382:	4649      	mov	r1, r9
  406384:	4620      	mov	r0, r4
  406386:	f000 fde9 	bl	406f5c <__pow5mult>
  40638a:	4681      	mov	r9, r0
  40638c:	e558      	b.n	405e40 <_dtoa_r+0x490>
  40638e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406390:	2a00      	cmp	r2, #0
  406392:	f000 8187 	beq.w	4066a4 <_dtoa_r+0xcf4>
  406396:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40639a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40639c:	9d08      	ldr	r5, [sp, #32]
  40639e:	e4f2      	b.n	405d86 <_dtoa_r+0x3d6>
  4063a0:	f1ba 0f00 	cmp.w	sl, #0
  4063a4:	f47f ad75 	bne.w	405e92 <_dtoa_r+0x4e2>
  4063a8:	e7b4      	b.n	406314 <_dtoa_r+0x964>
  4063aa:	f000 fcab 	bl	406d04 <__multadd>
  4063ae:	4647      	mov	r7, r8
  4063b0:	4606      	mov	r6, r0
  4063b2:	4683      	mov	fp, r0
  4063b4:	e5be      	b.n	405f34 <_dtoa_r+0x584>
  4063b6:	4601      	mov	r1, r0
  4063b8:	4620      	mov	r0, r4
  4063ba:	9306      	str	r3, [sp, #24]
  4063bc:	f000 fc98 	bl	406cf0 <_Bfree>
  4063c0:	2201      	movs	r2, #1
  4063c2:	9b06      	ldr	r3, [sp, #24]
  4063c4:	e5e0      	b.n	405f88 <_dtoa_r+0x5d8>
  4063c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4063c8:	2b02      	cmp	r3, #2
  4063ca:	f77f ad96 	ble.w	405efa <_dtoa_r+0x54a>
  4063ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4063d0:	2b00      	cmp	r3, #0
  4063d2:	d1c9      	bne.n	406368 <_dtoa_r+0x9b8>
  4063d4:	4641      	mov	r1, r8
  4063d6:	2205      	movs	r2, #5
  4063d8:	4620      	mov	r0, r4
  4063da:	f000 fc93 	bl	406d04 <__multadd>
  4063de:	4601      	mov	r1, r0
  4063e0:	4680      	mov	r8, r0
  4063e2:	4648      	mov	r0, r9
  4063e4:	f000 fe5c 	bl	4070a0 <__mcmp>
  4063e8:	2800      	cmp	r0, #0
  4063ea:	ddbd      	ble.n	406368 <_dtoa_r+0x9b8>
  4063ec:	9a02      	ldr	r2, [sp, #8]
  4063ee:	9904      	ldr	r1, [sp, #16]
  4063f0:	2331      	movs	r3, #49	; 0x31
  4063f2:	3201      	adds	r2, #1
  4063f4:	9202      	str	r2, [sp, #8]
  4063f6:	700b      	strb	r3, [r1, #0]
  4063f8:	1c4d      	adds	r5, r1, #1
  4063fa:	e7b9      	b.n	406370 <_dtoa_r+0x9c0>
  4063fc:	9a02      	ldr	r2, [sp, #8]
  4063fe:	3201      	adds	r2, #1
  406400:	9202      	str	r2, [sp, #8]
  406402:	9a04      	ldr	r2, [sp, #16]
  406404:	2331      	movs	r3, #49	; 0x31
  406406:	7013      	strb	r3, [r2, #0]
  406408:	e652      	b.n	4060b0 <_dtoa_r+0x700>
  40640a:	2301      	movs	r3, #1
  40640c:	930b      	str	r3, [sp, #44]	; 0x2c
  40640e:	e666      	b.n	4060de <_dtoa_r+0x72e>
  406410:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406414:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406416:	e48f      	b.n	405d38 <_dtoa_r+0x388>
  406418:	00408e50 	.word	0x00408e50
  40641c:	00408e28 	.word	0x00408e28
  406420:	3ff00000 	.word	0x3ff00000
  406424:	401c0000 	.word	0x401c0000
  406428:	3fe00000 	.word	0x3fe00000
  40642c:	40240000 	.word	0x40240000
  406430:	40140000 	.word	0x40140000
  406434:	4650      	mov	r0, sl
  406436:	f001 fc41 	bl	407cbc <__aeabi_i2d>
  40643a:	463a      	mov	r2, r7
  40643c:	4643      	mov	r3, r8
  40643e:	f001 fca3 	bl	407d88 <__aeabi_dmul>
  406442:	2200      	movs	r2, #0
  406444:	4bc1      	ldr	r3, [pc, #772]	; (40674c <_dtoa_r+0xd9c>)
  406446:	f001 faed 	bl	407a24 <__adddf3>
  40644a:	4605      	mov	r5, r0
  40644c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406450:	4641      	mov	r1, r8
  406452:	2200      	movs	r2, #0
  406454:	4bbe      	ldr	r3, [pc, #760]	; (406750 <_dtoa_r+0xda0>)
  406456:	4638      	mov	r0, r7
  406458:	f001 fae2 	bl	407a20 <__aeabi_dsub>
  40645c:	462a      	mov	r2, r5
  40645e:	4633      	mov	r3, r6
  406460:	4682      	mov	sl, r0
  406462:	468b      	mov	fp, r1
  406464:	f001 ff20 	bl	4082a8 <__aeabi_dcmpgt>
  406468:	4680      	mov	r8, r0
  40646a:	2800      	cmp	r0, #0
  40646c:	f040 8110 	bne.w	406690 <_dtoa_r+0xce0>
  406470:	462a      	mov	r2, r5
  406472:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  406476:	4650      	mov	r0, sl
  406478:	4659      	mov	r1, fp
  40647a:	f001 fef7 	bl	40826c <__aeabi_dcmplt>
  40647e:	b118      	cbz	r0, 406488 <_dtoa_r+0xad8>
  406480:	4646      	mov	r6, r8
  406482:	e771      	b.n	406368 <_dtoa_r+0x9b8>
  406484:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406488:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40648c:	f7ff bb8a 	b.w	405ba4 <_dtoa_r+0x1f4>
  406490:	9804      	ldr	r0, [sp, #16]
  406492:	f7ff babb 	b.w	405a0c <_dtoa_r+0x5c>
  406496:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406498:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40649a:	970c      	str	r7, [sp, #48]	; 0x30
  40649c:	1afb      	subs	r3, r7, r3
  40649e:	441a      	add	r2, r3
  4064a0:	920d      	str	r2, [sp, #52]	; 0x34
  4064a2:	2700      	movs	r7, #0
  4064a4:	e469      	b.n	405d7a <_dtoa_r+0x3ca>
  4064a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4064aa:	f04f 0a02 	mov.w	sl, #2
  4064ae:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4064b2:	e657      	b.n	406164 <_dtoa_r+0x7b4>
  4064b4:	2100      	movs	r1, #0
  4064b6:	2301      	movs	r3, #1
  4064b8:	6461      	str	r1, [r4, #68]	; 0x44
  4064ba:	4620      	mov	r0, r4
  4064bc:	9325      	str	r3, [sp, #148]	; 0x94
  4064be:	f000 fbf1 	bl	406ca4 <_Balloc>
  4064c2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4064c4:	9004      	str	r0, [sp, #16]
  4064c6:	6420      	str	r0, [r4, #64]	; 0x40
  4064c8:	930a      	str	r3, [sp, #40]	; 0x28
  4064ca:	930f      	str	r3, [sp, #60]	; 0x3c
  4064cc:	e629      	b.n	406122 <_dtoa_r+0x772>
  4064ce:	2a00      	cmp	r2, #0
  4064d0:	46d0      	mov	r8, sl
  4064d2:	f8cd b018 	str.w	fp, [sp, #24]
  4064d6:	469a      	mov	sl, r3
  4064d8:	dd11      	ble.n	4064fe <_dtoa_r+0xb4e>
  4064da:	4649      	mov	r1, r9
  4064dc:	2201      	movs	r2, #1
  4064de:	4620      	mov	r0, r4
  4064e0:	f000 fd8c 	bl	406ffc <__lshift>
  4064e4:	4641      	mov	r1, r8
  4064e6:	4681      	mov	r9, r0
  4064e8:	f000 fdda 	bl	4070a0 <__mcmp>
  4064ec:	2800      	cmp	r0, #0
  4064ee:	f340 8146 	ble.w	40677e <_dtoa_r+0xdce>
  4064f2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4064f6:	f000 8106 	beq.w	406706 <_dtoa_r+0xd56>
  4064fa:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4064fe:	46b3      	mov	fp, r6
  406500:	f887 a000 	strb.w	sl, [r7]
  406504:	1c7d      	adds	r5, r7, #1
  406506:	9e06      	ldr	r6, [sp, #24]
  406508:	e5d2      	b.n	4060b0 <_dtoa_r+0x700>
  40650a:	d104      	bne.n	406516 <_dtoa_r+0xb66>
  40650c:	f01a 0f01 	tst.w	sl, #1
  406510:	d001      	beq.n	406516 <_dtoa_r+0xb66>
  406512:	e5bd      	b.n	406090 <_dtoa_r+0x6e0>
  406514:	4615      	mov	r5, r2
  406516:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40651a:	2b30      	cmp	r3, #48	; 0x30
  40651c:	f105 32ff 	add.w	r2, r5, #4294967295
  406520:	d0f8      	beq.n	406514 <_dtoa_r+0xb64>
  406522:	e5c5      	b.n	4060b0 <_dtoa_r+0x700>
  406524:	9904      	ldr	r1, [sp, #16]
  406526:	2230      	movs	r2, #48	; 0x30
  406528:	700a      	strb	r2, [r1, #0]
  40652a:	9a02      	ldr	r2, [sp, #8]
  40652c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406530:	3201      	adds	r2, #1
  406532:	9202      	str	r2, [sp, #8]
  406534:	f7ff bbfc 	b.w	405d30 <_dtoa_r+0x380>
  406538:	f000 80bb 	beq.w	4066b2 <_dtoa_r+0xd02>
  40653c:	9b02      	ldr	r3, [sp, #8]
  40653e:	425d      	negs	r5, r3
  406540:	4b84      	ldr	r3, [pc, #528]	; (406754 <_dtoa_r+0xda4>)
  406542:	f005 020f 	and.w	r2, r5, #15
  406546:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40654a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40654e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406552:	f001 fc19 	bl	407d88 <__aeabi_dmul>
  406556:	112d      	asrs	r5, r5, #4
  406558:	4607      	mov	r7, r0
  40655a:	4688      	mov	r8, r1
  40655c:	f000 812c 	beq.w	4067b8 <_dtoa_r+0xe08>
  406560:	4e7d      	ldr	r6, [pc, #500]	; (406758 <_dtoa_r+0xda8>)
  406562:	f04f 0a02 	mov.w	sl, #2
  406566:	07eb      	lsls	r3, r5, #31
  406568:	d509      	bpl.n	40657e <_dtoa_r+0xbce>
  40656a:	4638      	mov	r0, r7
  40656c:	4641      	mov	r1, r8
  40656e:	e9d6 2300 	ldrd	r2, r3, [r6]
  406572:	f001 fc09 	bl	407d88 <__aeabi_dmul>
  406576:	f10a 0a01 	add.w	sl, sl, #1
  40657a:	4607      	mov	r7, r0
  40657c:	4688      	mov	r8, r1
  40657e:	106d      	asrs	r5, r5, #1
  406580:	f106 0608 	add.w	r6, r6, #8
  406584:	d1ef      	bne.n	406566 <_dtoa_r+0xbb6>
  406586:	e608      	b.n	40619a <_dtoa_r+0x7ea>
  406588:	6871      	ldr	r1, [r6, #4]
  40658a:	4620      	mov	r0, r4
  40658c:	f000 fb8a 	bl	406ca4 <_Balloc>
  406590:	6933      	ldr	r3, [r6, #16]
  406592:	3302      	adds	r3, #2
  406594:	009a      	lsls	r2, r3, #2
  406596:	4605      	mov	r5, r0
  406598:	f106 010c 	add.w	r1, r6, #12
  40659c:	300c      	adds	r0, #12
  40659e:	f000 fae7 	bl	406b70 <memcpy>
  4065a2:	4629      	mov	r1, r5
  4065a4:	2201      	movs	r2, #1
  4065a6:	4620      	mov	r0, r4
  4065a8:	f000 fd28 	bl	406ffc <__lshift>
  4065ac:	9006      	str	r0, [sp, #24]
  4065ae:	e4b5      	b.n	405f1c <_dtoa_r+0x56c>
  4065b0:	2b39      	cmp	r3, #57	; 0x39
  4065b2:	f8cd b018 	str.w	fp, [sp, #24]
  4065b6:	46d0      	mov	r8, sl
  4065b8:	f000 80a5 	beq.w	406706 <_dtoa_r+0xd56>
  4065bc:	f103 0a01 	add.w	sl, r3, #1
  4065c0:	46b3      	mov	fp, r6
  4065c2:	f887 a000 	strb.w	sl, [r7]
  4065c6:	1c7d      	adds	r5, r7, #1
  4065c8:	9e06      	ldr	r6, [sp, #24]
  4065ca:	e571      	b.n	4060b0 <_dtoa_r+0x700>
  4065cc:	465a      	mov	r2, fp
  4065ce:	46d0      	mov	r8, sl
  4065d0:	46b3      	mov	fp, r6
  4065d2:	469a      	mov	sl, r3
  4065d4:	4616      	mov	r6, r2
  4065d6:	e54f      	b.n	406078 <_dtoa_r+0x6c8>
  4065d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4065da:	495e      	ldr	r1, [pc, #376]	; (406754 <_dtoa_r+0xda4>)
  4065dc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4065e0:	462a      	mov	r2, r5
  4065e2:	4633      	mov	r3, r6
  4065e4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  4065e8:	f001 fbce 	bl	407d88 <__aeabi_dmul>
  4065ec:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  4065f0:	4638      	mov	r0, r7
  4065f2:	4641      	mov	r1, r8
  4065f4:	f001 fe78 	bl	4082e8 <__aeabi_d2iz>
  4065f8:	4605      	mov	r5, r0
  4065fa:	f001 fb5f 	bl	407cbc <__aeabi_i2d>
  4065fe:	460b      	mov	r3, r1
  406600:	4602      	mov	r2, r0
  406602:	4641      	mov	r1, r8
  406604:	4638      	mov	r0, r7
  406606:	f001 fa0b 	bl	407a20 <__aeabi_dsub>
  40660a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40660c:	460f      	mov	r7, r1
  40660e:	9904      	ldr	r1, [sp, #16]
  406610:	3530      	adds	r5, #48	; 0x30
  406612:	2b01      	cmp	r3, #1
  406614:	700d      	strb	r5, [r1, #0]
  406616:	4606      	mov	r6, r0
  406618:	f101 0501 	add.w	r5, r1, #1
  40661c:	d026      	beq.n	40666c <_dtoa_r+0xcbc>
  40661e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406620:	9a04      	ldr	r2, [sp, #16]
  406622:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406760 <_dtoa_r+0xdb0>
  406626:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40662a:	4413      	add	r3, r2
  40662c:	f04f 0a00 	mov.w	sl, #0
  406630:	4699      	mov	r9, r3
  406632:	4652      	mov	r2, sl
  406634:	465b      	mov	r3, fp
  406636:	4630      	mov	r0, r6
  406638:	4639      	mov	r1, r7
  40663a:	f001 fba5 	bl	407d88 <__aeabi_dmul>
  40663e:	460f      	mov	r7, r1
  406640:	4606      	mov	r6, r0
  406642:	f001 fe51 	bl	4082e8 <__aeabi_d2iz>
  406646:	4680      	mov	r8, r0
  406648:	f001 fb38 	bl	407cbc <__aeabi_i2d>
  40664c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406650:	4602      	mov	r2, r0
  406652:	460b      	mov	r3, r1
  406654:	4630      	mov	r0, r6
  406656:	4639      	mov	r1, r7
  406658:	f001 f9e2 	bl	407a20 <__aeabi_dsub>
  40665c:	f805 8b01 	strb.w	r8, [r5], #1
  406660:	454d      	cmp	r5, r9
  406662:	4606      	mov	r6, r0
  406664:	460f      	mov	r7, r1
  406666:	d1e4      	bne.n	406632 <_dtoa_r+0xc82>
  406668:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40666c:	4b3b      	ldr	r3, [pc, #236]	; (40675c <_dtoa_r+0xdac>)
  40666e:	2200      	movs	r2, #0
  406670:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406674:	f001 f9d6 	bl	407a24 <__adddf3>
  406678:	4632      	mov	r2, r6
  40667a:	463b      	mov	r3, r7
  40667c:	f001 fdf6 	bl	40826c <__aeabi_dcmplt>
  406680:	2800      	cmp	r0, #0
  406682:	d046      	beq.n	406712 <_dtoa_r+0xd62>
  406684:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406686:	9302      	str	r3, [sp, #8]
  406688:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40668c:	f7ff bb43 	b.w	405d16 <_dtoa_r+0x366>
  406690:	f04f 0800 	mov.w	r8, #0
  406694:	4646      	mov	r6, r8
  406696:	e6a9      	b.n	4063ec <_dtoa_r+0xa3c>
  406698:	9b08      	ldr	r3, [sp, #32]
  40669a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40669c:	1a9d      	subs	r5, r3, r2
  40669e:	2300      	movs	r3, #0
  4066a0:	f7ff bb71 	b.w	405d86 <_dtoa_r+0x3d6>
  4066a4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4066a6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4066a8:	9d08      	ldr	r5, [sp, #32]
  4066aa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4066ae:	f7ff bb6a 	b.w	405d86 <_dtoa_r+0x3d6>
  4066b2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4066b6:	f04f 0a02 	mov.w	sl, #2
  4066ba:	e56e      	b.n	40619a <_dtoa_r+0x7ea>
  4066bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066be:	2b00      	cmp	r3, #0
  4066c0:	f43f aeb8 	beq.w	406434 <_dtoa_r+0xa84>
  4066c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4066c6:	2b00      	cmp	r3, #0
  4066c8:	f77f aede 	ble.w	406488 <_dtoa_r+0xad8>
  4066cc:	2200      	movs	r2, #0
  4066ce:	4b24      	ldr	r3, [pc, #144]	; (406760 <_dtoa_r+0xdb0>)
  4066d0:	4638      	mov	r0, r7
  4066d2:	4641      	mov	r1, r8
  4066d4:	f001 fb58 	bl	407d88 <__aeabi_dmul>
  4066d8:	4607      	mov	r7, r0
  4066da:	4688      	mov	r8, r1
  4066dc:	f10a 0001 	add.w	r0, sl, #1
  4066e0:	f001 faec 	bl	407cbc <__aeabi_i2d>
  4066e4:	463a      	mov	r2, r7
  4066e6:	4643      	mov	r3, r8
  4066e8:	f001 fb4e 	bl	407d88 <__aeabi_dmul>
  4066ec:	2200      	movs	r2, #0
  4066ee:	4b17      	ldr	r3, [pc, #92]	; (40674c <_dtoa_r+0xd9c>)
  4066f0:	f001 f998 	bl	407a24 <__adddf3>
  4066f4:	9a02      	ldr	r2, [sp, #8]
  4066f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4066f8:	9312      	str	r3, [sp, #72]	; 0x48
  4066fa:	3a01      	subs	r2, #1
  4066fc:	4605      	mov	r5, r0
  4066fe:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406702:	9215      	str	r2, [sp, #84]	; 0x54
  406704:	e56a      	b.n	4061dc <_dtoa_r+0x82c>
  406706:	2239      	movs	r2, #57	; 0x39
  406708:	46b3      	mov	fp, r6
  40670a:	703a      	strb	r2, [r7, #0]
  40670c:	9e06      	ldr	r6, [sp, #24]
  40670e:	1c7d      	adds	r5, r7, #1
  406710:	e4c0      	b.n	406094 <_dtoa_r+0x6e4>
  406712:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406716:	2000      	movs	r0, #0
  406718:	4910      	ldr	r1, [pc, #64]	; (40675c <_dtoa_r+0xdac>)
  40671a:	f001 f981 	bl	407a20 <__aeabi_dsub>
  40671e:	4632      	mov	r2, r6
  406720:	463b      	mov	r3, r7
  406722:	f001 fdc1 	bl	4082a8 <__aeabi_dcmpgt>
  406726:	b908      	cbnz	r0, 40672c <_dtoa_r+0xd7c>
  406728:	e6ae      	b.n	406488 <_dtoa_r+0xad8>
  40672a:	4615      	mov	r5, r2
  40672c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406730:	2b30      	cmp	r3, #48	; 0x30
  406732:	f105 32ff 	add.w	r2, r5, #4294967295
  406736:	d0f8      	beq.n	40672a <_dtoa_r+0xd7a>
  406738:	e5d7      	b.n	4062ea <_dtoa_r+0x93a>
  40673a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40673e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406740:	9302      	str	r3, [sp, #8]
  406742:	f7ff bae8 	b.w	405d16 <_dtoa_r+0x366>
  406746:	970c      	str	r7, [sp, #48]	; 0x30
  406748:	f7ff bba5 	b.w	405e96 <_dtoa_r+0x4e6>
  40674c:	401c0000 	.word	0x401c0000
  406750:	40140000 	.word	0x40140000
  406754:	00408e50 	.word	0x00408e50
  406758:	00408e28 	.word	0x00408e28
  40675c:	3fe00000 	.word	0x3fe00000
  406760:	40240000 	.word	0x40240000
  406764:	2b39      	cmp	r3, #57	; 0x39
  406766:	f8cd b018 	str.w	fp, [sp, #24]
  40676a:	46d0      	mov	r8, sl
  40676c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406770:	469a      	mov	sl, r3
  406772:	d0c8      	beq.n	406706 <_dtoa_r+0xd56>
  406774:	f1bb 0f00 	cmp.w	fp, #0
  406778:	f73f aebf 	bgt.w	4064fa <_dtoa_r+0xb4a>
  40677c:	e6bf      	b.n	4064fe <_dtoa_r+0xb4e>
  40677e:	f47f aebe 	bne.w	4064fe <_dtoa_r+0xb4e>
  406782:	f01a 0f01 	tst.w	sl, #1
  406786:	f43f aeba 	beq.w	4064fe <_dtoa_r+0xb4e>
  40678a:	e6b2      	b.n	4064f2 <_dtoa_r+0xb42>
  40678c:	f04f 0800 	mov.w	r8, #0
  406790:	4646      	mov	r6, r8
  406792:	e5e9      	b.n	406368 <_dtoa_r+0x9b8>
  406794:	4631      	mov	r1, r6
  406796:	2300      	movs	r3, #0
  406798:	220a      	movs	r2, #10
  40679a:	4620      	mov	r0, r4
  40679c:	f000 fab2 	bl	406d04 <__multadd>
  4067a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4067a2:	2b00      	cmp	r3, #0
  4067a4:	4606      	mov	r6, r0
  4067a6:	dd0a      	ble.n	4067be <_dtoa_r+0xe0e>
  4067a8:	930a      	str	r3, [sp, #40]	; 0x28
  4067aa:	f7ff bbaa 	b.w	405f02 <_dtoa_r+0x552>
  4067ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4067b0:	2b02      	cmp	r3, #2
  4067b2:	dc23      	bgt.n	4067fc <_dtoa_r+0xe4c>
  4067b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4067b6:	e43b      	b.n	406030 <_dtoa_r+0x680>
  4067b8:	f04f 0a02 	mov.w	sl, #2
  4067bc:	e4ed      	b.n	40619a <_dtoa_r+0x7ea>
  4067be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4067c0:	2b02      	cmp	r3, #2
  4067c2:	dc1b      	bgt.n	4067fc <_dtoa_r+0xe4c>
  4067c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4067c6:	e7ef      	b.n	4067a8 <_dtoa_r+0xdf8>
  4067c8:	2500      	movs	r5, #0
  4067ca:	6465      	str	r5, [r4, #68]	; 0x44
  4067cc:	4629      	mov	r1, r5
  4067ce:	4620      	mov	r0, r4
  4067d0:	f000 fa68 	bl	406ca4 <_Balloc>
  4067d4:	f04f 33ff 	mov.w	r3, #4294967295
  4067d8:	930a      	str	r3, [sp, #40]	; 0x28
  4067da:	930f      	str	r3, [sp, #60]	; 0x3c
  4067dc:	2301      	movs	r3, #1
  4067de:	9004      	str	r0, [sp, #16]
  4067e0:	9525      	str	r5, [sp, #148]	; 0x94
  4067e2:	6420      	str	r0, [r4, #64]	; 0x40
  4067e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4067e6:	f7ff b9dd 	b.w	405ba4 <_dtoa_r+0x1f4>
  4067ea:	2501      	movs	r5, #1
  4067ec:	f7ff b9a5 	b.w	405b3a <_dtoa_r+0x18a>
  4067f0:	f43f ab69 	beq.w	405ec6 <_dtoa_r+0x516>
  4067f4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4067f8:	f7ff bbf9 	b.w	405fee <_dtoa_r+0x63e>
  4067fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4067fe:	930a      	str	r3, [sp, #40]	; 0x28
  406800:	e5e5      	b.n	4063ce <_dtoa_r+0xa1e>
  406802:	bf00      	nop

00406804 <__libc_fini_array>:
  406804:	b538      	push	{r3, r4, r5, lr}
  406806:	4c0a      	ldr	r4, [pc, #40]	; (406830 <__libc_fini_array+0x2c>)
  406808:	4d0a      	ldr	r5, [pc, #40]	; (406834 <__libc_fini_array+0x30>)
  40680a:	1b64      	subs	r4, r4, r5
  40680c:	10a4      	asrs	r4, r4, #2
  40680e:	d00a      	beq.n	406826 <__libc_fini_array+0x22>
  406810:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406814:	3b01      	subs	r3, #1
  406816:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40681a:	3c01      	subs	r4, #1
  40681c:	f855 3904 	ldr.w	r3, [r5], #-4
  406820:	4798      	blx	r3
  406822:	2c00      	cmp	r4, #0
  406824:	d1f9      	bne.n	40681a <__libc_fini_array+0x16>
  406826:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40682a:	f002 bc0f 	b.w	40904c <_fini>
  40682e:	bf00      	nop
  406830:	0040905c 	.word	0x0040905c
  406834:	00409058 	.word	0x00409058

00406838 <_malloc_trim_r>:
  406838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40683a:	4f24      	ldr	r7, [pc, #144]	; (4068cc <_malloc_trim_r+0x94>)
  40683c:	460c      	mov	r4, r1
  40683e:	4606      	mov	r6, r0
  406840:	f7fd fda0 	bl	404384 <__malloc_lock>
  406844:	68bb      	ldr	r3, [r7, #8]
  406846:	685d      	ldr	r5, [r3, #4]
  406848:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40684c:	310f      	adds	r1, #15
  40684e:	f025 0503 	bic.w	r5, r5, #3
  406852:	4429      	add	r1, r5
  406854:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406858:	f021 010f 	bic.w	r1, r1, #15
  40685c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406860:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  406864:	db07      	blt.n	406876 <_malloc_trim_r+0x3e>
  406866:	2100      	movs	r1, #0
  406868:	4630      	mov	r0, r6
  40686a:	f7fd fd97 	bl	40439c <_sbrk_r>
  40686e:	68bb      	ldr	r3, [r7, #8]
  406870:	442b      	add	r3, r5
  406872:	4298      	cmp	r0, r3
  406874:	d004      	beq.n	406880 <_malloc_trim_r+0x48>
  406876:	4630      	mov	r0, r6
  406878:	f7fd fd8a 	bl	404390 <__malloc_unlock>
  40687c:	2000      	movs	r0, #0
  40687e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406880:	4261      	negs	r1, r4
  406882:	4630      	mov	r0, r6
  406884:	f7fd fd8a 	bl	40439c <_sbrk_r>
  406888:	3001      	adds	r0, #1
  40688a:	d00d      	beq.n	4068a8 <_malloc_trim_r+0x70>
  40688c:	4b10      	ldr	r3, [pc, #64]	; (4068d0 <_malloc_trim_r+0x98>)
  40688e:	68ba      	ldr	r2, [r7, #8]
  406890:	6819      	ldr	r1, [r3, #0]
  406892:	1b2d      	subs	r5, r5, r4
  406894:	f045 0501 	orr.w	r5, r5, #1
  406898:	4630      	mov	r0, r6
  40689a:	1b09      	subs	r1, r1, r4
  40689c:	6055      	str	r5, [r2, #4]
  40689e:	6019      	str	r1, [r3, #0]
  4068a0:	f7fd fd76 	bl	404390 <__malloc_unlock>
  4068a4:	2001      	movs	r0, #1
  4068a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4068a8:	2100      	movs	r1, #0
  4068aa:	4630      	mov	r0, r6
  4068ac:	f7fd fd76 	bl	40439c <_sbrk_r>
  4068b0:	68ba      	ldr	r2, [r7, #8]
  4068b2:	1a83      	subs	r3, r0, r2
  4068b4:	2b0f      	cmp	r3, #15
  4068b6:	ddde      	ble.n	406876 <_malloc_trim_r+0x3e>
  4068b8:	4c06      	ldr	r4, [pc, #24]	; (4068d4 <_malloc_trim_r+0x9c>)
  4068ba:	4905      	ldr	r1, [pc, #20]	; (4068d0 <_malloc_trim_r+0x98>)
  4068bc:	6824      	ldr	r4, [r4, #0]
  4068be:	f043 0301 	orr.w	r3, r3, #1
  4068c2:	1b00      	subs	r0, r0, r4
  4068c4:	6053      	str	r3, [r2, #4]
  4068c6:	6008      	str	r0, [r1, #0]
  4068c8:	e7d5      	b.n	406876 <_malloc_trim_r+0x3e>
  4068ca:	bf00      	nop
  4068cc:	20400458 	.word	0x20400458
  4068d0:	20400c80 	.word	0x20400c80
  4068d4:	20400860 	.word	0x20400860

004068d8 <_free_r>:
  4068d8:	2900      	cmp	r1, #0
  4068da:	d044      	beq.n	406966 <_free_r+0x8e>
  4068dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4068e0:	460d      	mov	r5, r1
  4068e2:	4680      	mov	r8, r0
  4068e4:	f7fd fd4e 	bl	404384 <__malloc_lock>
  4068e8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4068ec:	4969      	ldr	r1, [pc, #420]	; (406a94 <_free_r+0x1bc>)
  4068ee:	f027 0301 	bic.w	r3, r7, #1
  4068f2:	f1a5 0408 	sub.w	r4, r5, #8
  4068f6:	18e2      	adds	r2, r4, r3
  4068f8:	688e      	ldr	r6, [r1, #8]
  4068fa:	6850      	ldr	r0, [r2, #4]
  4068fc:	42b2      	cmp	r2, r6
  4068fe:	f020 0003 	bic.w	r0, r0, #3
  406902:	d05e      	beq.n	4069c2 <_free_r+0xea>
  406904:	07fe      	lsls	r6, r7, #31
  406906:	6050      	str	r0, [r2, #4]
  406908:	d40b      	bmi.n	406922 <_free_r+0x4a>
  40690a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40690e:	1be4      	subs	r4, r4, r7
  406910:	f101 0e08 	add.w	lr, r1, #8
  406914:	68a5      	ldr	r5, [r4, #8]
  406916:	4575      	cmp	r5, lr
  406918:	443b      	add	r3, r7
  40691a:	d06d      	beq.n	4069f8 <_free_r+0x120>
  40691c:	68e7      	ldr	r7, [r4, #12]
  40691e:	60ef      	str	r7, [r5, #12]
  406920:	60bd      	str	r5, [r7, #8]
  406922:	1815      	adds	r5, r2, r0
  406924:	686d      	ldr	r5, [r5, #4]
  406926:	07ed      	lsls	r5, r5, #31
  406928:	d53e      	bpl.n	4069a8 <_free_r+0xd0>
  40692a:	f043 0201 	orr.w	r2, r3, #1
  40692e:	6062      	str	r2, [r4, #4]
  406930:	50e3      	str	r3, [r4, r3]
  406932:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406936:	d217      	bcs.n	406968 <_free_r+0x90>
  406938:	08db      	lsrs	r3, r3, #3
  40693a:	1c58      	adds	r0, r3, #1
  40693c:	109a      	asrs	r2, r3, #2
  40693e:	684d      	ldr	r5, [r1, #4]
  406940:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  406944:	60a7      	str	r7, [r4, #8]
  406946:	2301      	movs	r3, #1
  406948:	4093      	lsls	r3, r2
  40694a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40694e:	432b      	orrs	r3, r5
  406950:	3a08      	subs	r2, #8
  406952:	60e2      	str	r2, [r4, #12]
  406954:	604b      	str	r3, [r1, #4]
  406956:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40695a:	60fc      	str	r4, [r7, #12]
  40695c:	4640      	mov	r0, r8
  40695e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406962:	f7fd bd15 	b.w	404390 <__malloc_unlock>
  406966:	4770      	bx	lr
  406968:	0a5a      	lsrs	r2, r3, #9
  40696a:	2a04      	cmp	r2, #4
  40696c:	d852      	bhi.n	406a14 <_free_r+0x13c>
  40696e:	099a      	lsrs	r2, r3, #6
  406970:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406974:	00ff      	lsls	r7, r7, #3
  406976:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40697a:	19c8      	adds	r0, r1, r7
  40697c:	59ca      	ldr	r2, [r1, r7]
  40697e:	3808      	subs	r0, #8
  406980:	4290      	cmp	r0, r2
  406982:	d04f      	beq.n	406a24 <_free_r+0x14c>
  406984:	6851      	ldr	r1, [r2, #4]
  406986:	f021 0103 	bic.w	r1, r1, #3
  40698a:	428b      	cmp	r3, r1
  40698c:	d232      	bcs.n	4069f4 <_free_r+0x11c>
  40698e:	6892      	ldr	r2, [r2, #8]
  406990:	4290      	cmp	r0, r2
  406992:	d1f7      	bne.n	406984 <_free_r+0xac>
  406994:	68c3      	ldr	r3, [r0, #12]
  406996:	60a0      	str	r0, [r4, #8]
  406998:	60e3      	str	r3, [r4, #12]
  40699a:	609c      	str	r4, [r3, #8]
  40699c:	60c4      	str	r4, [r0, #12]
  40699e:	4640      	mov	r0, r8
  4069a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4069a4:	f7fd bcf4 	b.w	404390 <__malloc_unlock>
  4069a8:	6895      	ldr	r5, [r2, #8]
  4069aa:	4f3b      	ldr	r7, [pc, #236]	; (406a98 <_free_r+0x1c0>)
  4069ac:	42bd      	cmp	r5, r7
  4069ae:	4403      	add	r3, r0
  4069b0:	d040      	beq.n	406a34 <_free_r+0x15c>
  4069b2:	68d0      	ldr	r0, [r2, #12]
  4069b4:	60e8      	str	r0, [r5, #12]
  4069b6:	f043 0201 	orr.w	r2, r3, #1
  4069ba:	6085      	str	r5, [r0, #8]
  4069bc:	6062      	str	r2, [r4, #4]
  4069be:	50e3      	str	r3, [r4, r3]
  4069c0:	e7b7      	b.n	406932 <_free_r+0x5a>
  4069c2:	07ff      	lsls	r7, r7, #31
  4069c4:	4403      	add	r3, r0
  4069c6:	d407      	bmi.n	4069d8 <_free_r+0x100>
  4069c8:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4069cc:	1aa4      	subs	r4, r4, r2
  4069ce:	4413      	add	r3, r2
  4069d0:	68a0      	ldr	r0, [r4, #8]
  4069d2:	68e2      	ldr	r2, [r4, #12]
  4069d4:	60c2      	str	r2, [r0, #12]
  4069d6:	6090      	str	r0, [r2, #8]
  4069d8:	4a30      	ldr	r2, [pc, #192]	; (406a9c <_free_r+0x1c4>)
  4069da:	6812      	ldr	r2, [r2, #0]
  4069dc:	f043 0001 	orr.w	r0, r3, #1
  4069e0:	4293      	cmp	r3, r2
  4069e2:	6060      	str	r0, [r4, #4]
  4069e4:	608c      	str	r4, [r1, #8]
  4069e6:	d3b9      	bcc.n	40695c <_free_r+0x84>
  4069e8:	4b2d      	ldr	r3, [pc, #180]	; (406aa0 <_free_r+0x1c8>)
  4069ea:	4640      	mov	r0, r8
  4069ec:	6819      	ldr	r1, [r3, #0]
  4069ee:	f7ff ff23 	bl	406838 <_malloc_trim_r>
  4069f2:	e7b3      	b.n	40695c <_free_r+0x84>
  4069f4:	4610      	mov	r0, r2
  4069f6:	e7cd      	b.n	406994 <_free_r+0xbc>
  4069f8:	1811      	adds	r1, r2, r0
  4069fa:	6849      	ldr	r1, [r1, #4]
  4069fc:	07c9      	lsls	r1, r1, #31
  4069fe:	d444      	bmi.n	406a8a <_free_r+0x1b2>
  406a00:	6891      	ldr	r1, [r2, #8]
  406a02:	68d2      	ldr	r2, [r2, #12]
  406a04:	60ca      	str	r2, [r1, #12]
  406a06:	4403      	add	r3, r0
  406a08:	f043 0001 	orr.w	r0, r3, #1
  406a0c:	6091      	str	r1, [r2, #8]
  406a0e:	6060      	str	r0, [r4, #4]
  406a10:	50e3      	str	r3, [r4, r3]
  406a12:	e7a3      	b.n	40695c <_free_r+0x84>
  406a14:	2a14      	cmp	r2, #20
  406a16:	d816      	bhi.n	406a46 <_free_r+0x16e>
  406a18:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  406a1c:	00ff      	lsls	r7, r7, #3
  406a1e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  406a22:	e7aa      	b.n	40697a <_free_r+0xa2>
  406a24:	10aa      	asrs	r2, r5, #2
  406a26:	2301      	movs	r3, #1
  406a28:	684d      	ldr	r5, [r1, #4]
  406a2a:	4093      	lsls	r3, r2
  406a2c:	432b      	orrs	r3, r5
  406a2e:	604b      	str	r3, [r1, #4]
  406a30:	4603      	mov	r3, r0
  406a32:	e7b0      	b.n	406996 <_free_r+0xbe>
  406a34:	f043 0201 	orr.w	r2, r3, #1
  406a38:	614c      	str	r4, [r1, #20]
  406a3a:	610c      	str	r4, [r1, #16]
  406a3c:	60e5      	str	r5, [r4, #12]
  406a3e:	60a5      	str	r5, [r4, #8]
  406a40:	6062      	str	r2, [r4, #4]
  406a42:	50e3      	str	r3, [r4, r3]
  406a44:	e78a      	b.n	40695c <_free_r+0x84>
  406a46:	2a54      	cmp	r2, #84	; 0x54
  406a48:	d806      	bhi.n	406a58 <_free_r+0x180>
  406a4a:	0b1a      	lsrs	r2, r3, #12
  406a4c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406a50:	00ff      	lsls	r7, r7, #3
  406a52:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  406a56:	e790      	b.n	40697a <_free_r+0xa2>
  406a58:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406a5c:	d806      	bhi.n	406a6c <_free_r+0x194>
  406a5e:	0bda      	lsrs	r2, r3, #15
  406a60:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406a64:	00ff      	lsls	r7, r7, #3
  406a66:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406a6a:	e786      	b.n	40697a <_free_r+0xa2>
  406a6c:	f240 5054 	movw	r0, #1364	; 0x554
  406a70:	4282      	cmp	r2, r0
  406a72:	d806      	bhi.n	406a82 <_free_r+0x1aa>
  406a74:	0c9a      	lsrs	r2, r3, #18
  406a76:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406a7a:	00ff      	lsls	r7, r7, #3
  406a7c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406a80:	e77b      	b.n	40697a <_free_r+0xa2>
  406a82:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406a86:	257e      	movs	r5, #126	; 0x7e
  406a88:	e777      	b.n	40697a <_free_r+0xa2>
  406a8a:	f043 0101 	orr.w	r1, r3, #1
  406a8e:	6061      	str	r1, [r4, #4]
  406a90:	6013      	str	r3, [r2, #0]
  406a92:	e763      	b.n	40695c <_free_r+0x84>
  406a94:	20400458 	.word	0x20400458
  406a98:	20400460 	.word	0x20400460
  406a9c:	20400864 	.word	0x20400864
  406aa0:	20400cb0 	.word	0x20400cb0

00406aa4 <_localeconv_r>:
  406aa4:	4a04      	ldr	r2, [pc, #16]	; (406ab8 <_localeconv_r+0x14>)
  406aa6:	4b05      	ldr	r3, [pc, #20]	; (406abc <_localeconv_r+0x18>)
  406aa8:	6812      	ldr	r2, [r2, #0]
  406aaa:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406aac:	2800      	cmp	r0, #0
  406aae:	bf08      	it	eq
  406ab0:	4618      	moveq	r0, r3
  406ab2:	30f0      	adds	r0, #240	; 0xf0
  406ab4:	4770      	bx	lr
  406ab6:	bf00      	nop
  406ab8:	20400028 	.word	0x20400028
  406abc:	2040086c 	.word	0x2040086c

00406ac0 <__retarget_lock_acquire_recursive>:
  406ac0:	4770      	bx	lr
  406ac2:	bf00      	nop

00406ac4 <__retarget_lock_release_recursive>:
  406ac4:	4770      	bx	lr
  406ac6:	bf00      	nop
	...

00406ad0 <memchr>:
  406ad0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406ad4:	2a10      	cmp	r2, #16
  406ad6:	db2b      	blt.n	406b30 <memchr+0x60>
  406ad8:	f010 0f07 	tst.w	r0, #7
  406adc:	d008      	beq.n	406af0 <memchr+0x20>
  406ade:	f810 3b01 	ldrb.w	r3, [r0], #1
  406ae2:	3a01      	subs	r2, #1
  406ae4:	428b      	cmp	r3, r1
  406ae6:	d02d      	beq.n	406b44 <memchr+0x74>
  406ae8:	f010 0f07 	tst.w	r0, #7
  406aec:	b342      	cbz	r2, 406b40 <memchr+0x70>
  406aee:	d1f6      	bne.n	406ade <memchr+0xe>
  406af0:	b4f0      	push	{r4, r5, r6, r7}
  406af2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406af6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406afa:	f022 0407 	bic.w	r4, r2, #7
  406afe:	f07f 0700 	mvns.w	r7, #0
  406b02:	2300      	movs	r3, #0
  406b04:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406b08:	3c08      	subs	r4, #8
  406b0a:	ea85 0501 	eor.w	r5, r5, r1
  406b0e:	ea86 0601 	eor.w	r6, r6, r1
  406b12:	fa85 f547 	uadd8	r5, r5, r7
  406b16:	faa3 f587 	sel	r5, r3, r7
  406b1a:	fa86 f647 	uadd8	r6, r6, r7
  406b1e:	faa5 f687 	sel	r6, r5, r7
  406b22:	b98e      	cbnz	r6, 406b48 <memchr+0x78>
  406b24:	d1ee      	bne.n	406b04 <memchr+0x34>
  406b26:	bcf0      	pop	{r4, r5, r6, r7}
  406b28:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406b2c:	f002 0207 	and.w	r2, r2, #7
  406b30:	b132      	cbz	r2, 406b40 <memchr+0x70>
  406b32:	f810 3b01 	ldrb.w	r3, [r0], #1
  406b36:	3a01      	subs	r2, #1
  406b38:	ea83 0301 	eor.w	r3, r3, r1
  406b3c:	b113      	cbz	r3, 406b44 <memchr+0x74>
  406b3e:	d1f8      	bne.n	406b32 <memchr+0x62>
  406b40:	2000      	movs	r0, #0
  406b42:	4770      	bx	lr
  406b44:	3801      	subs	r0, #1
  406b46:	4770      	bx	lr
  406b48:	2d00      	cmp	r5, #0
  406b4a:	bf06      	itte	eq
  406b4c:	4635      	moveq	r5, r6
  406b4e:	3803      	subeq	r0, #3
  406b50:	3807      	subne	r0, #7
  406b52:	f015 0f01 	tst.w	r5, #1
  406b56:	d107      	bne.n	406b68 <memchr+0x98>
  406b58:	3001      	adds	r0, #1
  406b5a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406b5e:	bf02      	ittt	eq
  406b60:	3001      	addeq	r0, #1
  406b62:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406b66:	3001      	addeq	r0, #1
  406b68:	bcf0      	pop	{r4, r5, r6, r7}
  406b6a:	3801      	subs	r0, #1
  406b6c:	4770      	bx	lr
  406b6e:	bf00      	nop

00406b70 <memcpy>:
  406b70:	4684      	mov	ip, r0
  406b72:	ea41 0300 	orr.w	r3, r1, r0
  406b76:	f013 0303 	ands.w	r3, r3, #3
  406b7a:	d16d      	bne.n	406c58 <memcpy+0xe8>
  406b7c:	3a40      	subs	r2, #64	; 0x40
  406b7e:	d341      	bcc.n	406c04 <memcpy+0x94>
  406b80:	f851 3b04 	ldr.w	r3, [r1], #4
  406b84:	f840 3b04 	str.w	r3, [r0], #4
  406b88:	f851 3b04 	ldr.w	r3, [r1], #4
  406b8c:	f840 3b04 	str.w	r3, [r0], #4
  406b90:	f851 3b04 	ldr.w	r3, [r1], #4
  406b94:	f840 3b04 	str.w	r3, [r0], #4
  406b98:	f851 3b04 	ldr.w	r3, [r1], #4
  406b9c:	f840 3b04 	str.w	r3, [r0], #4
  406ba0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ba4:	f840 3b04 	str.w	r3, [r0], #4
  406ba8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bac:	f840 3b04 	str.w	r3, [r0], #4
  406bb0:	f851 3b04 	ldr.w	r3, [r1], #4
  406bb4:	f840 3b04 	str.w	r3, [r0], #4
  406bb8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bbc:	f840 3b04 	str.w	r3, [r0], #4
  406bc0:	f851 3b04 	ldr.w	r3, [r1], #4
  406bc4:	f840 3b04 	str.w	r3, [r0], #4
  406bc8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bcc:	f840 3b04 	str.w	r3, [r0], #4
  406bd0:	f851 3b04 	ldr.w	r3, [r1], #4
  406bd4:	f840 3b04 	str.w	r3, [r0], #4
  406bd8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bdc:	f840 3b04 	str.w	r3, [r0], #4
  406be0:	f851 3b04 	ldr.w	r3, [r1], #4
  406be4:	f840 3b04 	str.w	r3, [r0], #4
  406be8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bec:	f840 3b04 	str.w	r3, [r0], #4
  406bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  406bf4:	f840 3b04 	str.w	r3, [r0], #4
  406bf8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bfc:	f840 3b04 	str.w	r3, [r0], #4
  406c00:	3a40      	subs	r2, #64	; 0x40
  406c02:	d2bd      	bcs.n	406b80 <memcpy+0x10>
  406c04:	3230      	adds	r2, #48	; 0x30
  406c06:	d311      	bcc.n	406c2c <memcpy+0xbc>
  406c08:	f851 3b04 	ldr.w	r3, [r1], #4
  406c0c:	f840 3b04 	str.w	r3, [r0], #4
  406c10:	f851 3b04 	ldr.w	r3, [r1], #4
  406c14:	f840 3b04 	str.w	r3, [r0], #4
  406c18:	f851 3b04 	ldr.w	r3, [r1], #4
  406c1c:	f840 3b04 	str.w	r3, [r0], #4
  406c20:	f851 3b04 	ldr.w	r3, [r1], #4
  406c24:	f840 3b04 	str.w	r3, [r0], #4
  406c28:	3a10      	subs	r2, #16
  406c2a:	d2ed      	bcs.n	406c08 <memcpy+0x98>
  406c2c:	320c      	adds	r2, #12
  406c2e:	d305      	bcc.n	406c3c <memcpy+0xcc>
  406c30:	f851 3b04 	ldr.w	r3, [r1], #4
  406c34:	f840 3b04 	str.w	r3, [r0], #4
  406c38:	3a04      	subs	r2, #4
  406c3a:	d2f9      	bcs.n	406c30 <memcpy+0xc0>
  406c3c:	3204      	adds	r2, #4
  406c3e:	d008      	beq.n	406c52 <memcpy+0xe2>
  406c40:	07d2      	lsls	r2, r2, #31
  406c42:	bf1c      	itt	ne
  406c44:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406c48:	f800 3b01 	strbne.w	r3, [r0], #1
  406c4c:	d301      	bcc.n	406c52 <memcpy+0xe2>
  406c4e:	880b      	ldrh	r3, [r1, #0]
  406c50:	8003      	strh	r3, [r0, #0]
  406c52:	4660      	mov	r0, ip
  406c54:	4770      	bx	lr
  406c56:	bf00      	nop
  406c58:	2a08      	cmp	r2, #8
  406c5a:	d313      	bcc.n	406c84 <memcpy+0x114>
  406c5c:	078b      	lsls	r3, r1, #30
  406c5e:	d08d      	beq.n	406b7c <memcpy+0xc>
  406c60:	f010 0303 	ands.w	r3, r0, #3
  406c64:	d08a      	beq.n	406b7c <memcpy+0xc>
  406c66:	f1c3 0304 	rsb	r3, r3, #4
  406c6a:	1ad2      	subs	r2, r2, r3
  406c6c:	07db      	lsls	r3, r3, #31
  406c6e:	bf1c      	itt	ne
  406c70:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406c74:	f800 3b01 	strbne.w	r3, [r0], #1
  406c78:	d380      	bcc.n	406b7c <memcpy+0xc>
  406c7a:	f831 3b02 	ldrh.w	r3, [r1], #2
  406c7e:	f820 3b02 	strh.w	r3, [r0], #2
  406c82:	e77b      	b.n	406b7c <memcpy+0xc>
  406c84:	3a04      	subs	r2, #4
  406c86:	d3d9      	bcc.n	406c3c <memcpy+0xcc>
  406c88:	3a01      	subs	r2, #1
  406c8a:	f811 3b01 	ldrb.w	r3, [r1], #1
  406c8e:	f800 3b01 	strb.w	r3, [r0], #1
  406c92:	d2f9      	bcs.n	406c88 <memcpy+0x118>
  406c94:	780b      	ldrb	r3, [r1, #0]
  406c96:	7003      	strb	r3, [r0, #0]
  406c98:	784b      	ldrb	r3, [r1, #1]
  406c9a:	7043      	strb	r3, [r0, #1]
  406c9c:	788b      	ldrb	r3, [r1, #2]
  406c9e:	7083      	strb	r3, [r0, #2]
  406ca0:	4660      	mov	r0, ip
  406ca2:	4770      	bx	lr

00406ca4 <_Balloc>:
  406ca4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406ca6:	b570      	push	{r4, r5, r6, lr}
  406ca8:	4605      	mov	r5, r0
  406caa:	460c      	mov	r4, r1
  406cac:	b14b      	cbz	r3, 406cc2 <_Balloc+0x1e>
  406cae:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406cb2:	b180      	cbz	r0, 406cd6 <_Balloc+0x32>
  406cb4:	6802      	ldr	r2, [r0, #0]
  406cb6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406cba:	2300      	movs	r3, #0
  406cbc:	6103      	str	r3, [r0, #16]
  406cbe:	60c3      	str	r3, [r0, #12]
  406cc0:	bd70      	pop	{r4, r5, r6, pc}
  406cc2:	2221      	movs	r2, #33	; 0x21
  406cc4:	2104      	movs	r1, #4
  406cc6:	f000 fc49 	bl	40755c <_calloc_r>
  406cca:	64e8      	str	r0, [r5, #76]	; 0x4c
  406ccc:	4603      	mov	r3, r0
  406cce:	2800      	cmp	r0, #0
  406cd0:	d1ed      	bne.n	406cae <_Balloc+0xa>
  406cd2:	2000      	movs	r0, #0
  406cd4:	bd70      	pop	{r4, r5, r6, pc}
  406cd6:	2101      	movs	r1, #1
  406cd8:	fa01 f604 	lsl.w	r6, r1, r4
  406cdc:	1d72      	adds	r2, r6, #5
  406cde:	4628      	mov	r0, r5
  406ce0:	0092      	lsls	r2, r2, #2
  406ce2:	f000 fc3b 	bl	40755c <_calloc_r>
  406ce6:	2800      	cmp	r0, #0
  406ce8:	d0f3      	beq.n	406cd2 <_Balloc+0x2e>
  406cea:	6044      	str	r4, [r0, #4]
  406cec:	6086      	str	r6, [r0, #8]
  406cee:	e7e4      	b.n	406cba <_Balloc+0x16>

00406cf0 <_Bfree>:
  406cf0:	b131      	cbz	r1, 406d00 <_Bfree+0x10>
  406cf2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406cf4:	684a      	ldr	r2, [r1, #4]
  406cf6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406cfa:	6008      	str	r0, [r1, #0]
  406cfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406d00:	4770      	bx	lr
  406d02:	bf00      	nop

00406d04 <__multadd>:
  406d04:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d06:	690c      	ldr	r4, [r1, #16]
  406d08:	b083      	sub	sp, #12
  406d0a:	460d      	mov	r5, r1
  406d0c:	4606      	mov	r6, r0
  406d0e:	f101 0e14 	add.w	lr, r1, #20
  406d12:	2700      	movs	r7, #0
  406d14:	f8de 0000 	ldr.w	r0, [lr]
  406d18:	b281      	uxth	r1, r0
  406d1a:	fb02 3301 	mla	r3, r2, r1, r3
  406d1e:	0c01      	lsrs	r1, r0, #16
  406d20:	0c18      	lsrs	r0, r3, #16
  406d22:	fb02 0101 	mla	r1, r2, r1, r0
  406d26:	b29b      	uxth	r3, r3
  406d28:	3701      	adds	r7, #1
  406d2a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406d2e:	42bc      	cmp	r4, r7
  406d30:	f84e 3b04 	str.w	r3, [lr], #4
  406d34:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406d38:	dcec      	bgt.n	406d14 <__multadd+0x10>
  406d3a:	b13b      	cbz	r3, 406d4c <__multadd+0x48>
  406d3c:	68aa      	ldr	r2, [r5, #8]
  406d3e:	4294      	cmp	r4, r2
  406d40:	da07      	bge.n	406d52 <__multadd+0x4e>
  406d42:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406d46:	3401      	adds	r4, #1
  406d48:	6153      	str	r3, [r2, #20]
  406d4a:	612c      	str	r4, [r5, #16]
  406d4c:	4628      	mov	r0, r5
  406d4e:	b003      	add	sp, #12
  406d50:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d52:	6869      	ldr	r1, [r5, #4]
  406d54:	9301      	str	r3, [sp, #4]
  406d56:	3101      	adds	r1, #1
  406d58:	4630      	mov	r0, r6
  406d5a:	f7ff ffa3 	bl	406ca4 <_Balloc>
  406d5e:	692a      	ldr	r2, [r5, #16]
  406d60:	3202      	adds	r2, #2
  406d62:	f105 010c 	add.w	r1, r5, #12
  406d66:	4607      	mov	r7, r0
  406d68:	0092      	lsls	r2, r2, #2
  406d6a:	300c      	adds	r0, #12
  406d6c:	f7ff ff00 	bl	406b70 <memcpy>
  406d70:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406d72:	6869      	ldr	r1, [r5, #4]
  406d74:	9b01      	ldr	r3, [sp, #4]
  406d76:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406d7a:	6028      	str	r0, [r5, #0]
  406d7c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406d80:	463d      	mov	r5, r7
  406d82:	e7de      	b.n	406d42 <__multadd+0x3e>

00406d84 <__hi0bits>:
  406d84:	0c02      	lsrs	r2, r0, #16
  406d86:	0412      	lsls	r2, r2, #16
  406d88:	4603      	mov	r3, r0
  406d8a:	b9b2      	cbnz	r2, 406dba <__hi0bits+0x36>
  406d8c:	0403      	lsls	r3, r0, #16
  406d8e:	2010      	movs	r0, #16
  406d90:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406d94:	bf04      	itt	eq
  406d96:	021b      	lsleq	r3, r3, #8
  406d98:	3008      	addeq	r0, #8
  406d9a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406d9e:	bf04      	itt	eq
  406da0:	011b      	lsleq	r3, r3, #4
  406da2:	3004      	addeq	r0, #4
  406da4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406da8:	bf04      	itt	eq
  406daa:	009b      	lsleq	r3, r3, #2
  406dac:	3002      	addeq	r0, #2
  406dae:	2b00      	cmp	r3, #0
  406db0:	db02      	blt.n	406db8 <__hi0bits+0x34>
  406db2:	005b      	lsls	r3, r3, #1
  406db4:	d403      	bmi.n	406dbe <__hi0bits+0x3a>
  406db6:	2020      	movs	r0, #32
  406db8:	4770      	bx	lr
  406dba:	2000      	movs	r0, #0
  406dbc:	e7e8      	b.n	406d90 <__hi0bits+0xc>
  406dbe:	3001      	adds	r0, #1
  406dc0:	4770      	bx	lr
  406dc2:	bf00      	nop

00406dc4 <__lo0bits>:
  406dc4:	6803      	ldr	r3, [r0, #0]
  406dc6:	f013 0207 	ands.w	r2, r3, #7
  406dca:	4601      	mov	r1, r0
  406dcc:	d007      	beq.n	406dde <__lo0bits+0x1a>
  406dce:	07da      	lsls	r2, r3, #31
  406dd0:	d421      	bmi.n	406e16 <__lo0bits+0x52>
  406dd2:	0798      	lsls	r0, r3, #30
  406dd4:	d421      	bmi.n	406e1a <__lo0bits+0x56>
  406dd6:	089b      	lsrs	r3, r3, #2
  406dd8:	600b      	str	r3, [r1, #0]
  406dda:	2002      	movs	r0, #2
  406ddc:	4770      	bx	lr
  406dde:	b298      	uxth	r0, r3
  406de0:	b198      	cbz	r0, 406e0a <__lo0bits+0x46>
  406de2:	4610      	mov	r0, r2
  406de4:	f013 0fff 	tst.w	r3, #255	; 0xff
  406de8:	bf04      	itt	eq
  406dea:	0a1b      	lsreq	r3, r3, #8
  406dec:	3008      	addeq	r0, #8
  406dee:	071a      	lsls	r2, r3, #28
  406df0:	bf04      	itt	eq
  406df2:	091b      	lsreq	r3, r3, #4
  406df4:	3004      	addeq	r0, #4
  406df6:	079a      	lsls	r2, r3, #30
  406df8:	bf04      	itt	eq
  406dfa:	089b      	lsreq	r3, r3, #2
  406dfc:	3002      	addeq	r0, #2
  406dfe:	07da      	lsls	r2, r3, #31
  406e00:	d407      	bmi.n	406e12 <__lo0bits+0x4e>
  406e02:	085b      	lsrs	r3, r3, #1
  406e04:	d104      	bne.n	406e10 <__lo0bits+0x4c>
  406e06:	2020      	movs	r0, #32
  406e08:	4770      	bx	lr
  406e0a:	0c1b      	lsrs	r3, r3, #16
  406e0c:	2010      	movs	r0, #16
  406e0e:	e7e9      	b.n	406de4 <__lo0bits+0x20>
  406e10:	3001      	adds	r0, #1
  406e12:	600b      	str	r3, [r1, #0]
  406e14:	4770      	bx	lr
  406e16:	2000      	movs	r0, #0
  406e18:	4770      	bx	lr
  406e1a:	085b      	lsrs	r3, r3, #1
  406e1c:	600b      	str	r3, [r1, #0]
  406e1e:	2001      	movs	r0, #1
  406e20:	4770      	bx	lr
  406e22:	bf00      	nop

00406e24 <__i2b>:
  406e24:	b510      	push	{r4, lr}
  406e26:	460c      	mov	r4, r1
  406e28:	2101      	movs	r1, #1
  406e2a:	f7ff ff3b 	bl	406ca4 <_Balloc>
  406e2e:	2201      	movs	r2, #1
  406e30:	6144      	str	r4, [r0, #20]
  406e32:	6102      	str	r2, [r0, #16]
  406e34:	bd10      	pop	{r4, pc}
  406e36:	bf00      	nop

00406e38 <__multiply>:
  406e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e3c:	690c      	ldr	r4, [r1, #16]
  406e3e:	6915      	ldr	r5, [r2, #16]
  406e40:	42ac      	cmp	r4, r5
  406e42:	b083      	sub	sp, #12
  406e44:	468b      	mov	fp, r1
  406e46:	4616      	mov	r6, r2
  406e48:	da04      	bge.n	406e54 <__multiply+0x1c>
  406e4a:	4622      	mov	r2, r4
  406e4c:	46b3      	mov	fp, r6
  406e4e:	462c      	mov	r4, r5
  406e50:	460e      	mov	r6, r1
  406e52:	4615      	mov	r5, r2
  406e54:	f8db 3008 	ldr.w	r3, [fp, #8]
  406e58:	f8db 1004 	ldr.w	r1, [fp, #4]
  406e5c:	eb04 0805 	add.w	r8, r4, r5
  406e60:	4598      	cmp	r8, r3
  406e62:	bfc8      	it	gt
  406e64:	3101      	addgt	r1, #1
  406e66:	f7ff ff1d 	bl	406ca4 <_Balloc>
  406e6a:	f100 0914 	add.w	r9, r0, #20
  406e6e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406e72:	45d1      	cmp	r9, sl
  406e74:	9000      	str	r0, [sp, #0]
  406e76:	d205      	bcs.n	406e84 <__multiply+0x4c>
  406e78:	464b      	mov	r3, r9
  406e7a:	2100      	movs	r1, #0
  406e7c:	f843 1b04 	str.w	r1, [r3], #4
  406e80:	459a      	cmp	sl, r3
  406e82:	d8fb      	bhi.n	406e7c <__multiply+0x44>
  406e84:	f106 0c14 	add.w	ip, r6, #20
  406e88:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406e8c:	f10b 0b14 	add.w	fp, fp, #20
  406e90:	459c      	cmp	ip, r3
  406e92:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406e96:	d24c      	bcs.n	406f32 <__multiply+0xfa>
  406e98:	f8cd a004 	str.w	sl, [sp, #4]
  406e9c:	469a      	mov	sl, r3
  406e9e:	f8dc 5000 	ldr.w	r5, [ip]
  406ea2:	b2af      	uxth	r7, r5
  406ea4:	b1ef      	cbz	r7, 406ee2 <__multiply+0xaa>
  406ea6:	2100      	movs	r1, #0
  406ea8:	464d      	mov	r5, r9
  406eaa:	465e      	mov	r6, fp
  406eac:	460c      	mov	r4, r1
  406eae:	f856 2b04 	ldr.w	r2, [r6], #4
  406eb2:	6828      	ldr	r0, [r5, #0]
  406eb4:	b293      	uxth	r3, r2
  406eb6:	b281      	uxth	r1, r0
  406eb8:	fb07 1303 	mla	r3, r7, r3, r1
  406ebc:	0c12      	lsrs	r2, r2, #16
  406ebe:	0c01      	lsrs	r1, r0, #16
  406ec0:	4423      	add	r3, r4
  406ec2:	fb07 1102 	mla	r1, r7, r2, r1
  406ec6:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406eca:	b29b      	uxth	r3, r3
  406ecc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406ed0:	45b6      	cmp	lr, r6
  406ed2:	f845 3b04 	str.w	r3, [r5], #4
  406ed6:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406eda:	d8e8      	bhi.n	406eae <__multiply+0x76>
  406edc:	602c      	str	r4, [r5, #0]
  406ede:	f8dc 5000 	ldr.w	r5, [ip]
  406ee2:	0c2d      	lsrs	r5, r5, #16
  406ee4:	d01d      	beq.n	406f22 <__multiply+0xea>
  406ee6:	f8d9 3000 	ldr.w	r3, [r9]
  406eea:	4648      	mov	r0, r9
  406eec:	461c      	mov	r4, r3
  406eee:	4659      	mov	r1, fp
  406ef0:	2200      	movs	r2, #0
  406ef2:	880e      	ldrh	r6, [r1, #0]
  406ef4:	0c24      	lsrs	r4, r4, #16
  406ef6:	fb05 4406 	mla	r4, r5, r6, r4
  406efa:	4422      	add	r2, r4
  406efc:	b29b      	uxth	r3, r3
  406efe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406f02:	f840 3b04 	str.w	r3, [r0], #4
  406f06:	f851 3b04 	ldr.w	r3, [r1], #4
  406f0a:	6804      	ldr	r4, [r0, #0]
  406f0c:	0c1b      	lsrs	r3, r3, #16
  406f0e:	b2a6      	uxth	r6, r4
  406f10:	fb05 6303 	mla	r3, r5, r3, r6
  406f14:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406f18:	458e      	cmp	lr, r1
  406f1a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406f1e:	d8e8      	bhi.n	406ef2 <__multiply+0xba>
  406f20:	6003      	str	r3, [r0, #0]
  406f22:	f10c 0c04 	add.w	ip, ip, #4
  406f26:	45e2      	cmp	sl, ip
  406f28:	f109 0904 	add.w	r9, r9, #4
  406f2c:	d8b7      	bhi.n	406e9e <__multiply+0x66>
  406f2e:	f8dd a004 	ldr.w	sl, [sp, #4]
  406f32:	f1b8 0f00 	cmp.w	r8, #0
  406f36:	dd0b      	ble.n	406f50 <__multiply+0x118>
  406f38:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406f3c:	f1aa 0a04 	sub.w	sl, sl, #4
  406f40:	b11b      	cbz	r3, 406f4a <__multiply+0x112>
  406f42:	e005      	b.n	406f50 <__multiply+0x118>
  406f44:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406f48:	b913      	cbnz	r3, 406f50 <__multiply+0x118>
  406f4a:	f1b8 0801 	subs.w	r8, r8, #1
  406f4e:	d1f9      	bne.n	406f44 <__multiply+0x10c>
  406f50:	9800      	ldr	r0, [sp, #0]
  406f52:	f8c0 8010 	str.w	r8, [r0, #16]
  406f56:	b003      	add	sp, #12
  406f58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406f5c <__pow5mult>:
  406f5c:	f012 0303 	ands.w	r3, r2, #3
  406f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f64:	4614      	mov	r4, r2
  406f66:	4607      	mov	r7, r0
  406f68:	d12e      	bne.n	406fc8 <__pow5mult+0x6c>
  406f6a:	460d      	mov	r5, r1
  406f6c:	10a4      	asrs	r4, r4, #2
  406f6e:	d01c      	beq.n	406faa <__pow5mult+0x4e>
  406f70:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406f72:	b396      	cbz	r6, 406fda <__pow5mult+0x7e>
  406f74:	07e3      	lsls	r3, r4, #31
  406f76:	f04f 0800 	mov.w	r8, #0
  406f7a:	d406      	bmi.n	406f8a <__pow5mult+0x2e>
  406f7c:	1064      	asrs	r4, r4, #1
  406f7e:	d014      	beq.n	406faa <__pow5mult+0x4e>
  406f80:	6830      	ldr	r0, [r6, #0]
  406f82:	b1a8      	cbz	r0, 406fb0 <__pow5mult+0x54>
  406f84:	4606      	mov	r6, r0
  406f86:	07e3      	lsls	r3, r4, #31
  406f88:	d5f8      	bpl.n	406f7c <__pow5mult+0x20>
  406f8a:	4632      	mov	r2, r6
  406f8c:	4629      	mov	r1, r5
  406f8e:	4638      	mov	r0, r7
  406f90:	f7ff ff52 	bl	406e38 <__multiply>
  406f94:	b1b5      	cbz	r5, 406fc4 <__pow5mult+0x68>
  406f96:	686a      	ldr	r2, [r5, #4]
  406f98:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406f9a:	1064      	asrs	r4, r4, #1
  406f9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406fa0:	6029      	str	r1, [r5, #0]
  406fa2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406fa6:	4605      	mov	r5, r0
  406fa8:	d1ea      	bne.n	406f80 <__pow5mult+0x24>
  406faa:	4628      	mov	r0, r5
  406fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406fb0:	4632      	mov	r2, r6
  406fb2:	4631      	mov	r1, r6
  406fb4:	4638      	mov	r0, r7
  406fb6:	f7ff ff3f 	bl	406e38 <__multiply>
  406fba:	6030      	str	r0, [r6, #0]
  406fbc:	f8c0 8000 	str.w	r8, [r0]
  406fc0:	4606      	mov	r6, r0
  406fc2:	e7e0      	b.n	406f86 <__pow5mult+0x2a>
  406fc4:	4605      	mov	r5, r0
  406fc6:	e7d9      	b.n	406f7c <__pow5mult+0x20>
  406fc8:	1e5a      	subs	r2, r3, #1
  406fca:	4d0b      	ldr	r5, [pc, #44]	; (406ff8 <__pow5mult+0x9c>)
  406fcc:	2300      	movs	r3, #0
  406fce:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406fd2:	f7ff fe97 	bl	406d04 <__multadd>
  406fd6:	4605      	mov	r5, r0
  406fd8:	e7c8      	b.n	406f6c <__pow5mult+0x10>
  406fda:	2101      	movs	r1, #1
  406fdc:	4638      	mov	r0, r7
  406fde:	f7ff fe61 	bl	406ca4 <_Balloc>
  406fe2:	f240 2171 	movw	r1, #625	; 0x271
  406fe6:	2201      	movs	r2, #1
  406fe8:	2300      	movs	r3, #0
  406fea:	6141      	str	r1, [r0, #20]
  406fec:	6102      	str	r2, [r0, #16]
  406fee:	4606      	mov	r6, r0
  406ff0:	64b8      	str	r0, [r7, #72]	; 0x48
  406ff2:	6003      	str	r3, [r0, #0]
  406ff4:	e7be      	b.n	406f74 <__pow5mult+0x18>
  406ff6:	bf00      	nop
  406ff8:	00408f18 	.word	0x00408f18

00406ffc <__lshift>:
  406ffc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407000:	4691      	mov	r9, r2
  407002:	690a      	ldr	r2, [r1, #16]
  407004:	688b      	ldr	r3, [r1, #8]
  407006:	ea4f 1469 	mov.w	r4, r9, asr #5
  40700a:	eb04 0802 	add.w	r8, r4, r2
  40700e:	f108 0501 	add.w	r5, r8, #1
  407012:	429d      	cmp	r5, r3
  407014:	460e      	mov	r6, r1
  407016:	4607      	mov	r7, r0
  407018:	6849      	ldr	r1, [r1, #4]
  40701a:	dd04      	ble.n	407026 <__lshift+0x2a>
  40701c:	005b      	lsls	r3, r3, #1
  40701e:	429d      	cmp	r5, r3
  407020:	f101 0101 	add.w	r1, r1, #1
  407024:	dcfa      	bgt.n	40701c <__lshift+0x20>
  407026:	4638      	mov	r0, r7
  407028:	f7ff fe3c 	bl	406ca4 <_Balloc>
  40702c:	2c00      	cmp	r4, #0
  40702e:	f100 0314 	add.w	r3, r0, #20
  407032:	dd06      	ble.n	407042 <__lshift+0x46>
  407034:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407038:	2100      	movs	r1, #0
  40703a:	f843 1b04 	str.w	r1, [r3], #4
  40703e:	429a      	cmp	r2, r3
  407040:	d1fb      	bne.n	40703a <__lshift+0x3e>
  407042:	6934      	ldr	r4, [r6, #16]
  407044:	f106 0114 	add.w	r1, r6, #20
  407048:	f019 091f 	ands.w	r9, r9, #31
  40704c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407050:	d01d      	beq.n	40708e <__lshift+0x92>
  407052:	f1c9 0c20 	rsb	ip, r9, #32
  407056:	2200      	movs	r2, #0
  407058:	680c      	ldr	r4, [r1, #0]
  40705a:	fa04 f409 	lsl.w	r4, r4, r9
  40705e:	4314      	orrs	r4, r2
  407060:	f843 4b04 	str.w	r4, [r3], #4
  407064:	f851 2b04 	ldr.w	r2, [r1], #4
  407068:	458e      	cmp	lr, r1
  40706a:	fa22 f20c 	lsr.w	r2, r2, ip
  40706e:	d8f3      	bhi.n	407058 <__lshift+0x5c>
  407070:	601a      	str	r2, [r3, #0]
  407072:	b10a      	cbz	r2, 407078 <__lshift+0x7c>
  407074:	f108 0502 	add.w	r5, r8, #2
  407078:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40707a:	6872      	ldr	r2, [r6, #4]
  40707c:	3d01      	subs	r5, #1
  40707e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407082:	6105      	str	r5, [r0, #16]
  407084:	6031      	str	r1, [r6, #0]
  407086:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40708a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40708e:	3b04      	subs	r3, #4
  407090:	f851 2b04 	ldr.w	r2, [r1], #4
  407094:	f843 2f04 	str.w	r2, [r3, #4]!
  407098:	458e      	cmp	lr, r1
  40709a:	d8f9      	bhi.n	407090 <__lshift+0x94>
  40709c:	e7ec      	b.n	407078 <__lshift+0x7c>
  40709e:	bf00      	nop

004070a0 <__mcmp>:
  4070a0:	b430      	push	{r4, r5}
  4070a2:	690b      	ldr	r3, [r1, #16]
  4070a4:	4605      	mov	r5, r0
  4070a6:	6900      	ldr	r0, [r0, #16]
  4070a8:	1ac0      	subs	r0, r0, r3
  4070aa:	d10f      	bne.n	4070cc <__mcmp+0x2c>
  4070ac:	009b      	lsls	r3, r3, #2
  4070ae:	3514      	adds	r5, #20
  4070b0:	3114      	adds	r1, #20
  4070b2:	4419      	add	r1, r3
  4070b4:	442b      	add	r3, r5
  4070b6:	e001      	b.n	4070bc <__mcmp+0x1c>
  4070b8:	429d      	cmp	r5, r3
  4070ba:	d207      	bcs.n	4070cc <__mcmp+0x2c>
  4070bc:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4070c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4070c4:	4294      	cmp	r4, r2
  4070c6:	d0f7      	beq.n	4070b8 <__mcmp+0x18>
  4070c8:	d302      	bcc.n	4070d0 <__mcmp+0x30>
  4070ca:	2001      	movs	r0, #1
  4070cc:	bc30      	pop	{r4, r5}
  4070ce:	4770      	bx	lr
  4070d0:	f04f 30ff 	mov.w	r0, #4294967295
  4070d4:	e7fa      	b.n	4070cc <__mcmp+0x2c>
  4070d6:	bf00      	nop

004070d8 <__mdiff>:
  4070d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4070dc:	690f      	ldr	r7, [r1, #16]
  4070de:	460e      	mov	r6, r1
  4070e0:	6911      	ldr	r1, [r2, #16]
  4070e2:	1a7f      	subs	r7, r7, r1
  4070e4:	2f00      	cmp	r7, #0
  4070e6:	4690      	mov	r8, r2
  4070e8:	d117      	bne.n	40711a <__mdiff+0x42>
  4070ea:	0089      	lsls	r1, r1, #2
  4070ec:	f106 0514 	add.w	r5, r6, #20
  4070f0:	f102 0e14 	add.w	lr, r2, #20
  4070f4:	186b      	adds	r3, r5, r1
  4070f6:	4471      	add	r1, lr
  4070f8:	e001      	b.n	4070fe <__mdiff+0x26>
  4070fa:	429d      	cmp	r5, r3
  4070fc:	d25c      	bcs.n	4071b8 <__mdiff+0xe0>
  4070fe:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407102:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407106:	42a2      	cmp	r2, r4
  407108:	d0f7      	beq.n	4070fa <__mdiff+0x22>
  40710a:	d25e      	bcs.n	4071ca <__mdiff+0xf2>
  40710c:	4633      	mov	r3, r6
  40710e:	462c      	mov	r4, r5
  407110:	4646      	mov	r6, r8
  407112:	4675      	mov	r5, lr
  407114:	4698      	mov	r8, r3
  407116:	2701      	movs	r7, #1
  407118:	e005      	b.n	407126 <__mdiff+0x4e>
  40711a:	db58      	blt.n	4071ce <__mdiff+0xf6>
  40711c:	f106 0514 	add.w	r5, r6, #20
  407120:	f108 0414 	add.w	r4, r8, #20
  407124:	2700      	movs	r7, #0
  407126:	6871      	ldr	r1, [r6, #4]
  407128:	f7ff fdbc 	bl	406ca4 <_Balloc>
  40712c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407130:	6936      	ldr	r6, [r6, #16]
  407132:	60c7      	str	r7, [r0, #12]
  407134:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407138:	46a6      	mov	lr, r4
  40713a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40713e:	f100 0414 	add.w	r4, r0, #20
  407142:	2300      	movs	r3, #0
  407144:	f85e 1b04 	ldr.w	r1, [lr], #4
  407148:	f855 8b04 	ldr.w	r8, [r5], #4
  40714c:	b28a      	uxth	r2, r1
  40714e:	fa13 f388 	uxtah	r3, r3, r8
  407152:	0c09      	lsrs	r1, r1, #16
  407154:	1a9a      	subs	r2, r3, r2
  407156:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40715a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40715e:	b292      	uxth	r2, r2
  407160:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407164:	45f4      	cmp	ip, lr
  407166:	f844 2b04 	str.w	r2, [r4], #4
  40716a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40716e:	d8e9      	bhi.n	407144 <__mdiff+0x6c>
  407170:	42af      	cmp	r7, r5
  407172:	d917      	bls.n	4071a4 <__mdiff+0xcc>
  407174:	46a4      	mov	ip, r4
  407176:	46ae      	mov	lr, r5
  407178:	f85e 2b04 	ldr.w	r2, [lr], #4
  40717c:	fa13 f382 	uxtah	r3, r3, r2
  407180:	1419      	asrs	r1, r3, #16
  407182:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407186:	b29b      	uxth	r3, r3
  407188:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40718c:	4577      	cmp	r7, lr
  40718e:	f84c 2b04 	str.w	r2, [ip], #4
  407192:	ea4f 4321 	mov.w	r3, r1, asr #16
  407196:	d8ef      	bhi.n	407178 <__mdiff+0xa0>
  407198:	43ed      	mvns	r5, r5
  40719a:	442f      	add	r7, r5
  40719c:	f027 0703 	bic.w	r7, r7, #3
  4071a0:	3704      	adds	r7, #4
  4071a2:	443c      	add	r4, r7
  4071a4:	3c04      	subs	r4, #4
  4071a6:	b922      	cbnz	r2, 4071b2 <__mdiff+0xda>
  4071a8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4071ac:	3e01      	subs	r6, #1
  4071ae:	2b00      	cmp	r3, #0
  4071b0:	d0fa      	beq.n	4071a8 <__mdiff+0xd0>
  4071b2:	6106      	str	r6, [r0, #16]
  4071b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4071b8:	2100      	movs	r1, #0
  4071ba:	f7ff fd73 	bl	406ca4 <_Balloc>
  4071be:	2201      	movs	r2, #1
  4071c0:	2300      	movs	r3, #0
  4071c2:	6102      	str	r2, [r0, #16]
  4071c4:	6143      	str	r3, [r0, #20]
  4071c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4071ca:	4674      	mov	r4, lr
  4071cc:	e7ab      	b.n	407126 <__mdiff+0x4e>
  4071ce:	4633      	mov	r3, r6
  4071d0:	f106 0414 	add.w	r4, r6, #20
  4071d4:	f102 0514 	add.w	r5, r2, #20
  4071d8:	4616      	mov	r6, r2
  4071da:	2701      	movs	r7, #1
  4071dc:	4698      	mov	r8, r3
  4071de:	e7a2      	b.n	407126 <__mdiff+0x4e>

004071e0 <__d2b>:
  4071e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4071e4:	b082      	sub	sp, #8
  4071e6:	2101      	movs	r1, #1
  4071e8:	461c      	mov	r4, r3
  4071ea:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4071ee:	4615      	mov	r5, r2
  4071f0:	9e08      	ldr	r6, [sp, #32]
  4071f2:	f7ff fd57 	bl	406ca4 <_Balloc>
  4071f6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4071fa:	4680      	mov	r8, r0
  4071fc:	b10f      	cbz	r7, 407202 <__d2b+0x22>
  4071fe:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407202:	9401      	str	r4, [sp, #4]
  407204:	b31d      	cbz	r5, 40724e <__d2b+0x6e>
  407206:	a802      	add	r0, sp, #8
  407208:	f840 5d08 	str.w	r5, [r0, #-8]!
  40720c:	f7ff fdda 	bl	406dc4 <__lo0bits>
  407210:	2800      	cmp	r0, #0
  407212:	d134      	bne.n	40727e <__d2b+0x9e>
  407214:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407218:	f8c8 2014 	str.w	r2, [r8, #20]
  40721c:	2b00      	cmp	r3, #0
  40721e:	bf0c      	ite	eq
  407220:	2101      	moveq	r1, #1
  407222:	2102      	movne	r1, #2
  407224:	f8c8 3018 	str.w	r3, [r8, #24]
  407228:	f8c8 1010 	str.w	r1, [r8, #16]
  40722c:	b9df      	cbnz	r7, 407266 <__d2b+0x86>
  40722e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407232:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407236:	6030      	str	r0, [r6, #0]
  407238:	6918      	ldr	r0, [r3, #16]
  40723a:	f7ff fda3 	bl	406d84 <__hi0bits>
  40723e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407240:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407244:	6018      	str	r0, [r3, #0]
  407246:	4640      	mov	r0, r8
  407248:	b002      	add	sp, #8
  40724a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40724e:	a801      	add	r0, sp, #4
  407250:	f7ff fdb8 	bl	406dc4 <__lo0bits>
  407254:	9b01      	ldr	r3, [sp, #4]
  407256:	f8c8 3014 	str.w	r3, [r8, #20]
  40725a:	2101      	movs	r1, #1
  40725c:	3020      	adds	r0, #32
  40725e:	f8c8 1010 	str.w	r1, [r8, #16]
  407262:	2f00      	cmp	r7, #0
  407264:	d0e3      	beq.n	40722e <__d2b+0x4e>
  407266:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407268:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40726c:	4407      	add	r7, r0
  40726e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407272:	6037      	str	r7, [r6, #0]
  407274:	6018      	str	r0, [r3, #0]
  407276:	4640      	mov	r0, r8
  407278:	b002      	add	sp, #8
  40727a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40727e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407282:	f1c0 0220 	rsb	r2, r0, #32
  407286:	fa03 f202 	lsl.w	r2, r3, r2
  40728a:	430a      	orrs	r2, r1
  40728c:	40c3      	lsrs	r3, r0
  40728e:	9301      	str	r3, [sp, #4]
  407290:	f8c8 2014 	str.w	r2, [r8, #20]
  407294:	e7c2      	b.n	40721c <__d2b+0x3c>
  407296:	bf00      	nop
	...

004072c0 <strlen>:
  4072c0:	f890 f000 	pld	[r0]
  4072c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4072c8:	f020 0107 	bic.w	r1, r0, #7
  4072cc:	f06f 0c00 	mvn.w	ip, #0
  4072d0:	f010 0407 	ands.w	r4, r0, #7
  4072d4:	f891 f020 	pld	[r1, #32]
  4072d8:	f040 8049 	bne.w	40736e <strlen+0xae>
  4072dc:	f04f 0400 	mov.w	r4, #0
  4072e0:	f06f 0007 	mvn.w	r0, #7
  4072e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4072e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4072ec:	f100 0008 	add.w	r0, r0, #8
  4072f0:	fa82 f24c 	uadd8	r2, r2, ip
  4072f4:	faa4 f28c 	sel	r2, r4, ip
  4072f8:	fa83 f34c 	uadd8	r3, r3, ip
  4072fc:	faa2 f38c 	sel	r3, r2, ip
  407300:	bb4b      	cbnz	r3, 407356 <strlen+0x96>
  407302:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407306:	fa82 f24c 	uadd8	r2, r2, ip
  40730a:	f100 0008 	add.w	r0, r0, #8
  40730e:	faa4 f28c 	sel	r2, r4, ip
  407312:	fa83 f34c 	uadd8	r3, r3, ip
  407316:	faa2 f38c 	sel	r3, r2, ip
  40731a:	b9e3      	cbnz	r3, 407356 <strlen+0x96>
  40731c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407320:	fa82 f24c 	uadd8	r2, r2, ip
  407324:	f100 0008 	add.w	r0, r0, #8
  407328:	faa4 f28c 	sel	r2, r4, ip
  40732c:	fa83 f34c 	uadd8	r3, r3, ip
  407330:	faa2 f38c 	sel	r3, r2, ip
  407334:	b97b      	cbnz	r3, 407356 <strlen+0x96>
  407336:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40733a:	f101 0120 	add.w	r1, r1, #32
  40733e:	fa82 f24c 	uadd8	r2, r2, ip
  407342:	f100 0008 	add.w	r0, r0, #8
  407346:	faa4 f28c 	sel	r2, r4, ip
  40734a:	fa83 f34c 	uadd8	r3, r3, ip
  40734e:	faa2 f38c 	sel	r3, r2, ip
  407352:	2b00      	cmp	r3, #0
  407354:	d0c6      	beq.n	4072e4 <strlen+0x24>
  407356:	2a00      	cmp	r2, #0
  407358:	bf04      	itt	eq
  40735a:	3004      	addeq	r0, #4
  40735c:	461a      	moveq	r2, r3
  40735e:	ba12      	rev	r2, r2
  407360:	fab2 f282 	clz	r2, r2
  407364:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407368:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40736c:	4770      	bx	lr
  40736e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407372:	f004 0503 	and.w	r5, r4, #3
  407376:	f1c4 0000 	rsb	r0, r4, #0
  40737a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40737e:	f014 0f04 	tst.w	r4, #4
  407382:	f891 f040 	pld	[r1, #64]	; 0x40
  407386:	fa0c f505 	lsl.w	r5, ip, r5
  40738a:	ea62 0205 	orn	r2, r2, r5
  40738e:	bf1c      	itt	ne
  407390:	ea63 0305 	ornne	r3, r3, r5
  407394:	4662      	movne	r2, ip
  407396:	f04f 0400 	mov.w	r4, #0
  40739a:	e7a9      	b.n	4072f0 <strlen+0x30>

0040739c <__ssprint_r>:
  40739c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073a0:	6893      	ldr	r3, [r2, #8]
  4073a2:	b083      	sub	sp, #12
  4073a4:	4690      	mov	r8, r2
  4073a6:	2b00      	cmp	r3, #0
  4073a8:	d070      	beq.n	40748c <__ssprint_r+0xf0>
  4073aa:	4682      	mov	sl, r0
  4073ac:	460c      	mov	r4, r1
  4073ae:	6817      	ldr	r7, [r2, #0]
  4073b0:	688d      	ldr	r5, [r1, #8]
  4073b2:	6808      	ldr	r0, [r1, #0]
  4073b4:	e042      	b.n	40743c <__ssprint_r+0xa0>
  4073b6:	89a3      	ldrh	r3, [r4, #12]
  4073b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4073bc:	d02e      	beq.n	40741c <__ssprint_r+0x80>
  4073be:	6965      	ldr	r5, [r4, #20]
  4073c0:	6921      	ldr	r1, [r4, #16]
  4073c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4073c6:	eba0 0b01 	sub.w	fp, r0, r1
  4073ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4073ce:	f10b 0001 	add.w	r0, fp, #1
  4073d2:	106d      	asrs	r5, r5, #1
  4073d4:	4430      	add	r0, r6
  4073d6:	42a8      	cmp	r0, r5
  4073d8:	462a      	mov	r2, r5
  4073da:	bf84      	itt	hi
  4073dc:	4605      	movhi	r5, r0
  4073de:	462a      	movhi	r2, r5
  4073e0:	055b      	lsls	r3, r3, #21
  4073e2:	d538      	bpl.n	407456 <__ssprint_r+0xba>
  4073e4:	4611      	mov	r1, r2
  4073e6:	4650      	mov	r0, sl
  4073e8:	f7fc fcce 	bl	403d88 <_malloc_r>
  4073ec:	2800      	cmp	r0, #0
  4073ee:	d03c      	beq.n	40746a <__ssprint_r+0xce>
  4073f0:	465a      	mov	r2, fp
  4073f2:	6921      	ldr	r1, [r4, #16]
  4073f4:	9001      	str	r0, [sp, #4]
  4073f6:	f7ff fbbb 	bl	406b70 <memcpy>
  4073fa:	89a2      	ldrh	r2, [r4, #12]
  4073fc:	9b01      	ldr	r3, [sp, #4]
  4073fe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407402:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407406:	81a2      	strh	r2, [r4, #12]
  407408:	eba5 020b 	sub.w	r2, r5, fp
  40740c:	eb03 000b 	add.w	r0, r3, fp
  407410:	6165      	str	r5, [r4, #20]
  407412:	6123      	str	r3, [r4, #16]
  407414:	6020      	str	r0, [r4, #0]
  407416:	60a2      	str	r2, [r4, #8]
  407418:	4635      	mov	r5, r6
  40741a:	46b3      	mov	fp, r6
  40741c:	465a      	mov	r2, fp
  40741e:	4649      	mov	r1, r9
  407420:	f000 f8e2 	bl	4075e8 <memmove>
  407424:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407428:	68a2      	ldr	r2, [r4, #8]
  40742a:	6820      	ldr	r0, [r4, #0]
  40742c:	1b55      	subs	r5, r2, r5
  40742e:	4458      	add	r0, fp
  407430:	1b9e      	subs	r6, r3, r6
  407432:	60a5      	str	r5, [r4, #8]
  407434:	6020      	str	r0, [r4, #0]
  407436:	f8c8 6008 	str.w	r6, [r8, #8]
  40743a:	b33e      	cbz	r6, 40748c <__ssprint_r+0xf0>
  40743c:	687e      	ldr	r6, [r7, #4]
  40743e:	463b      	mov	r3, r7
  407440:	3708      	adds	r7, #8
  407442:	2e00      	cmp	r6, #0
  407444:	d0fa      	beq.n	40743c <__ssprint_r+0xa0>
  407446:	42ae      	cmp	r6, r5
  407448:	f8d3 9000 	ldr.w	r9, [r3]
  40744c:	46ab      	mov	fp, r5
  40744e:	d2b2      	bcs.n	4073b6 <__ssprint_r+0x1a>
  407450:	4635      	mov	r5, r6
  407452:	46b3      	mov	fp, r6
  407454:	e7e2      	b.n	40741c <__ssprint_r+0x80>
  407456:	4650      	mov	r0, sl
  407458:	f000 f92a 	bl	4076b0 <_realloc_r>
  40745c:	4603      	mov	r3, r0
  40745e:	2800      	cmp	r0, #0
  407460:	d1d2      	bne.n	407408 <__ssprint_r+0x6c>
  407462:	6921      	ldr	r1, [r4, #16]
  407464:	4650      	mov	r0, sl
  407466:	f7ff fa37 	bl	4068d8 <_free_r>
  40746a:	230c      	movs	r3, #12
  40746c:	f8ca 3000 	str.w	r3, [sl]
  407470:	89a3      	ldrh	r3, [r4, #12]
  407472:	2200      	movs	r2, #0
  407474:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407478:	f04f 30ff 	mov.w	r0, #4294967295
  40747c:	81a3      	strh	r3, [r4, #12]
  40747e:	f8c8 2008 	str.w	r2, [r8, #8]
  407482:	f8c8 2004 	str.w	r2, [r8, #4]
  407486:	b003      	add	sp, #12
  407488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40748c:	2000      	movs	r0, #0
  40748e:	f8c8 0004 	str.w	r0, [r8, #4]
  407492:	b003      	add	sp, #12
  407494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407498 <__register_exitproc>:
  407498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40749c:	4d2c      	ldr	r5, [pc, #176]	; (407550 <__register_exitproc+0xb8>)
  40749e:	4606      	mov	r6, r0
  4074a0:	6828      	ldr	r0, [r5, #0]
  4074a2:	4698      	mov	r8, r3
  4074a4:	460f      	mov	r7, r1
  4074a6:	4691      	mov	r9, r2
  4074a8:	f7ff fb0a 	bl	406ac0 <__retarget_lock_acquire_recursive>
  4074ac:	4b29      	ldr	r3, [pc, #164]	; (407554 <__register_exitproc+0xbc>)
  4074ae:	681c      	ldr	r4, [r3, #0]
  4074b0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4074b4:	2b00      	cmp	r3, #0
  4074b6:	d03e      	beq.n	407536 <__register_exitproc+0x9e>
  4074b8:	685a      	ldr	r2, [r3, #4]
  4074ba:	2a1f      	cmp	r2, #31
  4074bc:	dc1c      	bgt.n	4074f8 <__register_exitproc+0x60>
  4074be:	f102 0e01 	add.w	lr, r2, #1
  4074c2:	b176      	cbz	r6, 4074e2 <__register_exitproc+0x4a>
  4074c4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4074c8:	2401      	movs	r4, #1
  4074ca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4074ce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4074d2:	4094      	lsls	r4, r2
  4074d4:	4320      	orrs	r0, r4
  4074d6:	2e02      	cmp	r6, #2
  4074d8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4074dc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4074e0:	d023      	beq.n	40752a <__register_exitproc+0x92>
  4074e2:	3202      	adds	r2, #2
  4074e4:	f8c3 e004 	str.w	lr, [r3, #4]
  4074e8:	6828      	ldr	r0, [r5, #0]
  4074ea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4074ee:	f7ff fae9 	bl	406ac4 <__retarget_lock_release_recursive>
  4074f2:	2000      	movs	r0, #0
  4074f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4074f8:	4b17      	ldr	r3, [pc, #92]	; (407558 <__register_exitproc+0xc0>)
  4074fa:	b30b      	cbz	r3, 407540 <__register_exitproc+0xa8>
  4074fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407500:	f7fc fc3a 	bl	403d78 <malloc>
  407504:	4603      	mov	r3, r0
  407506:	b1d8      	cbz	r0, 407540 <__register_exitproc+0xa8>
  407508:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40750c:	6002      	str	r2, [r0, #0]
  40750e:	2100      	movs	r1, #0
  407510:	6041      	str	r1, [r0, #4]
  407512:	460a      	mov	r2, r1
  407514:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407518:	f04f 0e01 	mov.w	lr, #1
  40751c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407520:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407524:	2e00      	cmp	r6, #0
  407526:	d0dc      	beq.n	4074e2 <__register_exitproc+0x4a>
  407528:	e7cc      	b.n	4074c4 <__register_exitproc+0x2c>
  40752a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40752e:	430c      	orrs	r4, r1
  407530:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407534:	e7d5      	b.n	4074e2 <__register_exitproc+0x4a>
  407536:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40753a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40753e:	e7bb      	b.n	4074b8 <__register_exitproc+0x20>
  407540:	6828      	ldr	r0, [r5, #0]
  407542:	f7ff fabf 	bl	406ac4 <__retarget_lock_release_recursive>
  407546:	f04f 30ff 	mov.w	r0, #4294967295
  40754a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40754e:	bf00      	nop
  407550:	20400868 	.word	0x20400868
  407554:	00408db0 	.word	0x00408db0
  407558:	00403d79 	.word	0x00403d79

0040755c <_calloc_r>:
  40755c:	b510      	push	{r4, lr}
  40755e:	fb02 f101 	mul.w	r1, r2, r1
  407562:	f7fc fc11 	bl	403d88 <_malloc_r>
  407566:	4604      	mov	r4, r0
  407568:	b1d8      	cbz	r0, 4075a2 <_calloc_r+0x46>
  40756a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40756e:	f022 0203 	bic.w	r2, r2, #3
  407572:	3a04      	subs	r2, #4
  407574:	2a24      	cmp	r2, #36	; 0x24
  407576:	d818      	bhi.n	4075aa <_calloc_r+0x4e>
  407578:	2a13      	cmp	r2, #19
  40757a:	d914      	bls.n	4075a6 <_calloc_r+0x4a>
  40757c:	2300      	movs	r3, #0
  40757e:	2a1b      	cmp	r2, #27
  407580:	6003      	str	r3, [r0, #0]
  407582:	6043      	str	r3, [r0, #4]
  407584:	d916      	bls.n	4075b4 <_calloc_r+0x58>
  407586:	2a24      	cmp	r2, #36	; 0x24
  407588:	6083      	str	r3, [r0, #8]
  40758a:	60c3      	str	r3, [r0, #12]
  40758c:	bf11      	iteee	ne
  40758e:	f100 0210 	addne.w	r2, r0, #16
  407592:	6103      	streq	r3, [r0, #16]
  407594:	6143      	streq	r3, [r0, #20]
  407596:	f100 0218 	addeq.w	r2, r0, #24
  40759a:	2300      	movs	r3, #0
  40759c:	6013      	str	r3, [r2, #0]
  40759e:	6053      	str	r3, [r2, #4]
  4075a0:	6093      	str	r3, [r2, #8]
  4075a2:	4620      	mov	r0, r4
  4075a4:	bd10      	pop	{r4, pc}
  4075a6:	4602      	mov	r2, r0
  4075a8:	e7f7      	b.n	40759a <_calloc_r+0x3e>
  4075aa:	2100      	movs	r1, #0
  4075ac:	f7fc fe9c 	bl	4042e8 <memset>
  4075b0:	4620      	mov	r0, r4
  4075b2:	bd10      	pop	{r4, pc}
  4075b4:	f100 0208 	add.w	r2, r0, #8
  4075b8:	e7ef      	b.n	40759a <_calloc_r+0x3e>
  4075ba:	bf00      	nop

004075bc <__ascii_mbtowc>:
  4075bc:	b082      	sub	sp, #8
  4075be:	b149      	cbz	r1, 4075d4 <__ascii_mbtowc+0x18>
  4075c0:	b15a      	cbz	r2, 4075da <__ascii_mbtowc+0x1e>
  4075c2:	b16b      	cbz	r3, 4075e0 <__ascii_mbtowc+0x24>
  4075c4:	7813      	ldrb	r3, [r2, #0]
  4075c6:	600b      	str	r3, [r1, #0]
  4075c8:	7812      	ldrb	r2, [r2, #0]
  4075ca:	1c10      	adds	r0, r2, #0
  4075cc:	bf18      	it	ne
  4075ce:	2001      	movne	r0, #1
  4075d0:	b002      	add	sp, #8
  4075d2:	4770      	bx	lr
  4075d4:	a901      	add	r1, sp, #4
  4075d6:	2a00      	cmp	r2, #0
  4075d8:	d1f3      	bne.n	4075c2 <__ascii_mbtowc+0x6>
  4075da:	4610      	mov	r0, r2
  4075dc:	b002      	add	sp, #8
  4075de:	4770      	bx	lr
  4075e0:	f06f 0001 	mvn.w	r0, #1
  4075e4:	e7f4      	b.n	4075d0 <__ascii_mbtowc+0x14>
  4075e6:	bf00      	nop

004075e8 <memmove>:
  4075e8:	4288      	cmp	r0, r1
  4075ea:	b5f0      	push	{r4, r5, r6, r7, lr}
  4075ec:	d90d      	bls.n	40760a <memmove+0x22>
  4075ee:	188b      	adds	r3, r1, r2
  4075f0:	4298      	cmp	r0, r3
  4075f2:	d20a      	bcs.n	40760a <memmove+0x22>
  4075f4:	1884      	adds	r4, r0, r2
  4075f6:	2a00      	cmp	r2, #0
  4075f8:	d051      	beq.n	40769e <memmove+0xb6>
  4075fa:	4622      	mov	r2, r4
  4075fc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  407600:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407604:	4299      	cmp	r1, r3
  407606:	d1f9      	bne.n	4075fc <memmove+0x14>
  407608:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40760a:	2a0f      	cmp	r2, #15
  40760c:	d948      	bls.n	4076a0 <memmove+0xb8>
  40760e:	ea41 0300 	orr.w	r3, r1, r0
  407612:	079b      	lsls	r3, r3, #30
  407614:	d146      	bne.n	4076a4 <memmove+0xbc>
  407616:	f100 0410 	add.w	r4, r0, #16
  40761a:	f101 0310 	add.w	r3, r1, #16
  40761e:	4615      	mov	r5, r2
  407620:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407624:	f844 6c10 	str.w	r6, [r4, #-16]
  407628:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40762c:	f844 6c0c 	str.w	r6, [r4, #-12]
  407630:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407634:	f844 6c08 	str.w	r6, [r4, #-8]
  407638:	3d10      	subs	r5, #16
  40763a:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40763e:	f844 6c04 	str.w	r6, [r4, #-4]
  407642:	2d0f      	cmp	r5, #15
  407644:	f103 0310 	add.w	r3, r3, #16
  407648:	f104 0410 	add.w	r4, r4, #16
  40764c:	d8e8      	bhi.n	407620 <memmove+0x38>
  40764e:	f1a2 0310 	sub.w	r3, r2, #16
  407652:	f023 030f 	bic.w	r3, r3, #15
  407656:	f002 0e0f 	and.w	lr, r2, #15
  40765a:	3310      	adds	r3, #16
  40765c:	f1be 0f03 	cmp.w	lr, #3
  407660:	4419      	add	r1, r3
  407662:	4403      	add	r3, r0
  407664:	d921      	bls.n	4076aa <memmove+0xc2>
  407666:	1f1e      	subs	r6, r3, #4
  407668:	460d      	mov	r5, r1
  40766a:	4674      	mov	r4, lr
  40766c:	3c04      	subs	r4, #4
  40766e:	f855 7b04 	ldr.w	r7, [r5], #4
  407672:	f846 7f04 	str.w	r7, [r6, #4]!
  407676:	2c03      	cmp	r4, #3
  407678:	d8f8      	bhi.n	40766c <memmove+0x84>
  40767a:	f1ae 0404 	sub.w	r4, lr, #4
  40767e:	f024 0403 	bic.w	r4, r4, #3
  407682:	3404      	adds	r4, #4
  407684:	4421      	add	r1, r4
  407686:	4423      	add	r3, r4
  407688:	f002 0203 	and.w	r2, r2, #3
  40768c:	b162      	cbz	r2, 4076a8 <memmove+0xc0>
  40768e:	3b01      	subs	r3, #1
  407690:	440a      	add	r2, r1
  407692:	f811 4b01 	ldrb.w	r4, [r1], #1
  407696:	f803 4f01 	strb.w	r4, [r3, #1]!
  40769a:	428a      	cmp	r2, r1
  40769c:	d1f9      	bne.n	407692 <memmove+0xaa>
  40769e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4076a0:	4603      	mov	r3, r0
  4076a2:	e7f3      	b.n	40768c <memmove+0xa4>
  4076a4:	4603      	mov	r3, r0
  4076a6:	e7f2      	b.n	40768e <memmove+0xa6>
  4076a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4076aa:	4672      	mov	r2, lr
  4076ac:	e7ee      	b.n	40768c <memmove+0xa4>
  4076ae:	bf00      	nop

004076b0 <_realloc_r>:
  4076b0:	2900      	cmp	r1, #0
  4076b2:	f000 8095 	beq.w	4077e0 <_realloc_r+0x130>
  4076b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4076ba:	460d      	mov	r5, r1
  4076bc:	4616      	mov	r6, r2
  4076be:	b083      	sub	sp, #12
  4076c0:	4680      	mov	r8, r0
  4076c2:	f106 070b 	add.w	r7, r6, #11
  4076c6:	f7fc fe5d 	bl	404384 <__malloc_lock>
  4076ca:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4076ce:	2f16      	cmp	r7, #22
  4076d0:	f02e 0403 	bic.w	r4, lr, #3
  4076d4:	f1a5 0908 	sub.w	r9, r5, #8
  4076d8:	d83c      	bhi.n	407754 <_realloc_r+0xa4>
  4076da:	2210      	movs	r2, #16
  4076dc:	4617      	mov	r7, r2
  4076de:	42be      	cmp	r6, r7
  4076e0:	d83d      	bhi.n	40775e <_realloc_r+0xae>
  4076e2:	4294      	cmp	r4, r2
  4076e4:	da43      	bge.n	40776e <_realloc_r+0xbe>
  4076e6:	4bc4      	ldr	r3, [pc, #784]	; (4079f8 <_realloc_r+0x348>)
  4076e8:	6899      	ldr	r1, [r3, #8]
  4076ea:	eb09 0004 	add.w	r0, r9, r4
  4076ee:	4288      	cmp	r0, r1
  4076f0:	f000 80b4 	beq.w	40785c <_realloc_r+0x1ac>
  4076f4:	6843      	ldr	r3, [r0, #4]
  4076f6:	f023 0101 	bic.w	r1, r3, #1
  4076fa:	4401      	add	r1, r0
  4076fc:	6849      	ldr	r1, [r1, #4]
  4076fe:	07c9      	lsls	r1, r1, #31
  407700:	d54c      	bpl.n	40779c <_realloc_r+0xec>
  407702:	f01e 0f01 	tst.w	lr, #1
  407706:	f000 809b 	beq.w	407840 <_realloc_r+0x190>
  40770a:	4631      	mov	r1, r6
  40770c:	4640      	mov	r0, r8
  40770e:	f7fc fb3b 	bl	403d88 <_malloc_r>
  407712:	4606      	mov	r6, r0
  407714:	2800      	cmp	r0, #0
  407716:	d03a      	beq.n	40778e <_realloc_r+0xde>
  407718:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40771c:	f023 0301 	bic.w	r3, r3, #1
  407720:	444b      	add	r3, r9
  407722:	f1a0 0208 	sub.w	r2, r0, #8
  407726:	429a      	cmp	r2, r3
  407728:	f000 8121 	beq.w	40796e <_realloc_r+0x2be>
  40772c:	1f22      	subs	r2, r4, #4
  40772e:	2a24      	cmp	r2, #36	; 0x24
  407730:	f200 8107 	bhi.w	407942 <_realloc_r+0x292>
  407734:	2a13      	cmp	r2, #19
  407736:	f200 80db 	bhi.w	4078f0 <_realloc_r+0x240>
  40773a:	4603      	mov	r3, r0
  40773c:	462a      	mov	r2, r5
  40773e:	6811      	ldr	r1, [r2, #0]
  407740:	6019      	str	r1, [r3, #0]
  407742:	6851      	ldr	r1, [r2, #4]
  407744:	6059      	str	r1, [r3, #4]
  407746:	6892      	ldr	r2, [r2, #8]
  407748:	609a      	str	r2, [r3, #8]
  40774a:	4629      	mov	r1, r5
  40774c:	4640      	mov	r0, r8
  40774e:	f7ff f8c3 	bl	4068d8 <_free_r>
  407752:	e01c      	b.n	40778e <_realloc_r+0xde>
  407754:	f027 0707 	bic.w	r7, r7, #7
  407758:	2f00      	cmp	r7, #0
  40775a:	463a      	mov	r2, r7
  40775c:	dabf      	bge.n	4076de <_realloc_r+0x2e>
  40775e:	2600      	movs	r6, #0
  407760:	230c      	movs	r3, #12
  407762:	4630      	mov	r0, r6
  407764:	f8c8 3000 	str.w	r3, [r8]
  407768:	b003      	add	sp, #12
  40776a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40776e:	462e      	mov	r6, r5
  407770:	1be3      	subs	r3, r4, r7
  407772:	2b0f      	cmp	r3, #15
  407774:	d81e      	bhi.n	4077b4 <_realloc_r+0x104>
  407776:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40777a:	f003 0301 	and.w	r3, r3, #1
  40777e:	4323      	orrs	r3, r4
  407780:	444c      	add	r4, r9
  407782:	f8c9 3004 	str.w	r3, [r9, #4]
  407786:	6863      	ldr	r3, [r4, #4]
  407788:	f043 0301 	orr.w	r3, r3, #1
  40778c:	6063      	str	r3, [r4, #4]
  40778e:	4640      	mov	r0, r8
  407790:	f7fc fdfe 	bl	404390 <__malloc_unlock>
  407794:	4630      	mov	r0, r6
  407796:	b003      	add	sp, #12
  407798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40779c:	f023 0303 	bic.w	r3, r3, #3
  4077a0:	18e1      	adds	r1, r4, r3
  4077a2:	4291      	cmp	r1, r2
  4077a4:	db1f      	blt.n	4077e6 <_realloc_r+0x136>
  4077a6:	68c3      	ldr	r3, [r0, #12]
  4077a8:	6882      	ldr	r2, [r0, #8]
  4077aa:	462e      	mov	r6, r5
  4077ac:	60d3      	str	r3, [r2, #12]
  4077ae:	460c      	mov	r4, r1
  4077b0:	609a      	str	r2, [r3, #8]
  4077b2:	e7dd      	b.n	407770 <_realloc_r+0xc0>
  4077b4:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4077b8:	eb09 0107 	add.w	r1, r9, r7
  4077bc:	f002 0201 	and.w	r2, r2, #1
  4077c0:	444c      	add	r4, r9
  4077c2:	f043 0301 	orr.w	r3, r3, #1
  4077c6:	4317      	orrs	r7, r2
  4077c8:	f8c9 7004 	str.w	r7, [r9, #4]
  4077cc:	604b      	str	r3, [r1, #4]
  4077ce:	6863      	ldr	r3, [r4, #4]
  4077d0:	f043 0301 	orr.w	r3, r3, #1
  4077d4:	3108      	adds	r1, #8
  4077d6:	6063      	str	r3, [r4, #4]
  4077d8:	4640      	mov	r0, r8
  4077da:	f7ff f87d 	bl	4068d8 <_free_r>
  4077de:	e7d6      	b.n	40778e <_realloc_r+0xde>
  4077e0:	4611      	mov	r1, r2
  4077e2:	f7fc bad1 	b.w	403d88 <_malloc_r>
  4077e6:	f01e 0f01 	tst.w	lr, #1
  4077ea:	d18e      	bne.n	40770a <_realloc_r+0x5a>
  4077ec:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4077f0:	eba9 0a01 	sub.w	sl, r9, r1
  4077f4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4077f8:	f021 0103 	bic.w	r1, r1, #3
  4077fc:	440b      	add	r3, r1
  4077fe:	4423      	add	r3, r4
  407800:	4293      	cmp	r3, r2
  407802:	db25      	blt.n	407850 <_realloc_r+0x1a0>
  407804:	68c2      	ldr	r2, [r0, #12]
  407806:	6881      	ldr	r1, [r0, #8]
  407808:	4656      	mov	r6, sl
  40780a:	60ca      	str	r2, [r1, #12]
  40780c:	6091      	str	r1, [r2, #8]
  40780e:	f8da 100c 	ldr.w	r1, [sl, #12]
  407812:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407816:	1f22      	subs	r2, r4, #4
  407818:	2a24      	cmp	r2, #36	; 0x24
  40781a:	60c1      	str	r1, [r0, #12]
  40781c:	6088      	str	r0, [r1, #8]
  40781e:	f200 8094 	bhi.w	40794a <_realloc_r+0x29a>
  407822:	2a13      	cmp	r2, #19
  407824:	d96f      	bls.n	407906 <_realloc_r+0x256>
  407826:	6829      	ldr	r1, [r5, #0]
  407828:	f8ca 1008 	str.w	r1, [sl, #8]
  40782c:	6869      	ldr	r1, [r5, #4]
  40782e:	f8ca 100c 	str.w	r1, [sl, #12]
  407832:	2a1b      	cmp	r2, #27
  407834:	f200 80a2 	bhi.w	40797c <_realloc_r+0x2cc>
  407838:	3508      	adds	r5, #8
  40783a:	f10a 0210 	add.w	r2, sl, #16
  40783e:	e063      	b.n	407908 <_realloc_r+0x258>
  407840:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407844:	eba9 0a03 	sub.w	sl, r9, r3
  407848:	f8da 1004 	ldr.w	r1, [sl, #4]
  40784c:	f021 0103 	bic.w	r1, r1, #3
  407850:	1863      	adds	r3, r4, r1
  407852:	4293      	cmp	r3, r2
  407854:	f6ff af59 	blt.w	40770a <_realloc_r+0x5a>
  407858:	4656      	mov	r6, sl
  40785a:	e7d8      	b.n	40780e <_realloc_r+0x15e>
  40785c:	6841      	ldr	r1, [r0, #4]
  40785e:	f021 0b03 	bic.w	fp, r1, #3
  407862:	44a3      	add	fp, r4
  407864:	f107 0010 	add.w	r0, r7, #16
  407868:	4583      	cmp	fp, r0
  40786a:	da56      	bge.n	40791a <_realloc_r+0x26a>
  40786c:	f01e 0f01 	tst.w	lr, #1
  407870:	f47f af4b 	bne.w	40770a <_realloc_r+0x5a>
  407874:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407878:	eba9 0a01 	sub.w	sl, r9, r1
  40787c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407880:	f021 0103 	bic.w	r1, r1, #3
  407884:	448b      	add	fp, r1
  407886:	4558      	cmp	r0, fp
  407888:	dce2      	bgt.n	407850 <_realloc_r+0x1a0>
  40788a:	4656      	mov	r6, sl
  40788c:	f8da 100c 	ldr.w	r1, [sl, #12]
  407890:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407894:	1f22      	subs	r2, r4, #4
  407896:	2a24      	cmp	r2, #36	; 0x24
  407898:	60c1      	str	r1, [r0, #12]
  40789a:	6088      	str	r0, [r1, #8]
  40789c:	f200 808f 	bhi.w	4079be <_realloc_r+0x30e>
  4078a0:	2a13      	cmp	r2, #19
  4078a2:	f240 808a 	bls.w	4079ba <_realloc_r+0x30a>
  4078a6:	6829      	ldr	r1, [r5, #0]
  4078a8:	f8ca 1008 	str.w	r1, [sl, #8]
  4078ac:	6869      	ldr	r1, [r5, #4]
  4078ae:	f8ca 100c 	str.w	r1, [sl, #12]
  4078b2:	2a1b      	cmp	r2, #27
  4078b4:	f200 808a 	bhi.w	4079cc <_realloc_r+0x31c>
  4078b8:	3508      	adds	r5, #8
  4078ba:	f10a 0210 	add.w	r2, sl, #16
  4078be:	6829      	ldr	r1, [r5, #0]
  4078c0:	6011      	str	r1, [r2, #0]
  4078c2:	6869      	ldr	r1, [r5, #4]
  4078c4:	6051      	str	r1, [r2, #4]
  4078c6:	68a9      	ldr	r1, [r5, #8]
  4078c8:	6091      	str	r1, [r2, #8]
  4078ca:	eb0a 0107 	add.w	r1, sl, r7
  4078ce:	ebab 0207 	sub.w	r2, fp, r7
  4078d2:	f042 0201 	orr.w	r2, r2, #1
  4078d6:	6099      	str	r1, [r3, #8]
  4078d8:	604a      	str	r2, [r1, #4]
  4078da:	f8da 3004 	ldr.w	r3, [sl, #4]
  4078de:	f003 0301 	and.w	r3, r3, #1
  4078e2:	431f      	orrs	r7, r3
  4078e4:	4640      	mov	r0, r8
  4078e6:	f8ca 7004 	str.w	r7, [sl, #4]
  4078ea:	f7fc fd51 	bl	404390 <__malloc_unlock>
  4078ee:	e751      	b.n	407794 <_realloc_r+0xe4>
  4078f0:	682b      	ldr	r3, [r5, #0]
  4078f2:	6003      	str	r3, [r0, #0]
  4078f4:	686b      	ldr	r3, [r5, #4]
  4078f6:	6043      	str	r3, [r0, #4]
  4078f8:	2a1b      	cmp	r2, #27
  4078fa:	d82d      	bhi.n	407958 <_realloc_r+0x2a8>
  4078fc:	f100 0308 	add.w	r3, r0, #8
  407900:	f105 0208 	add.w	r2, r5, #8
  407904:	e71b      	b.n	40773e <_realloc_r+0x8e>
  407906:	4632      	mov	r2, r6
  407908:	6829      	ldr	r1, [r5, #0]
  40790a:	6011      	str	r1, [r2, #0]
  40790c:	6869      	ldr	r1, [r5, #4]
  40790e:	6051      	str	r1, [r2, #4]
  407910:	68a9      	ldr	r1, [r5, #8]
  407912:	6091      	str	r1, [r2, #8]
  407914:	461c      	mov	r4, r3
  407916:	46d1      	mov	r9, sl
  407918:	e72a      	b.n	407770 <_realloc_r+0xc0>
  40791a:	eb09 0107 	add.w	r1, r9, r7
  40791e:	ebab 0b07 	sub.w	fp, fp, r7
  407922:	f04b 0201 	orr.w	r2, fp, #1
  407926:	6099      	str	r1, [r3, #8]
  407928:	604a      	str	r2, [r1, #4]
  40792a:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40792e:	f003 0301 	and.w	r3, r3, #1
  407932:	431f      	orrs	r7, r3
  407934:	4640      	mov	r0, r8
  407936:	f845 7c04 	str.w	r7, [r5, #-4]
  40793a:	f7fc fd29 	bl	404390 <__malloc_unlock>
  40793e:	462e      	mov	r6, r5
  407940:	e728      	b.n	407794 <_realloc_r+0xe4>
  407942:	4629      	mov	r1, r5
  407944:	f7ff fe50 	bl	4075e8 <memmove>
  407948:	e6ff      	b.n	40774a <_realloc_r+0x9a>
  40794a:	4629      	mov	r1, r5
  40794c:	4630      	mov	r0, r6
  40794e:	461c      	mov	r4, r3
  407950:	46d1      	mov	r9, sl
  407952:	f7ff fe49 	bl	4075e8 <memmove>
  407956:	e70b      	b.n	407770 <_realloc_r+0xc0>
  407958:	68ab      	ldr	r3, [r5, #8]
  40795a:	6083      	str	r3, [r0, #8]
  40795c:	68eb      	ldr	r3, [r5, #12]
  40795e:	60c3      	str	r3, [r0, #12]
  407960:	2a24      	cmp	r2, #36	; 0x24
  407962:	d017      	beq.n	407994 <_realloc_r+0x2e4>
  407964:	f100 0310 	add.w	r3, r0, #16
  407968:	f105 0210 	add.w	r2, r5, #16
  40796c:	e6e7      	b.n	40773e <_realloc_r+0x8e>
  40796e:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407972:	f023 0303 	bic.w	r3, r3, #3
  407976:	441c      	add	r4, r3
  407978:	462e      	mov	r6, r5
  40797a:	e6f9      	b.n	407770 <_realloc_r+0xc0>
  40797c:	68a9      	ldr	r1, [r5, #8]
  40797e:	f8ca 1010 	str.w	r1, [sl, #16]
  407982:	68e9      	ldr	r1, [r5, #12]
  407984:	f8ca 1014 	str.w	r1, [sl, #20]
  407988:	2a24      	cmp	r2, #36	; 0x24
  40798a:	d00c      	beq.n	4079a6 <_realloc_r+0x2f6>
  40798c:	3510      	adds	r5, #16
  40798e:	f10a 0218 	add.w	r2, sl, #24
  407992:	e7b9      	b.n	407908 <_realloc_r+0x258>
  407994:	692b      	ldr	r3, [r5, #16]
  407996:	6103      	str	r3, [r0, #16]
  407998:	696b      	ldr	r3, [r5, #20]
  40799a:	6143      	str	r3, [r0, #20]
  40799c:	f105 0218 	add.w	r2, r5, #24
  4079a0:	f100 0318 	add.w	r3, r0, #24
  4079a4:	e6cb      	b.n	40773e <_realloc_r+0x8e>
  4079a6:	692a      	ldr	r2, [r5, #16]
  4079a8:	f8ca 2018 	str.w	r2, [sl, #24]
  4079ac:	696a      	ldr	r2, [r5, #20]
  4079ae:	f8ca 201c 	str.w	r2, [sl, #28]
  4079b2:	3518      	adds	r5, #24
  4079b4:	f10a 0220 	add.w	r2, sl, #32
  4079b8:	e7a6      	b.n	407908 <_realloc_r+0x258>
  4079ba:	4632      	mov	r2, r6
  4079bc:	e77f      	b.n	4078be <_realloc_r+0x20e>
  4079be:	4629      	mov	r1, r5
  4079c0:	4630      	mov	r0, r6
  4079c2:	9301      	str	r3, [sp, #4]
  4079c4:	f7ff fe10 	bl	4075e8 <memmove>
  4079c8:	9b01      	ldr	r3, [sp, #4]
  4079ca:	e77e      	b.n	4078ca <_realloc_r+0x21a>
  4079cc:	68a9      	ldr	r1, [r5, #8]
  4079ce:	f8ca 1010 	str.w	r1, [sl, #16]
  4079d2:	68e9      	ldr	r1, [r5, #12]
  4079d4:	f8ca 1014 	str.w	r1, [sl, #20]
  4079d8:	2a24      	cmp	r2, #36	; 0x24
  4079da:	d003      	beq.n	4079e4 <_realloc_r+0x334>
  4079dc:	3510      	adds	r5, #16
  4079de:	f10a 0218 	add.w	r2, sl, #24
  4079e2:	e76c      	b.n	4078be <_realloc_r+0x20e>
  4079e4:	692a      	ldr	r2, [r5, #16]
  4079e6:	f8ca 2018 	str.w	r2, [sl, #24]
  4079ea:	696a      	ldr	r2, [r5, #20]
  4079ec:	f8ca 201c 	str.w	r2, [sl, #28]
  4079f0:	3518      	adds	r5, #24
  4079f2:	f10a 0220 	add.w	r2, sl, #32
  4079f6:	e762      	b.n	4078be <_realloc_r+0x20e>
  4079f8:	20400458 	.word	0x20400458

004079fc <__ascii_wctomb>:
  4079fc:	b121      	cbz	r1, 407a08 <__ascii_wctomb+0xc>
  4079fe:	2aff      	cmp	r2, #255	; 0xff
  407a00:	d804      	bhi.n	407a0c <__ascii_wctomb+0x10>
  407a02:	700a      	strb	r2, [r1, #0]
  407a04:	2001      	movs	r0, #1
  407a06:	4770      	bx	lr
  407a08:	4608      	mov	r0, r1
  407a0a:	4770      	bx	lr
  407a0c:	238a      	movs	r3, #138	; 0x8a
  407a0e:	6003      	str	r3, [r0, #0]
  407a10:	f04f 30ff 	mov.w	r0, #4294967295
  407a14:	4770      	bx	lr
  407a16:	bf00      	nop

00407a18 <__aeabi_drsub>:
  407a18:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407a1c:	e002      	b.n	407a24 <__adddf3>
  407a1e:	bf00      	nop

00407a20 <__aeabi_dsub>:
  407a20:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407a24 <__adddf3>:
  407a24:	b530      	push	{r4, r5, lr}
  407a26:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407a2a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407a2e:	ea94 0f05 	teq	r4, r5
  407a32:	bf08      	it	eq
  407a34:	ea90 0f02 	teqeq	r0, r2
  407a38:	bf1f      	itttt	ne
  407a3a:	ea54 0c00 	orrsne.w	ip, r4, r0
  407a3e:	ea55 0c02 	orrsne.w	ip, r5, r2
  407a42:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407a46:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407a4a:	f000 80e2 	beq.w	407c12 <__adddf3+0x1ee>
  407a4e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407a52:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407a56:	bfb8      	it	lt
  407a58:	426d      	neglt	r5, r5
  407a5a:	dd0c      	ble.n	407a76 <__adddf3+0x52>
  407a5c:	442c      	add	r4, r5
  407a5e:	ea80 0202 	eor.w	r2, r0, r2
  407a62:	ea81 0303 	eor.w	r3, r1, r3
  407a66:	ea82 0000 	eor.w	r0, r2, r0
  407a6a:	ea83 0101 	eor.w	r1, r3, r1
  407a6e:	ea80 0202 	eor.w	r2, r0, r2
  407a72:	ea81 0303 	eor.w	r3, r1, r3
  407a76:	2d36      	cmp	r5, #54	; 0x36
  407a78:	bf88      	it	hi
  407a7a:	bd30      	pophi	{r4, r5, pc}
  407a7c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407a80:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407a84:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407a88:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407a8c:	d002      	beq.n	407a94 <__adddf3+0x70>
  407a8e:	4240      	negs	r0, r0
  407a90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407a94:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407a98:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407a9c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407aa0:	d002      	beq.n	407aa8 <__adddf3+0x84>
  407aa2:	4252      	negs	r2, r2
  407aa4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407aa8:	ea94 0f05 	teq	r4, r5
  407aac:	f000 80a7 	beq.w	407bfe <__adddf3+0x1da>
  407ab0:	f1a4 0401 	sub.w	r4, r4, #1
  407ab4:	f1d5 0e20 	rsbs	lr, r5, #32
  407ab8:	db0d      	blt.n	407ad6 <__adddf3+0xb2>
  407aba:	fa02 fc0e 	lsl.w	ip, r2, lr
  407abe:	fa22 f205 	lsr.w	r2, r2, r5
  407ac2:	1880      	adds	r0, r0, r2
  407ac4:	f141 0100 	adc.w	r1, r1, #0
  407ac8:	fa03 f20e 	lsl.w	r2, r3, lr
  407acc:	1880      	adds	r0, r0, r2
  407ace:	fa43 f305 	asr.w	r3, r3, r5
  407ad2:	4159      	adcs	r1, r3
  407ad4:	e00e      	b.n	407af4 <__adddf3+0xd0>
  407ad6:	f1a5 0520 	sub.w	r5, r5, #32
  407ada:	f10e 0e20 	add.w	lr, lr, #32
  407ade:	2a01      	cmp	r2, #1
  407ae0:	fa03 fc0e 	lsl.w	ip, r3, lr
  407ae4:	bf28      	it	cs
  407ae6:	f04c 0c02 	orrcs.w	ip, ip, #2
  407aea:	fa43 f305 	asr.w	r3, r3, r5
  407aee:	18c0      	adds	r0, r0, r3
  407af0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407af4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407af8:	d507      	bpl.n	407b0a <__adddf3+0xe6>
  407afa:	f04f 0e00 	mov.w	lr, #0
  407afe:	f1dc 0c00 	rsbs	ip, ip, #0
  407b02:	eb7e 0000 	sbcs.w	r0, lr, r0
  407b06:	eb6e 0101 	sbc.w	r1, lr, r1
  407b0a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407b0e:	d31b      	bcc.n	407b48 <__adddf3+0x124>
  407b10:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407b14:	d30c      	bcc.n	407b30 <__adddf3+0x10c>
  407b16:	0849      	lsrs	r1, r1, #1
  407b18:	ea5f 0030 	movs.w	r0, r0, rrx
  407b1c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407b20:	f104 0401 	add.w	r4, r4, #1
  407b24:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407b28:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407b2c:	f080 809a 	bcs.w	407c64 <__adddf3+0x240>
  407b30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407b34:	bf08      	it	eq
  407b36:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407b3a:	f150 0000 	adcs.w	r0, r0, #0
  407b3e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407b42:	ea41 0105 	orr.w	r1, r1, r5
  407b46:	bd30      	pop	{r4, r5, pc}
  407b48:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407b4c:	4140      	adcs	r0, r0
  407b4e:	eb41 0101 	adc.w	r1, r1, r1
  407b52:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407b56:	f1a4 0401 	sub.w	r4, r4, #1
  407b5a:	d1e9      	bne.n	407b30 <__adddf3+0x10c>
  407b5c:	f091 0f00 	teq	r1, #0
  407b60:	bf04      	itt	eq
  407b62:	4601      	moveq	r1, r0
  407b64:	2000      	moveq	r0, #0
  407b66:	fab1 f381 	clz	r3, r1
  407b6a:	bf08      	it	eq
  407b6c:	3320      	addeq	r3, #32
  407b6e:	f1a3 030b 	sub.w	r3, r3, #11
  407b72:	f1b3 0220 	subs.w	r2, r3, #32
  407b76:	da0c      	bge.n	407b92 <__adddf3+0x16e>
  407b78:	320c      	adds	r2, #12
  407b7a:	dd08      	ble.n	407b8e <__adddf3+0x16a>
  407b7c:	f102 0c14 	add.w	ip, r2, #20
  407b80:	f1c2 020c 	rsb	r2, r2, #12
  407b84:	fa01 f00c 	lsl.w	r0, r1, ip
  407b88:	fa21 f102 	lsr.w	r1, r1, r2
  407b8c:	e00c      	b.n	407ba8 <__adddf3+0x184>
  407b8e:	f102 0214 	add.w	r2, r2, #20
  407b92:	bfd8      	it	le
  407b94:	f1c2 0c20 	rsble	ip, r2, #32
  407b98:	fa01 f102 	lsl.w	r1, r1, r2
  407b9c:	fa20 fc0c 	lsr.w	ip, r0, ip
  407ba0:	bfdc      	itt	le
  407ba2:	ea41 010c 	orrle.w	r1, r1, ip
  407ba6:	4090      	lslle	r0, r2
  407ba8:	1ae4      	subs	r4, r4, r3
  407baa:	bfa2      	ittt	ge
  407bac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407bb0:	4329      	orrge	r1, r5
  407bb2:	bd30      	popge	{r4, r5, pc}
  407bb4:	ea6f 0404 	mvn.w	r4, r4
  407bb8:	3c1f      	subs	r4, #31
  407bba:	da1c      	bge.n	407bf6 <__adddf3+0x1d2>
  407bbc:	340c      	adds	r4, #12
  407bbe:	dc0e      	bgt.n	407bde <__adddf3+0x1ba>
  407bc0:	f104 0414 	add.w	r4, r4, #20
  407bc4:	f1c4 0220 	rsb	r2, r4, #32
  407bc8:	fa20 f004 	lsr.w	r0, r0, r4
  407bcc:	fa01 f302 	lsl.w	r3, r1, r2
  407bd0:	ea40 0003 	orr.w	r0, r0, r3
  407bd4:	fa21 f304 	lsr.w	r3, r1, r4
  407bd8:	ea45 0103 	orr.w	r1, r5, r3
  407bdc:	bd30      	pop	{r4, r5, pc}
  407bde:	f1c4 040c 	rsb	r4, r4, #12
  407be2:	f1c4 0220 	rsb	r2, r4, #32
  407be6:	fa20 f002 	lsr.w	r0, r0, r2
  407bea:	fa01 f304 	lsl.w	r3, r1, r4
  407bee:	ea40 0003 	orr.w	r0, r0, r3
  407bf2:	4629      	mov	r1, r5
  407bf4:	bd30      	pop	{r4, r5, pc}
  407bf6:	fa21 f004 	lsr.w	r0, r1, r4
  407bfa:	4629      	mov	r1, r5
  407bfc:	bd30      	pop	{r4, r5, pc}
  407bfe:	f094 0f00 	teq	r4, #0
  407c02:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407c06:	bf06      	itte	eq
  407c08:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407c0c:	3401      	addeq	r4, #1
  407c0e:	3d01      	subne	r5, #1
  407c10:	e74e      	b.n	407ab0 <__adddf3+0x8c>
  407c12:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407c16:	bf18      	it	ne
  407c18:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407c1c:	d029      	beq.n	407c72 <__adddf3+0x24e>
  407c1e:	ea94 0f05 	teq	r4, r5
  407c22:	bf08      	it	eq
  407c24:	ea90 0f02 	teqeq	r0, r2
  407c28:	d005      	beq.n	407c36 <__adddf3+0x212>
  407c2a:	ea54 0c00 	orrs.w	ip, r4, r0
  407c2e:	bf04      	itt	eq
  407c30:	4619      	moveq	r1, r3
  407c32:	4610      	moveq	r0, r2
  407c34:	bd30      	pop	{r4, r5, pc}
  407c36:	ea91 0f03 	teq	r1, r3
  407c3a:	bf1e      	ittt	ne
  407c3c:	2100      	movne	r1, #0
  407c3e:	2000      	movne	r0, #0
  407c40:	bd30      	popne	{r4, r5, pc}
  407c42:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407c46:	d105      	bne.n	407c54 <__adddf3+0x230>
  407c48:	0040      	lsls	r0, r0, #1
  407c4a:	4149      	adcs	r1, r1
  407c4c:	bf28      	it	cs
  407c4e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407c52:	bd30      	pop	{r4, r5, pc}
  407c54:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407c58:	bf3c      	itt	cc
  407c5a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407c5e:	bd30      	popcc	{r4, r5, pc}
  407c60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407c64:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407c68:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407c6c:	f04f 0000 	mov.w	r0, #0
  407c70:	bd30      	pop	{r4, r5, pc}
  407c72:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407c76:	bf1a      	itte	ne
  407c78:	4619      	movne	r1, r3
  407c7a:	4610      	movne	r0, r2
  407c7c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407c80:	bf1c      	itt	ne
  407c82:	460b      	movne	r3, r1
  407c84:	4602      	movne	r2, r0
  407c86:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407c8a:	bf06      	itte	eq
  407c8c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407c90:	ea91 0f03 	teqeq	r1, r3
  407c94:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407c98:	bd30      	pop	{r4, r5, pc}
  407c9a:	bf00      	nop

00407c9c <__aeabi_ui2d>:
  407c9c:	f090 0f00 	teq	r0, #0
  407ca0:	bf04      	itt	eq
  407ca2:	2100      	moveq	r1, #0
  407ca4:	4770      	bxeq	lr
  407ca6:	b530      	push	{r4, r5, lr}
  407ca8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407cac:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407cb0:	f04f 0500 	mov.w	r5, #0
  407cb4:	f04f 0100 	mov.w	r1, #0
  407cb8:	e750      	b.n	407b5c <__adddf3+0x138>
  407cba:	bf00      	nop

00407cbc <__aeabi_i2d>:
  407cbc:	f090 0f00 	teq	r0, #0
  407cc0:	bf04      	itt	eq
  407cc2:	2100      	moveq	r1, #0
  407cc4:	4770      	bxeq	lr
  407cc6:	b530      	push	{r4, r5, lr}
  407cc8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407ccc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407cd0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407cd4:	bf48      	it	mi
  407cd6:	4240      	negmi	r0, r0
  407cd8:	f04f 0100 	mov.w	r1, #0
  407cdc:	e73e      	b.n	407b5c <__adddf3+0x138>
  407cde:	bf00      	nop

00407ce0 <__aeabi_f2d>:
  407ce0:	0042      	lsls	r2, r0, #1
  407ce2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407ce6:	ea4f 0131 	mov.w	r1, r1, rrx
  407cea:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407cee:	bf1f      	itttt	ne
  407cf0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407cf4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407cf8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407cfc:	4770      	bxne	lr
  407cfe:	f092 0f00 	teq	r2, #0
  407d02:	bf14      	ite	ne
  407d04:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407d08:	4770      	bxeq	lr
  407d0a:	b530      	push	{r4, r5, lr}
  407d0c:	f44f 7460 	mov.w	r4, #896	; 0x380
  407d10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407d14:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407d18:	e720      	b.n	407b5c <__adddf3+0x138>
  407d1a:	bf00      	nop

00407d1c <__aeabi_ul2d>:
  407d1c:	ea50 0201 	orrs.w	r2, r0, r1
  407d20:	bf08      	it	eq
  407d22:	4770      	bxeq	lr
  407d24:	b530      	push	{r4, r5, lr}
  407d26:	f04f 0500 	mov.w	r5, #0
  407d2a:	e00a      	b.n	407d42 <__aeabi_l2d+0x16>

00407d2c <__aeabi_l2d>:
  407d2c:	ea50 0201 	orrs.w	r2, r0, r1
  407d30:	bf08      	it	eq
  407d32:	4770      	bxeq	lr
  407d34:	b530      	push	{r4, r5, lr}
  407d36:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407d3a:	d502      	bpl.n	407d42 <__aeabi_l2d+0x16>
  407d3c:	4240      	negs	r0, r0
  407d3e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407d42:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407d46:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407d4a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407d4e:	f43f aedc 	beq.w	407b0a <__adddf3+0xe6>
  407d52:	f04f 0203 	mov.w	r2, #3
  407d56:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407d5a:	bf18      	it	ne
  407d5c:	3203      	addne	r2, #3
  407d5e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407d62:	bf18      	it	ne
  407d64:	3203      	addne	r2, #3
  407d66:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407d6a:	f1c2 0320 	rsb	r3, r2, #32
  407d6e:	fa00 fc03 	lsl.w	ip, r0, r3
  407d72:	fa20 f002 	lsr.w	r0, r0, r2
  407d76:	fa01 fe03 	lsl.w	lr, r1, r3
  407d7a:	ea40 000e 	orr.w	r0, r0, lr
  407d7e:	fa21 f102 	lsr.w	r1, r1, r2
  407d82:	4414      	add	r4, r2
  407d84:	e6c1      	b.n	407b0a <__adddf3+0xe6>
  407d86:	bf00      	nop

00407d88 <__aeabi_dmul>:
  407d88:	b570      	push	{r4, r5, r6, lr}
  407d8a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407d8e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407d92:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407d96:	bf1d      	ittte	ne
  407d98:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407d9c:	ea94 0f0c 	teqne	r4, ip
  407da0:	ea95 0f0c 	teqne	r5, ip
  407da4:	f000 f8de 	bleq	407f64 <__aeabi_dmul+0x1dc>
  407da8:	442c      	add	r4, r5
  407daa:	ea81 0603 	eor.w	r6, r1, r3
  407dae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407db2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407db6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407dba:	bf18      	it	ne
  407dbc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407dc0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407dc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407dc8:	d038      	beq.n	407e3c <__aeabi_dmul+0xb4>
  407dca:	fba0 ce02 	umull	ip, lr, r0, r2
  407dce:	f04f 0500 	mov.w	r5, #0
  407dd2:	fbe1 e502 	umlal	lr, r5, r1, r2
  407dd6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407dda:	fbe0 e503 	umlal	lr, r5, r0, r3
  407dde:	f04f 0600 	mov.w	r6, #0
  407de2:	fbe1 5603 	umlal	r5, r6, r1, r3
  407de6:	f09c 0f00 	teq	ip, #0
  407dea:	bf18      	it	ne
  407dec:	f04e 0e01 	orrne.w	lr, lr, #1
  407df0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407df4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407df8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407dfc:	d204      	bcs.n	407e08 <__aeabi_dmul+0x80>
  407dfe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407e02:	416d      	adcs	r5, r5
  407e04:	eb46 0606 	adc.w	r6, r6, r6
  407e08:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407e0c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407e10:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407e14:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407e18:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407e1c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407e20:	bf88      	it	hi
  407e22:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407e26:	d81e      	bhi.n	407e66 <__aeabi_dmul+0xde>
  407e28:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407e2c:	bf08      	it	eq
  407e2e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407e32:	f150 0000 	adcs.w	r0, r0, #0
  407e36:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407e3a:	bd70      	pop	{r4, r5, r6, pc}
  407e3c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407e40:	ea46 0101 	orr.w	r1, r6, r1
  407e44:	ea40 0002 	orr.w	r0, r0, r2
  407e48:	ea81 0103 	eor.w	r1, r1, r3
  407e4c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407e50:	bfc2      	ittt	gt
  407e52:	ebd4 050c 	rsbsgt	r5, r4, ip
  407e56:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407e5a:	bd70      	popgt	{r4, r5, r6, pc}
  407e5c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407e60:	f04f 0e00 	mov.w	lr, #0
  407e64:	3c01      	subs	r4, #1
  407e66:	f300 80ab 	bgt.w	407fc0 <__aeabi_dmul+0x238>
  407e6a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407e6e:	bfde      	ittt	le
  407e70:	2000      	movle	r0, #0
  407e72:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407e76:	bd70      	pople	{r4, r5, r6, pc}
  407e78:	f1c4 0400 	rsb	r4, r4, #0
  407e7c:	3c20      	subs	r4, #32
  407e7e:	da35      	bge.n	407eec <__aeabi_dmul+0x164>
  407e80:	340c      	adds	r4, #12
  407e82:	dc1b      	bgt.n	407ebc <__aeabi_dmul+0x134>
  407e84:	f104 0414 	add.w	r4, r4, #20
  407e88:	f1c4 0520 	rsb	r5, r4, #32
  407e8c:	fa00 f305 	lsl.w	r3, r0, r5
  407e90:	fa20 f004 	lsr.w	r0, r0, r4
  407e94:	fa01 f205 	lsl.w	r2, r1, r5
  407e98:	ea40 0002 	orr.w	r0, r0, r2
  407e9c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407ea0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407ea4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407ea8:	fa21 f604 	lsr.w	r6, r1, r4
  407eac:	eb42 0106 	adc.w	r1, r2, r6
  407eb0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407eb4:	bf08      	it	eq
  407eb6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407eba:	bd70      	pop	{r4, r5, r6, pc}
  407ebc:	f1c4 040c 	rsb	r4, r4, #12
  407ec0:	f1c4 0520 	rsb	r5, r4, #32
  407ec4:	fa00 f304 	lsl.w	r3, r0, r4
  407ec8:	fa20 f005 	lsr.w	r0, r0, r5
  407ecc:	fa01 f204 	lsl.w	r2, r1, r4
  407ed0:	ea40 0002 	orr.w	r0, r0, r2
  407ed4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407ed8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407edc:	f141 0100 	adc.w	r1, r1, #0
  407ee0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407ee4:	bf08      	it	eq
  407ee6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407eea:	bd70      	pop	{r4, r5, r6, pc}
  407eec:	f1c4 0520 	rsb	r5, r4, #32
  407ef0:	fa00 f205 	lsl.w	r2, r0, r5
  407ef4:	ea4e 0e02 	orr.w	lr, lr, r2
  407ef8:	fa20 f304 	lsr.w	r3, r0, r4
  407efc:	fa01 f205 	lsl.w	r2, r1, r5
  407f00:	ea43 0302 	orr.w	r3, r3, r2
  407f04:	fa21 f004 	lsr.w	r0, r1, r4
  407f08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407f0c:	fa21 f204 	lsr.w	r2, r1, r4
  407f10:	ea20 0002 	bic.w	r0, r0, r2
  407f14:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407f18:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407f1c:	bf08      	it	eq
  407f1e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407f22:	bd70      	pop	{r4, r5, r6, pc}
  407f24:	f094 0f00 	teq	r4, #0
  407f28:	d10f      	bne.n	407f4a <__aeabi_dmul+0x1c2>
  407f2a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407f2e:	0040      	lsls	r0, r0, #1
  407f30:	eb41 0101 	adc.w	r1, r1, r1
  407f34:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407f38:	bf08      	it	eq
  407f3a:	3c01      	subeq	r4, #1
  407f3c:	d0f7      	beq.n	407f2e <__aeabi_dmul+0x1a6>
  407f3e:	ea41 0106 	orr.w	r1, r1, r6
  407f42:	f095 0f00 	teq	r5, #0
  407f46:	bf18      	it	ne
  407f48:	4770      	bxne	lr
  407f4a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407f4e:	0052      	lsls	r2, r2, #1
  407f50:	eb43 0303 	adc.w	r3, r3, r3
  407f54:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407f58:	bf08      	it	eq
  407f5a:	3d01      	subeq	r5, #1
  407f5c:	d0f7      	beq.n	407f4e <__aeabi_dmul+0x1c6>
  407f5e:	ea43 0306 	orr.w	r3, r3, r6
  407f62:	4770      	bx	lr
  407f64:	ea94 0f0c 	teq	r4, ip
  407f68:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407f6c:	bf18      	it	ne
  407f6e:	ea95 0f0c 	teqne	r5, ip
  407f72:	d00c      	beq.n	407f8e <__aeabi_dmul+0x206>
  407f74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407f78:	bf18      	it	ne
  407f7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407f7e:	d1d1      	bne.n	407f24 <__aeabi_dmul+0x19c>
  407f80:	ea81 0103 	eor.w	r1, r1, r3
  407f84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407f88:	f04f 0000 	mov.w	r0, #0
  407f8c:	bd70      	pop	{r4, r5, r6, pc}
  407f8e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407f92:	bf06      	itte	eq
  407f94:	4610      	moveq	r0, r2
  407f96:	4619      	moveq	r1, r3
  407f98:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407f9c:	d019      	beq.n	407fd2 <__aeabi_dmul+0x24a>
  407f9e:	ea94 0f0c 	teq	r4, ip
  407fa2:	d102      	bne.n	407faa <__aeabi_dmul+0x222>
  407fa4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407fa8:	d113      	bne.n	407fd2 <__aeabi_dmul+0x24a>
  407faa:	ea95 0f0c 	teq	r5, ip
  407fae:	d105      	bne.n	407fbc <__aeabi_dmul+0x234>
  407fb0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407fb4:	bf1c      	itt	ne
  407fb6:	4610      	movne	r0, r2
  407fb8:	4619      	movne	r1, r3
  407fba:	d10a      	bne.n	407fd2 <__aeabi_dmul+0x24a>
  407fbc:	ea81 0103 	eor.w	r1, r1, r3
  407fc0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407fc4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407fc8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407fcc:	f04f 0000 	mov.w	r0, #0
  407fd0:	bd70      	pop	{r4, r5, r6, pc}
  407fd2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407fd6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407fda:	bd70      	pop	{r4, r5, r6, pc}

00407fdc <__aeabi_ddiv>:
  407fdc:	b570      	push	{r4, r5, r6, lr}
  407fde:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407fe2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407fe6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407fea:	bf1d      	ittte	ne
  407fec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407ff0:	ea94 0f0c 	teqne	r4, ip
  407ff4:	ea95 0f0c 	teqne	r5, ip
  407ff8:	f000 f8a7 	bleq	40814a <__aeabi_ddiv+0x16e>
  407ffc:	eba4 0405 	sub.w	r4, r4, r5
  408000:	ea81 0e03 	eor.w	lr, r1, r3
  408004:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408008:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40800c:	f000 8088 	beq.w	408120 <__aeabi_ddiv+0x144>
  408010:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408014:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408018:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40801c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  408020:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408024:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408028:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40802c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  408030:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408034:	429d      	cmp	r5, r3
  408036:	bf08      	it	eq
  408038:	4296      	cmpeq	r6, r2
  40803a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40803e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  408042:	d202      	bcs.n	40804a <__aeabi_ddiv+0x6e>
  408044:	085b      	lsrs	r3, r3, #1
  408046:	ea4f 0232 	mov.w	r2, r2, rrx
  40804a:	1ab6      	subs	r6, r6, r2
  40804c:	eb65 0503 	sbc.w	r5, r5, r3
  408050:	085b      	lsrs	r3, r3, #1
  408052:	ea4f 0232 	mov.w	r2, r2, rrx
  408056:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40805a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40805e:	ebb6 0e02 	subs.w	lr, r6, r2
  408062:	eb75 0e03 	sbcs.w	lr, r5, r3
  408066:	bf22      	ittt	cs
  408068:	1ab6      	subcs	r6, r6, r2
  40806a:	4675      	movcs	r5, lr
  40806c:	ea40 000c 	orrcs.w	r0, r0, ip
  408070:	085b      	lsrs	r3, r3, #1
  408072:	ea4f 0232 	mov.w	r2, r2, rrx
  408076:	ebb6 0e02 	subs.w	lr, r6, r2
  40807a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40807e:	bf22      	ittt	cs
  408080:	1ab6      	subcs	r6, r6, r2
  408082:	4675      	movcs	r5, lr
  408084:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408088:	085b      	lsrs	r3, r3, #1
  40808a:	ea4f 0232 	mov.w	r2, r2, rrx
  40808e:	ebb6 0e02 	subs.w	lr, r6, r2
  408092:	eb75 0e03 	sbcs.w	lr, r5, r3
  408096:	bf22      	ittt	cs
  408098:	1ab6      	subcs	r6, r6, r2
  40809a:	4675      	movcs	r5, lr
  40809c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4080a0:	085b      	lsrs	r3, r3, #1
  4080a2:	ea4f 0232 	mov.w	r2, r2, rrx
  4080a6:	ebb6 0e02 	subs.w	lr, r6, r2
  4080aa:	eb75 0e03 	sbcs.w	lr, r5, r3
  4080ae:	bf22      	ittt	cs
  4080b0:	1ab6      	subcs	r6, r6, r2
  4080b2:	4675      	movcs	r5, lr
  4080b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4080b8:	ea55 0e06 	orrs.w	lr, r5, r6
  4080bc:	d018      	beq.n	4080f0 <__aeabi_ddiv+0x114>
  4080be:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4080c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4080c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4080ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4080ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4080d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4080d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4080da:	d1c0      	bne.n	40805e <__aeabi_ddiv+0x82>
  4080dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4080e0:	d10b      	bne.n	4080fa <__aeabi_ddiv+0x11e>
  4080e2:	ea41 0100 	orr.w	r1, r1, r0
  4080e6:	f04f 0000 	mov.w	r0, #0
  4080ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4080ee:	e7b6      	b.n	40805e <__aeabi_ddiv+0x82>
  4080f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4080f4:	bf04      	itt	eq
  4080f6:	4301      	orreq	r1, r0
  4080f8:	2000      	moveq	r0, #0
  4080fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4080fe:	bf88      	it	hi
  408100:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408104:	f63f aeaf 	bhi.w	407e66 <__aeabi_dmul+0xde>
  408108:	ebb5 0c03 	subs.w	ip, r5, r3
  40810c:	bf04      	itt	eq
  40810e:	ebb6 0c02 	subseq.w	ip, r6, r2
  408112:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408116:	f150 0000 	adcs.w	r0, r0, #0
  40811a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40811e:	bd70      	pop	{r4, r5, r6, pc}
  408120:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408124:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408128:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40812c:	bfc2      	ittt	gt
  40812e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408132:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408136:	bd70      	popgt	{r4, r5, r6, pc}
  408138:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40813c:	f04f 0e00 	mov.w	lr, #0
  408140:	3c01      	subs	r4, #1
  408142:	e690      	b.n	407e66 <__aeabi_dmul+0xde>
  408144:	ea45 0e06 	orr.w	lr, r5, r6
  408148:	e68d      	b.n	407e66 <__aeabi_dmul+0xde>
  40814a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40814e:	ea94 0f0c 	teq	r4, ip
  408152:	bf08      	it	eq
  408154:	ea95 0f0c 	teqeq	r5, ip
  408158:	f43f af3b 	beq.w	407fd2 <__aeabi_dmul+0x24a>
  40815c:	ea94 0f0c 	teq	r4, ip
  408160:	d10a      	bne.n	408178 <__aeabi_ddiv+0x19c>
  408162:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408166:	f47f af34 	bne.w	407fd2 <__aeabi_dmul+0x24a>
  40816a:	ea95 0f0c 	teq	r5, ip
  40816e:	f47f af25 	bne.w	407fbc <__aeabi_dmul+0x234>
  408172:	4610      	mov	r0, r2
  408174:	4619      	mov	r1, r3
  408176:	e72c      	b.n	407fd2 <__aeabi_dmul+0x24a>
  408178:	ea95 0f0c 	teq	r5, ip
  40817c:	d106      	bne.n	40818c <__aeabi_ddiv+0x1b0>
  40817e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  408182:	f43f aefd 	beq.w	407f80 <__aeabi_dmul+0x1f8>
  408186:	4610      	mov	r0, r2
  408188:	4619      	mov	r1, r3
  40818a:	e722      	b.n	407fd2 <__aeabi_dmul+0x24a>
  40818c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408190:	bf18      	it	ne
  408192:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408196:	f47f aec5 	bne.w	407f24 <__aeabi_dmul+0x19c>
  40819a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40819e:	f47f af0d 	bne.w	407fbc <__aeabi_dmul+0x234>
  4081a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4081a6:	f47f aeeb 	bne.w	407f80 <__aeabi_dmul+0x1f8>
  4081aa:	e712      	b.n	407fd2 <__aeabi_dmul+0x24a>

004081ac <__gedf2>:
  4081ac:	f04f 3cff 	mov.w	ip, #4294967295
  4081b0:	e006      	b.n	4081c0 <__cmpdf2+0x4>
  4081b2:	bf00      	nop

004081b4 <__ledf2>:
  4081b4:	f04f 0c01 	mov.w	ip, #1
  4081b8:	e002      	b.n	4081c0 <__cmpdf2+0x4>
  4081ba:	bf00      	nop

004081bc <__cmpdf2>:
  4081bc:	f04f 0c01 	mov.w	ip, #1
  4081c0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4081c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4081c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4081cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4081d0:	bf18      	it	ne
  4081d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4081d6:	d01b      	beq.n	408210 <__cmpdf2+0x54>
  4081d8:	b001      	add	sp, #4
  4081da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4081de:	bf0c      	ite	eq
  4081e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4081e4:	ea91 0f03 	teqne	r1, r3
  4081e8:	bf02      	ittt	eq
  4081ea:	ea90 0f02 	teqeq	r0, r2
  4081ee:	2000      	moveq	r0, #0
  4081f0:	4770      	bxeq	lr
  4081f2:	f110 0f00 	cmn.w	r0, #0
  4081f6:	ea91 0f03 	teq	r1, r3
  4081fa:	bf58      	it	pl
  4081fc:	4299      	cmppl	r1, r3
  4081fe:	bf08      	it	eq
  408200:	4290      	cmpeq	r0, r2
  408202:	bf2c      	ite	cs
  408204:	17d8      	asrcs	r0, r3, #31
  408206:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40820a:	f040 0001 	orr.w	r0, r0, #1
  40820e:	4770      	bx	lr
  408210:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408214:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408218:	d102      	bne.n	408220 <__cmpdf2+0x64>
  40821a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40821e:	d107      	bne.n	408230 <__cmpdf2+0x74>
  408220:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408224:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408228:	d1d6      	bne.n	4081d8 <__cmpdf2+0x1c>
  40822a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40822e:	d0d3      	beq.n	4081d8 <__cmpdf2+0x1c>
  408230:	f85d 0b04 	ldr.w	r0, [sp], #4
  408234:	4770      	bx	lr
  408236:	bf00      	nop

00408238 <__aeabi_cdrcmple>:
  408238:	4684      	mov	ip, r0
  40823a:	4610      	mov	r0, r2
  40823c:	4662      	mov	r2, ip
  40823e:	468c      	mov	ip, r1
  408240:	4619      	mov	r1, r3
  408242:	4663      	mov	r3, ip
  408244:	e000      	b.n	408248 <__aeabi_cdcmpeq>
  408246:	bf00      	nop

00408248 <__aeabi_cdcmpeq>:
  408248:	b501      	push	{r0, lr}
  40824a:	f7ff ffb7 	bl	4081bc <__cmpdf2>
  40824e:	2800      	cmp	r0, #0
  408250:	bf48      	it	mi
  408252:	f110 0f00 	cmnmi.w	r0, #0
  408256:	bd01      	pop	{r0, pc}

00408258 <__aeabi_dcmpeq>:
  408258:	f84d ed08 	str.w	lr, [sp, #-8]!
  40825c:	f7ff fff4 	bl	408248 <__aeabi_cdcmpeq>
  408260:	bf0c      	ite	eq
  408262:	2001      	moveq	r0, #1
  408264:	2000      	movne	r0, #0
  408266:	f85d fb08 	ldr.w	pc, [sp], #8
  40826a:	bf00      	nop

0040826c <__aeabi_dcmplt>:
  40826c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408270:	f7ff ffea 	bl	408248 <__aeabi_cdcmpeq>
  408274:	bf34      	ite	cc
  408276:	2001      	movcc	r0, #1
  408278:	2000      	movcs	r0, #0
  40827a:	f85d fb08 	ldr.w	pc, [sp], #8
  40827e:	bf00      	nop

00408280 <__aeabi_dcmple>:
  408280:	f84d ed08 	str.w	lr, [sp, #-8]!
  408284:	f7ff ffe0 	bl	408248 <__aeabi_cdcmpeq>
  408288:	bf94      	ite	ls
  40828a:	2001      	movls	r0, #1
  40828c:	2000      	movhi	r0, #0
  40828e:	f85d fb08 	ldr.w	pc, [sp], #8
  408292:	bf00      	nop

00408294 <__aeabi_dcmpge>:
  408294:	f84d ed08 	str.w	lr, [sp, #-8]!
  408298:	f7ff ffce 	bl	408238 <__aeabi_cdrcmple>
  40829c:	bf94      	ite	ls
  40829e:	2001      	movls	r0, #1
  4082a0:	2000      	movhi	r0, #0
  4082a2:	f85d fb08 	ldr.w	pc, [sp], #8
  4082a6:	bf00      	nop

004082a8 <__aeabi_dcmpgt>:
  4082a8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4082ac:	f7ff ffc4 	bl	408238 <__aeabi_cdrcmple>
  4082b0:	bf34      	ite	cc
  4082b2:	2001      	movcc	r0, #1
  4082b4:	2000      	movcs	r0, #0
  4082b6:	f85d fb08 	ldr.w	pc, [sp], #8
  4082ba:	bf00      	nop

004082bc <__aeabi_dcmpun>:
  4082bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4082c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4082c4:	d102      	bne.n	4082cc <__aeabi_dcmpun+0x10>
  4082c6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4082ca:	d10a      	bne.n	4082e2 <__aeabi_dcmpun+0x26>
  4082cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4082d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4082d4:	d102      	bne.n	4082dc <__aeabi_dcmpun+0x20>
  4082d6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4082da:	d102      	bne.n	4082e2 <__aeabi_dcmpun+0x26>
  4082dc:	f04f 0000 	mov.w	r0, #0
  4082e0:	4770      	bx	lr
  4082e2:	f04f 0001 	mov.w	r0, #1
  4082e6:	4770      	bx	lr

004082e8 <__aeabi_d2iz>:
  4082e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4082ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4082f0:	d215      	bcs.n	40831e <__aeabi_d2iz+0x36>
  4082f2:	d511      	bpl.n	408318 <__aeabi_d2iz+0x30>
  4082f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4082f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4082fc:	d912      	bls.n	408324 <__aeabi_d2iz+0x3c>
  4082fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408302:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408306:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40830a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40830e:	fa23 f002 	lsr.w	r0, r3, r2
  408312:	bf18      	it	ne
  408314:	4240      	negne	r0, r0
  408316:	4770      	bx	lr
  408318:	f04f 0000 	mov.w	r0, #0
  40831c:	4770      	bx	lr
  40831e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408322:	d105      	bne.n	408330 <__aeabi_d2iz+0x48>
  408324:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408328:	bf08      	it	eq
  40832a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40832e:	4770      	bx	lr
  408330:	f04f 0000 	mov.w	r0, #0
  408334:	4770      	bx	lr
  408336:	bf00      	nop

00408338 <sysfont_glyphs>:
	...
  408358:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  408368:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  408378:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  408390:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4083a0:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  4083b0:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4083c8:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  4083d8:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  4083e8:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  408400:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  40841c:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  40842c:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  40843c:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  40844c:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  408474:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  40849c:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  4084ac:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  4084d0:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  4084e0:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  4084f0:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  408500:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  408518:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  408528:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  408538:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  408550:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  408560:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  408570:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  408588:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  408598:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  4085a8:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  4085c0:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  4085d0:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  4085e0:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4085f8:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  408608:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  408618:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  408634:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  408644:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  408654:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  408670:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  408688:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  4086a0:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  4086b0:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  4086c0:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  4086d8:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  4086e8:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4086f8:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  408710:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  408720:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  408730:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  408748:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  408758:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408768:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  408780:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  408790:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  4087a0:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  4087b8:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  4087c8:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4087d8:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  4087f0:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  408800:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  408810:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  408828:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  408838:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  408848:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  408860:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  408870:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  408880:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  408898:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  4088a8:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  4088b8:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  4088d0:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  4088e0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  4088f0:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  408908:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  408918:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  408928:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  408940:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  408950:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  408960:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  408978:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  408988:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  408998:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  4089b0:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  4089c0:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  4089d0:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  4089e8:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  4089f8:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  408a08:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  408a30:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  408a40:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  408a5c:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  408a74:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  408a84:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  408a94:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  408aac:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  408abc:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  408acc:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  408ae4:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  408af4:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  408b04:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  408b14:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  408b24:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  408b34:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  408b44:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  408b54:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  408b64:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  408b74:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  408b8c:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  408b9c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  408bac:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  408bc8:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  408be4:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  408c00:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  408c10:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  408c20:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  408c38:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  408c54:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  408c70:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  408c8c:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  408ca8:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  408cc4:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  408ce0:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  408cfc:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  408d0c:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  408d1c:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  408d2c:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  408d3c:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  408d4c:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  408d5c:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  408d6c:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  408d7c:	0000 0000 2530 0064 6425 0000 7325 253a     ....0%d.%d..%s:%
  408d8c:	3a73 7325 0000 0000 07e2 0000 0003 0000     s:%s............
  408d9c:	0013 0000 000c 0000 000f 0000 002d 0000     ............-...
  408dac:	0001 0000                                   ....

00408db0 <_global_impure_ptr>:
  408db0:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  408dc0:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  408dd0:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  408de0:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  408df0:	296c 0000 0030 0000                         l)..0...

00408df8 <blanks.7223>:
  408df8:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408e08 <zeroes.7224>:
  408e08:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408e18:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00408e28 <__mprec_bigtens>:
  408e28:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408e38:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408e48:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408e50 <__mprec_tens>:
  408e50:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408e60:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408e70:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408e80:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408e90:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408ea0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  408eb0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  408ec0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  408ed0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  408ee0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  408ef0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  408f00:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408f10:	9db4 79d9 7843 44ea                         ...yCx.D

00408f18 <p05.6055>:
  408f18:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  408f28:	4f50 4953 0058 0000 002e 0000               POSIX.......

00408f34 <_ctype_>:
  408f34:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  408f44:	2020 2020 2020 2020 2020 2020 2020 2020                     
  408f54:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  408f64:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  408f74:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  408f84:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  408f94:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  408fa4:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  408fb4:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00409038 <_init>:
  409038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40903a:	bf00      	nop
  40903c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40903e:	bc08      	pop	{r3}
  409040:	469e      	mov	lr, r3
  409042:	4770      	bx	lr

00409044 <__init_array_start>:
  409044:	00405869 	.word	0x00405869

00409048 <__frame_dummy_init_array_entry>:
  409048:	00400165                                e.@.

0040904c <_fini>:
  40904c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40904e:	bf00      	nop
  409050:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409052:	bc08      	pop	{r3}
  409054:	469e      	mov	lr, r3
  409056:	4770      	bx	lr

00409058 <__fini_array_start>:
  409058:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 8338 0040 0e0a 7d20               ....8.@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <ul_flash_in_wait_mode>:
2040001c:	0000 0020                                   .. .

20400020 <SystemCoreClock>:
20400020:	0900 003d                                   ..=.

20400024 <flag_rtc_sec>:
20400024:	0001 0000                                   ....

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__malloc_av_>:
	...
20400460:	0458 2040 0458 2040 0460 2040 0460 2040     X.@ X.@ `.@ `.@ 
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 

20400860 <__malloc_sbrk_base>:
20400860:	ffff ffff                                   ....

20400864 <__malloc_trim_threshold>:
20400864:	0000 0002                                   ....

20400868 <__atexit_recursive_mutex>:
20400868:	0cb4 2040                                   ..@ 

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	79fd 0040 75bd 0040 0000 0000 8f34 0040     .y@..u@.....4.@.
2040095c:	8f30 0040 8dd4 0040 8dd4 0040 8dd4 0040     0.@...@...@...@.
2040096c:	8dd4 0040 8dd4 0040 8dd4 0040 8dd4 0040     ..@...@...@...@.
2040097c:	8dd4 0040 8dd4 0040 ffff ffff ffff ffff     ..@...@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
