{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564149553628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564149553641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 26 09:59:13 2019 " "Processing started: Fri Jul 26 09:59:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564149553641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1564149553641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Microcomputer4 -c Microcomputer4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Microcomputer4 -c Microcomputer4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1564149553641 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROMS/Z80/Z80_CPM_BASIC_ROM.qip " "Tcl Script File ../ROMS/Z80/Z80_CPM_BASIC_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_CPM_BASIC_ROM.qip " "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_CPM_BASIC_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1564149553944 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1564149553944 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROMS/6502/M6502_BASIC_ROM.qip " "Tcl Script File ../ROMS/6502/M6502_BASIC_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROMS/6502/M6502_BASIC_ROM.qip " "set_global_assignment -name QIP_FILE ../ROMS/6502/M6502_BASIC_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1564149553944 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1564149553944 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ROMS/Z80/Z80_BASIC_ROM.qip " "Tcl Script File ../ROMS/Z80/Z80_BASIC_ROM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip " "set_global_assignment -name QIP_FILE ../ROMS/Z80/Z80_BASIC_ROM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1564149553944 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1564149553944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1564149554814 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microcomputer4_8_1200mv_85c_slow.vho C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/ simulation " "Generated file Microcomputer4_8_1200mv_85c_slow.vho in folder \"C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564149556201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microcomputer4_8_1200mv_0c_slow.vho C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/ simulation " "Generated file Microcomputer4_8_1200mv_0c_slow.vho in folder \"C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564149557326 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microcomputer4_min_1200mv_0c_fast.vho C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/ simulation " "Generated file Microcomputer4_min_1200mv_0c_fast.vho in folder \"C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564149558384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microcomputer4.vho C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/ simulation " "Generated file Microcomputer4.vho in folder \"C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564149559336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microcomputer4_8_1200mv_85c_vhd_slow.sdo C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/ simulation " "Generated file Microcomputer4_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564149561128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microcomputer4_8_1200mv_0c_vhd_slow.sdo C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/ simulation " "Generated file Microcomputer4_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564149562971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microcomputer4_min_1200mv_0c_vhd_fast.sdo C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/ simulation " "Generated file Microcomputer4_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564149564654 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Microcomputer4_vhd.sdo C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/ simulation " "Generated file Microcomputer4_vhd.sdo in folder \"C:/Users/HPz420/Documents/GitHub/MultiComp/MultiComp_On_RETRO-EP4/MultiComp_6809_by_Neal_C-2019-04-08/Microcomputer4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1564149566396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564149566614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 26 09:59:26 2019 " "Processing ended: Fri Jul 26 09:59:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564149566614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564149566614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564149566614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1564149566614 ""}
