Timing Analyzer report for R3_PVP
Thu Nov 11 19:19:30 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'mem_clk'
 15. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'mem_clk'
 19. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'mem_clk'
 30. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'mem_clk'
 34. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'mem_clk'
 44. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 46. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'mem_clk'
 48. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; R3_PVP                                              ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.9%      ;
;     Processor 3            ;  10.7%      ;
;     Processor 4            ;   7.3%      ;
;     Processors 5-8         ;   5.4%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Thu Nov 11 19:19:24 2021 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { clk }                                                  ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk                                                  ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 81.31 MHz  ; 81.31 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 157.21 MHz ; 157.21 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.084  ; 0.000         ;
; mem_clk                                              ; 11.090 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.166 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.398 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; mem_clk                                              ; 2.047 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 15.930 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.047 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.694  ; 0.000         ;
; clk                                                  ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                              ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 6.084 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 6.279      ;
; 6.122 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 6.241      ;
; 6.124 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 6.239      ;
; 6.182 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 6.164      ;
; 6.183 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 6.163      ;
; 6.291 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 6.054      ;
; 6.293 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 6.052      ;
; 6.298 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 6.067      ;
; 6.299 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 6.066      ;
; 6.308 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 6.051      ;
; 6.346 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.998      ;
; 6.346 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.998      ;
; 6.366 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.981      ;
; 6.366 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.981      ;
; 6.399 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.947      ;
; 6.400 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.946      ;
; 6.409 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.580     ; 5.922      ;
; 6.414 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.931      ;
; 6.415 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.930      ;
; 6.418 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.926      ;
; 6.434 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.912      ;
; 6.436 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.910      ;
; 6.480 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.877      ;
; 6.492 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.854      ;
; 6.492 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.854      ;
; 6.498 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.568     ; 5.845      ;
; 6.504 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.842      ;
; 6.505 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.841      ;
; 6.524 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.839      ;
; 6.525 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.838      ;
; 6.533 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.826      ;
; 6.534 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.825      ;
; 6.536 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.821      ;
; 6.537 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.832      ;
; 6.552 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.807      ;
; 6.574 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.789      ;
; 6.574 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.785      ;
; 6.575 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.788      ;
; 6.582 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.765      ;
; 6.582 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.765      ;
; 6.592 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.753      ;
; 6.595 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.750      ;
; 6.617 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.725      ;
; 6.621 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.721      ;
; 6.629 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.715      ;
; 6.630 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.714      ;
; 6.638 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.709      ;
; 6.640 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.707      ;
; 6.642 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.723      ;
; 6.645 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.699      ;
; 6.650 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.694      ;
; 6.655 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.702      ;
; 6.662 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.701      ;
; 6.664 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.699      ;
; 6.665 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.682      ;
; 6.666 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.681      ;
; 6.671 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.692      ;
; 6.671 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.692      ;
; 6.673 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.673      ;
; 6.679 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.668      ;
; 6.680 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.564     ; 5.667      ;
; 6.689 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.656      ;
; 6.690 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.655      ;
; 6.690 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.655      ;
; 6.690 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.656      ;
; 6.691 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.651      ;
; 6.692 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.650      ;
; 6.693 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.566     ; 5.652      ;
; 6.695 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.649      ;
; 6.697 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.649      ;
; 6.698 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.646      ;
; 6.715 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.648      ;
; 6.716 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.647      ;
; 6.737 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.569     ; 5.605      ;
; 6.787 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.576      ;
; 6.807 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.558      ;
; 6.809 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.556      ;
; 6.809 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.537      ;
; 6.809 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.565     ; 5.537      ;
; 6.858 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.507      ;
; 6.859 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.506      ;
; 6.872 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.497      ;
; 6.872 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.497      ;
; 6.889 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.470      ;
; 6.922 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.441      ;
; 6.925 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.438      ;
; 6.947 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.418      ;
; 6.947 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.418      ;
; 6.955 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.410      ;
; 6.978 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.391      ;
; 6.980 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.552     ; 5.379      ;
; 6.980 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.389      ;
; 6.982 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.362      ;
; 6.982 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.567     ; 5.362      ;
; 6.984 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.546     ; 5.381      ;
; 7.003 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.360      ;
; 7.003 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.360      ;
; 7.014 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.542     ; 5.355      ;
; 7.024 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.548     ; 5.339      ;
; 7.030 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.554     ; 5.327      ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                           ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.090 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 8.499      ;
; 11.225 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 8.364      ;
; 11.416 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 8.172      ;
; 11.696 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.201      ; 7.895      ;
; 11.726 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 7.862      ;
; 11.854 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 7.734      ;
; 13.364 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.182      ; 6.208      ;
; 13.392 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 6.197      ;
; 13.397 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 6.192      ;
; 13.728 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.861      ;
; 13.947 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 5.641      ;
; 13.964 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.625      ;
; 13.964 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.625      ;
; 14.016 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.573      ;
; 14.052 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.537      ;
; 14.111 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.478      ;
; 14.112 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.477      ;
; 14.112 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.477      ;
; 14.290 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.182      ; 5.282      ;
; 14.389 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 5.199      ;
; 14.403 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.200      ; 5.187      ;
; 14.429 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.200      ; 5.161      ;
; 14.479 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.201      ; 5.112      ;
; 14.503 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.086      ;
; 14.503 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.086      ;
; 14.508 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.081      ;
; 14.508 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.081      ;
; 14.508 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.081      ;
; 14.511 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.182      ; 5.061      ;
; 14.513 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 5.075      ;
; 14.519 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.070      ;
; 14.526 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.063      ;
; 14.527 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.195      ; 5.058      ;
; 14.534 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.199      ; 5.055      ;
; 14.544 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.195      ; 5.041      ;
; 14.547 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.201      ; 5.044      ;
; 14.548 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 5.038      ;
; 14.565 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 5.021      ;
; 14.577 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.200      ; 5.013      ;
; 14.589 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.195      ; 4.996      ;
; 14.603 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.983      ;
; 14.656 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.930      ;
; 14.663 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 4.925      ;
; 14.667 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.919      ;
; 14.691 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.895      ;
; 14.701 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 4.887      ;
; 14.714 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.201      ; 4.877      ;
; 14.715 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.198      ; 4.873      ;
; 14.716 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.870      ;
; 14.716 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.870      ;
; 14.760 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.196      ; 4.826      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.166 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 5.244      ;
; 14.186 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.595     ; 5.220      ;
; 14.197 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 5.221      ;
; 14.205 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.595     ; 5.201      ;
; 14.207 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.595     ; 5.199      ;
; 14.237 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.583     ; 5.181      ;
; 14.288 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 5.122      ;
; 14.576 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.595     ; 4.830      ;
; 15.013 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 4.834      ;
; 15.048 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 4.803      ;
; 15.054 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 4.740      ;
; 15.054 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 4.740      ;
; 15.054 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 4.740      ;
; 15.054 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 4.740      ;
; 15.054 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 4.740      ;
; 15.054 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 4.740      ;
; 15.054 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 4.740      ;
; 15.054 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 4.740      ;
; 15.054 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 4.740      ;
; 15.254 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.542      ;
; 15.254 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.542      ;
; 15.254 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.542      ;
; 15.254 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.542      ;
; 15.254 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.542      ;
; 15.254 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.542      ;
; 15.254 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.542      ;
; 15.254 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.205     ; 4.542      ;
; 15.266 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 4.529      ;
; 15.316 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 4.543      ;
; 15.317 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 4.530      ;
; 16.073 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.727      ;
; 16.073 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.727      ;
; 16.073 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.727      ;
; 16.073 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.727      ;
; 16.073 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.727      ;
; 16.073 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.727      ;
; 16.073 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.727      ;
; 16.182 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.618      ;
; 16.182 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.618      ;
; 16.182 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.618      ;
; 16.201 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 3.594      ;
; 16.201 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 3.594      ;
; 16.201 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.206     ; 3.594      ;
; 16.323 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.477      ;
; 16.323 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.477      ;
; 16.323 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.477      ;
; 16.323 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 3.477      ;
; 16.865 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 2.926      ;
; 16.865 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 2.926      ;
; 16.865 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 2.926      ;
; 16.865 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 2.926      ;
; 16.865 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 2.926      ;
; 16.865 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 2.926      ;
; 16.865 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 2.926      ;
; 16.865 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 2.926      ;
; 16.865 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 2.926      ;
; 16.904 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 2.896      ;
; 16.904 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 2.896      ;
; 16.904 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 2.896      ;
; 16.904 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 2.896      ;
; 16.904 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 2.896      ;
; 16.904 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 2.896      ;
; 16.904 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 2.896      ;
; 16.904 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.201     ; 2.896      ;
; 17.480 ; hex_high[4]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 2.359      ;
; 17.496 ; hex_low[2]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 2.344      ;
; 17.578 ; hex_low[0]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 2.262      ;
; 17.583 ; hex_low[7]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 2.257      ;
; 17.622 ; hex_high[6]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 2.204      ;
; 17.783 ; hex_high[1]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 2.056      ;
; 17.802 ; hex_low[4]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 2.038      ;
; 17.814 ; hex_low[1]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 2.026      ;
; 17.827 ; hex_high[7]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 1.999      ;
; 17.830 ; hex_low[5]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 2.010      ;
; 17.838 ; hex_high[5]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 1.988      ;
; 17.877 ; hex_low[3]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 1.963      ;
; 17.886 ; hex_low[6]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 1.954      ;
; 17.909 ; hex_high[3]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 1.917      ;
; 17.931 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.198     ; 1.872      ;
; 18.060 ; hex_high[2]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 1.766      ;
; 18.111 ; hex_high[0]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 1.715      ;
; 33.639 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.278      ;
; 33.842 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.075      ;
; 33.952 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.965      ;
; 34.155 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.762      ;
; 34.222 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[1]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.427     ; 5.352      ;
; 34.393 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[3]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.427     ; 5.181      ;
; 34.397 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.520      ;
; 34.617 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[5]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.427     ; 4.957      ;
; 34.710 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.207      ;
; 34.770 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[7]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.427     ; 4.804      ;
; 34.855 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 5.066      ;
; 34.927 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.990      ;
; 35.016 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.907      ;
; 35.016 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.907      ;
; 35.016 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.907      ;
; 35.016 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.907      ;
; 35.016 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.907      ;
; 35.016 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.907      ;
; 35.016 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.907      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.398 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.139      ;
; 0.402 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.137      ;
; 0.403 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.141      ;
; 0.404 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.142      ;
; 0.405 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.140      ;
; 0.405 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.140      ;
; 0.405 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.146      ;
; 0.406 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.147      ;
; 0.407 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.145      ;
; 0.408 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.146      ;
; 0.408 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.143      ;
; 0.409 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.147      ;
; 0.409 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.147      ;
; 0.410 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.148      ;
; 0.410 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.148      ;
; 0.410 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.145      ;
; 0.410 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.485      ; 1.149      ;
; 0.411 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.149      ;
; 0.411 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[4]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.149      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.150      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.150      ;
; 0.412 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.153      ;
; 0.413 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.148      ;
; 0.413 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.148      ;
; 0.413 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.154      ;
; 0.413 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.148      ;
; 0.415 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.156      ;
; 0.419 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.157      ;
; 0.420 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.155      ;
; 0.422 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.157      ;
; 0.422 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.157      ;
; 0.427 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.162      ;
; 0.429 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.164      ;
; 0.430 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|NZT           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|NZT                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL          ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 0.746      ;
; 0.431 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]   ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.746      ;
; 0.431 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.166      ;
; 0.434 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|XEC           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|XEC                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.175      ;
; 0.434 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.169      ;
; 0.435 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.176      ;
; 0.436 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.174      ;
; 0.437 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.172      ;
; 0.439 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.180      ;
; 0.439 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.174      ;
; 0.441 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.484      ; 1.179      ;
; 0.441 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.176      ;
; 0.442 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.183      ;
; 0.442 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.177      ;
; 0.443 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.178      ;
; 0.450 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.481      ; 1.185      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; serial:serial_inst|tx_active                                ; serial:serial_inst|tx_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|rx_overwrite                             ; serial:serial_inst|rx_overwrite                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                       ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|empty                 ; serial:serial_inst|queue_8_8:rx_queue|empty                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|full                  ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]         ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]         ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]         ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[35]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[35]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[51]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[51]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[3]                  ; SDRAM_DP64_I:SDRAM_controller|data_hold[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[19]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[19]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[34]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[34]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[18]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[18]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[2]                  ; SDRAM_DP64_I:SDRAM_controller|data_hold[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|data_hold[1]                  ; SDRAM_DP64_I:SDRAM_controller|data_hold[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[8]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[7]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]                     ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.785      ;
; 0.495 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.218      ;
; 0.511 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.526 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.530 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.253      ;
; 0.674 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.966      ;
; 0.677 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.969      ;
; 0.693 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.986      ;
; 0.695 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.988      ;
; 0.725 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.735 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.743 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.746 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.750 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
; 0.750 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.758 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.758 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.759 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.051      ;
; 0.766 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.771 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.775 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.067      ;
; 0.782 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.786 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.786 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.079      ;
; 0.797 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.090      ;
; 0.801 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.094      ;
; 0.802 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.095      ;
; 0.802 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.525      ;
; 0.808 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.531      ;
; 0.834 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.127      ;
; 0.842 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.135      ;
; 0.869 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.162      ;
; 0.889 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.181      ;
; 0.924 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.924 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.216      ;
; 0.925 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.217      ;
; 0.940 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.233      ;
; 0.952 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.244      ;
; 0.975 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.268      ;
; 1.007 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.299      ;
; 1.008 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.300      ;
; 1.035 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.327      ;
; 1.042 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.335      ;
; 1.045 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.337      ;
; 1.056 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.348      ;
; 1.068 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.361      ;
; 1.084 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.087 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 1.384      ;
; 1.088 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.381      ;
; 1.089 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.387      ;
; 1.091 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.383      ;
; 1.091 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.097 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.390      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                           ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.047 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.526      ;
; 2.067 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.546      ;
; 2.084 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.563      ;
; 2.095 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 4.576      ;
; 2.111 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 4.592      ;
; 2.127 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.606      ;
; 2.135 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 4.616      ;
; 2.136 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.574      ; 4.620      ;
; 2.143 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.622      ;
; 2.146 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.625      ;
; 2.149 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.568      ; 4.627      ;
; 2.191 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.670      ;
; 2.208 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.568      ; 4.686      ;
; 2.217 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.699      ;
; 2.217 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.699      ;
; 2.217 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.699      ;
; 2.233 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.573      ; 4.716      ;
; 2.234 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 4.715      ;
; 2.236 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.718      ;
; 2.236 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.718      ;
; 2.239 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.721      ;
; 2.249 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.574      ; 4.733      ;
; 2.293 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.568      ; 4.771      ;
; 2.297 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.776      ;
; 2.307 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.574      ; 4.791      ;
; 2.307 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.569      ; 4.786      ;
; 2.316 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.798      ;
; 2.338 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 4.820      ;
; 2.369 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.555      ; 4.834      ;
; 2.372 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.573      ; 4.855      ;
; 2.393 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.573      ; 4.876      ;
; 2.397 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 4.878      ;
; 2.537 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.556      ; 5.003      ;
; 2.586 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.068      ;
; 2.587 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.069      ;
; 2.587 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.069      ;
; 2.696 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.178      ;
; 2.709 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.191      ;
; 2.746 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.228      ;
; 2.746 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.228      ;
; 2.789 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 5.270      ;
; 2.960 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.442      ;
; 3.293 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.775      ;
; 3.296 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 5.778      ;
; 3.482 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.555      ; 5.947      ;
; 5.013 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 7.494      ;
; 5.075 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.574      ; 7.559      ;
; 5.147 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 7.628      ;
; 5.389 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.571      ; 7.870      ;
; 5.462 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 7.944      ;
; 5.583 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.572      ; 8.065      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                 ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.930 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.999      ;
; 15.930 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.999      ;
; 15.930 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.999      ;
; 15.930 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.999      ;
; 15.930 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.999      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.999      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.990      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.990      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.990      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 3.991      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 3.991      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.990      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.990      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 3.991      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 3.991      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 3.999      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.990      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 3.991      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.079     ; 3.991      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.990      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.080     ; 3.990      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 4.002      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.070     ; 4.000      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.988      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.988      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.988      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.082     ; 3.988      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.931 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.073     ; 3.997      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.991      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.991      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.991      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.991      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.968      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.968      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.101     ; 3.968      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.991      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.991      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.078     ; 3.991      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 3.967      ;
; 15.932 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 3.966      ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+-------+--------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.047 ; rst                      ; hex_high[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.326      ;
; 2.047 ; rst                      ; hex_high[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.326      ;
; 2.047 ; rst                      ; hex_high[3]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.326      ;
; 2.047 ; rst                      ; hex_high[5]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.326      ;
; 2.047 ; rst                      ; hex_high[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.326      ;
; 2.047 ; rst                      ; hex_high[7]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 2.326      ;
; 2.067 ; rst                      ; keyboard:keyboard_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.329      ;
; 2.067 ; rst                      ; keyboard:keyboard_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.329      ;
; 2.067 ; rst                      ; keyboard:keyboard_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.329      ;
; 2.067 ; rst                      ; keyboard:keyboard_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.329      ;
; 2.141 ; rst                      ; keyboard:keyboard_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.401      ;
; 2.141 ; rst                      ; keyboard:keyboard_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.401      ;
; 2.141 ; rst                      ; keyboard:keyboard_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.401      ;
; 2.141 ; rst                      ; keyboard:keyboard_inst|tx_active                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.401      ;
; 2.150 ; rst                      ; keyboard:keyboard_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.410      ;
; 2.150 ; rst                      ; keyboard:keyboard_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.410      ;
; 2.150 ; rst                      ; keyboard:keyboard_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.410      ;
; 2.270 ; rst                      ; hex_high[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.270 ; rst                      ; hex_high[4]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.536      ;
; 2.310 ; rst                      ; serial:serial_inst|tx_active                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.594      ;
; 2.579 ; rst                      ; VGA:VGA_inst|VGA_mode                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 2.866      ;
; 2.595 ; rst                      ; MSC:MSC_inst|p2_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.891      ;
; 2.612 ; rst                      ; hex_low[4]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.876      ;
; 2.612 ; rst                      ; hex_low[5]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.876      ;
; 2.612 ; rst                      ; hex_low[6]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.876      ;
; 2.612 ; rst                      ; hex_low[7]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.876      ;
; 2.612 ; rst                      ; hex_low[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.876      ;
; 2.612 ; rst                      ; hex_low[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.876      ;
; 2.612 ; rst                      ; hex_low[2]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.876      ;
; 2.612 ; rst                      ; hex_low[3]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.876      ;
; 2.662 ; rst                      ; serial:serial_inst|to_CPU[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.929      ;
; 2.662 ; rst                      ; serial:serial_inst|to_CPU[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.929      ;
; 2.662 ; rst                      ; serial:serial_inst|to_CPU[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.929      ;
; 2.668 ; rst                      ; serial:serial_inst|tx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.936      ;
; 2.668 ; rst                      ; serial:serial_inst|to_CPU[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.936      ;
; 2.668 ; rst                      ; serial:serial_inst|to_CPU[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.936      ;
; 2.685 ; rst                      ; serial:serial_inst|rx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.969      ;
; 2.685 ; rst                      ; serial:serial_inst|to_CPU[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.969      ;
; 2.685 ; rst                      ; serial:serial_inst|to_CPU[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.969      ;
; 2.685 ; rst                      ; serial:serial_inst|to_CPU[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 2.969      ;
; 2.697 ; rst                      ; MSC:MSC_inst|prev_p2_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 2.990      ;
; 2.733 ; rst                      ; MSC:MSC_inst|p1_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 3.006      ;
; 2.989 ; rst                      ; MSC:MSC_inst|p1_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.270      ;
; 2.989 ; rst                      ; MSC:MSC_inst|p2_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.270      ;
; 2.989 ; rst                      ; MSC:MSC_inst|p2_flush_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.270      ;
; 2.989 ; rst                      ; MSC:MSC_inst|p1_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.270      ;
; 2.989 ; rst                      ; MSC:MSC_inst|p2_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.270      ;
; 2.989 ; rst                      ; MSC:MSC_inst|p2_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.270      ;
; 2.989 ; rst                      ; MSC:MSC_inst|prev_p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.270      ;
; 2.989 ; rst                      ; MSC:MSC_inst|p2_flush_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.270      ;
; 2.989 ; rst                      ; MSC:MSC_inst|prev_p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.270      ;
; 3.010 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 3.828      ;
; 3.010 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 3.828      ;
; 3.010 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 3.828      ;
; 3.010 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 3.828      ;
; 3.010 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.606      ; 3.828      ;
; 3.011 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.588      ; 3.811      ;
; 3.013 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.610      ; 3.835      ;
; 3.042 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 3.816      ;
; 3.042 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 3.816      ;
; 3.042 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 3.816      ;
; 3.042 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 3.816      ;
; 3.046 ; rst                      ; MSC:MSC_inst|program_page[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|program_page[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|program_page[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|program_page[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|program_page[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|program_page[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|data_page[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|data_page[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|data_page[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|data_page[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|data_page[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|data_page[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.046 ; rst                      ; MSC:MSC_inst|data_page[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 3.325      ;
; 3.107 ; rst                      ; MSC:MSC_inst|p1_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.385      ;
; 3.107 ; rst                      ; MSC:MSC_inst|prev_p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.385      ;
; 3.107 ; rst                      ; MSC:MSC_inst|prev_p1_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.066      ; 3.385      ;
; 3.495 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.816      ;
; 3.495 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.817      ;
; 3.495 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.816      ;
; 3.495 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.817      ;
; 3.495 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.816      ;
; 3.495 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.816      ;
; 3.495 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.817      ;
; 3.495 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.817      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.819      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.819      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.819      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.819      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.819      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 3.819      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.818      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.818      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.818      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.818      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.818      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.818      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.818      ;
; 3.496 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.110      ; 3.818      ;
+-------+--------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 28.972 ns




+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 87.33 MHz  ; 87.33 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 165.86 MHz ; 165.86 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.992  ; 0.000         ;
; mem_clk                                              ; 11.878 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.641 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.378 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; mem_clk                                              ; 1.723 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 16.248 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.846 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.668  ; 0.000         ;
; clk                                                  ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.717 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                               ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 6.992 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 5.566      ;
; 7.032 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 5.527      ;
; 7.034 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 5.525      ;
; 7.079 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 5.465      ;
; 7.080 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 5.464      ;
; 7.173 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.370      ;
; 7.174 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.369      ;
; 7.188 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.366      ;
; 7.204 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 5.358      ;
; 7.205 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 5.357      ;
; 7.231 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.310      ;
; 7.231 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.310      ;
; 7.242 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.303      ;
; 7.242 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.303      ;
; 7.279 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 5.265      ;
; 7.281 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 5.263      ;
; 7.286 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.257      ;
; 7.288 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.255      ;
; 7.292 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.382     ; 5.238      ;
; 7.292 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.249      ;
; 7.310 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 5.234      ;
; 7.312 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 5.232      ;
; 7.356 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.198      ;
; 7.363 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.182      ;
; 7.365 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.180      ;
; 7.368 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 5.176      ;
; 7.368 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 5.176      ;
; 7.374 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.372     ; 5.166      ;
; 7.382 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 5.177      ;
; 7.405 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.149      ;
; 7.406 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.148      ;
; 7.408 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 5.147      ;
; 7.411 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.355     ; 5.146      ;
; 7.419 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 5.145      ;
; 7.429 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 5.129      ;
; 7.430 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 5.128      ;
; 7.433 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 5.122      ;
; 7.443 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.102      ;
; 7.443 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.102      ;
; 7.453 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.090      ;
; 7.453 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 5.102      ;
; 7.457 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.086      ;
; 7.466 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 5.073      ;
; 7.470 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 5.069      ;
; 7.481 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.060      ;
; 7.481 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.060      ;
; 7.492 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.053      ;
; 7.494 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.051      ;
; 7.500 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.041      ;
; 7.502 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 5.052      ;
; 7.506 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 5.035      ;
; 7.509 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 5.053      ;
; 7.518 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.027      ;
; 7.519 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.026      ;
; 7.521 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 5.037      ;
; 7.522 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 5.036      ;
; 7.522 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 5.022      ;
; 7.526 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.019      ;
; 7.527 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.018      ;
; 7.529 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 5.029      ;
; 7.529 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 5.029      ;
; 7.537 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.006      ;
; 7.538 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 5.001      ;
; 7.539 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.004      ;
; 7.539 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.004      ;
; 7.539 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.367     ; 5.006      ;
; 7.539 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 5.000      ;
; 7.541 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.369     ; 5.002      ;
; 7.546 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.995      ;
; 7.548 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.993      ;
; 7.550 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 4.994      ;
; 7.567 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 4.991      ;
; 7.568 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.354     ; 4.990      ;
; 7.582 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.373     ; 4.957      ;
; 7.628 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 4.931      ;
; 7.649 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 4.895      ;
; 7.649 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.368     ; 4.895      ;
; 7.666 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.351     ; 4.895      ;
; 7.668 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.351     ; 4.893      ;
; 7.707 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.351     ; 4.854      ;
; 7.708 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.351     ; 4.853      ;
; 7.723 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.841      ;
; 7.724 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.840      ;
; 7.740 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 4.815      ;
; 7.743 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 4.816      ;
; 7.746 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 4.813      ;
; 7.781 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.351     ; 4.780      ;
; 7.781 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.351     ; 4.780      ;
; 7.796 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.745      ;
; 7.797 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.371     ; 4.744      ;
; 7.802 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.350     ; 4.760      ;
; 7.811 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.357     ; 4.744      ;
; 7.817 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 4.742      ;
; 7.817 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 4.742      ;
; 7.819 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.351     ; 4.742      ;
; 7.822 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.742      ;
; 7.824 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.740      ;
; 7.834 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.353     ; 4.725      ;
; 7.840 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.348     ; 4.724      ;
; 7.864 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.358     ; 4.690      ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.878 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 7.535      ;
; 12.036 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 7.377      ;
; 12.247 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 7.167      ;
; 12.484 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 6.928      ;
; 12.544 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.025      ; 6.871      ;
; 12.639 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 6.773      ;
; 13.661 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.008      ; 5.737      ;
; 13.710 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.703      ;
; 13.714 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.699      ;
; 13.992 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.421      ;
; 14.214 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 5.200      ;
; 14.247 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.166      ;
; 14.247 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.166      ;
; 14.299 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.114      ;
; 14.319 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.094      ;
; 14.409 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.004      ;
; 14.409 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.004      ;
; 14.410 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 5.003      ;
; 14.555 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.010      ; 4.845      ;
; 14.631 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.783      ;
; 14.653 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 4.759      ;
; 14.709 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.705      ;
; 14.736 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.025      ; 4.679      ;
; 14.767 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 4.645      ;
; 14.771 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.008      ; 4.627      ;
; 14.784 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 4.629      ;
; 14.791 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 4.622      ;
; 14.791 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 4.622      ;
; 14.795 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.025      ; 4.620      ;
; 14.795 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.614      ;
; 14.798 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 4.615      ;
; 14.798 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 4.615      ;
; 14.798 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 4.615      ;
; 14.803 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.606      ;
; 14.814 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.596      ;
; 14.823 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.587      ;
; 14.827 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 4.586      ;
; 14.831 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.023      ; 4.582      ;
; 14.832 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.019      ; 4.577      ;
; 14.832 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.024      ; 4.582      ;
; 14.869 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.541      ;
; 14.905 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.505      ;
; 14.929 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 4.483      ;
; 14.936 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.474      ;
; 14.937 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.020      ; 4.473      ;
; 14.945 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.025      ; 4.470      ;
; 14.949 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 4.463      ;
; 14.970 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.441      ;
; 14.980 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.431      ;
; 14.983 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.022      ; 4.429      ;
; 15.019 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.021      ; 4.392      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.641 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.841      ;
; 14.666 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.521     ; 4.815      ;
; 14.672 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.817      ;
; 14.674 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.521     ; 4.807      ;
; 14.685 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.521     ; 4.796      ;
; 14.709 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.513     ; 4.780      ;
; 14.763 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.520     ; 4.719      ;
; 15.034 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.521     ; 4.447      ;
; 15.314 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.508      ;
; 15.314 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.508      ;
; 15.314 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.508      ;
; 15.314 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.508      ;
; 15.314 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.508      ;
; 15.314 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.508      ;
; 15.314 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.508      ;
; 15.314 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.508      ;
; 15.314 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.508      ;
; 15.404 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 4.463      ;
; 15.433 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 4.435      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.333      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.333      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.333      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.333      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.333      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.333      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.333      ;
; 15.490 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 4.333      ;
; 15.528 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 4.294      ;
; 15.689 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 4.186      ;
; 15.694 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 4.173      ;
; 16.290 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.534      ;
; 16.290 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.534      ;
; 16.290 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.534      ;
; 16.290 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.534      ;
; 16.290 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.534      ;
; 16.290 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.534      ;
; 16.290 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.534      ;
; 16.399 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 3.423      ;
; 16.399 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 3.423      ;
; 16.399 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.180     ; 3.423      ;
; 16.401 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.423      ;
; 16.401 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.423      ;
; 16.401 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.423      ;
; 16.542 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.282      ;
; 16.542 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.282      ;
; 16.542 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.282      ;
; 16.542 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 3.282      ;
; 17.041 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.777      ;
; 17.041 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.777      ;
; 17.041 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.777      ;
; 17.041 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.777      ;
; 17.041 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.777      ;
; 17.041 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.777      ;
; 17.041 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.777      ;
; 17.041 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.777      ;
; 17.041 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 2.777      ;
; 17.076 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.748      ;
; 17.076 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.748      ;
; 17.076 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.748      ;
; 17.076 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.748      ;
; 17.076 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.748      ;
; 17.076 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.748      ;
; 17.076 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.748      ;
; 17.076 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.178     ; 2.748      ;
; 17.612 ; hex_high[4]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 2.249      ;
; 17.648 ; hex_low[2]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 2.214      ;
; 17.711 ; hex_low[0]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 2.151      ;
; 17.725 ; hex_low[7]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 2.137      ;
; 17.742 ; hex_high[6]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 2.106      ;
; 17.895 ; hex_high[1]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 1.966      ;
; 17.927 ; hex_low[4]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.935      ;
; 17.934 ; hex_low[1]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.928      ;
; 17.949 ; hex_high[7]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 1.899      ;
; 17.949 ; hex_low[5]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.913      ;
; 17.954 ; hex_high[5]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 1.894      ;
; 17.999 ; hex_low[3]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.863      ;
; 18.007 ; hex_low[6]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 1.855      ;
; 18.021 ; hex_high[3]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 1.827      ;
; 18.041 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 1.791      ;
; 18.159 ; hex_high[2]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 1.689      ;
; 18.206 ; hex_high[0]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 1.642      ;
; 33.971 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.958      ;
; 34.159 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.770      ;
; 34.341 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.588      ;
; 34.529 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.400      ;
; 34.587 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[1]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 5.037      ;
; 34.688 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 5.241      ;
; 34.722 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[3]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 4.902      ;
; 34.936 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[5]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 4.688      ;
; 35.058 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.871      ;
; 35.072 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[7]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.378     ; 4.552      ;
; 35.193 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 4.736      ;
; 35.205 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 4.725      ;
; 35.330 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.604      ;
; 35.330 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.604      ;
; 35.330 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.604      ;
; 35.330 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.604      ;
; 35.330 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.604      ;
; 35.330 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.604      ;
; 35.330 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.604      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.378 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.036      ;
; 0.379 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.037      ;
; 0.380 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|NZT           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|NZT                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL          ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.669      ;
; 0.381 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]   ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.669      ;
; 0.382 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.040      ;
; 0.383 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.041      ;
; 0.384 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|XEC           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|XEC                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.042      ;
; 0.384 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.042      ;
; 0.384 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[4]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.042      ;
; 0.384 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.045      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.043      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.043      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.043      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.043      ;
; 0.385 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.043      ;
; 0.387 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.041      ;
; 0.390 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.051      ;
; 0.391 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.049      ;
; 0.391 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.045      ;
; 0.391 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.045      ;
; 0.391 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.046      ;
; 0.394 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.048      ;
; 0.394 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.055      ;
; 0.395 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.428      ; 1.053      ;
; 0.397 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.051      ;
; 0.397 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.052      ;
; 0.398 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.430      ; 1.058      ;
; 0.398 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.052      ;
; 0.399 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.431      ; 1.060      ;
; 0.400 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                       ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                     ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[6]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[6]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                      ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[9]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                  ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[9]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_active                 ; serial:serial_inst|UART:UART_inst|tx_active                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|tx_frame[9]               ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|tx_active                                ; serial:serial_inst|tx_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]          ; serial:serial_inst|queue_8_8:rx_queue|read_addr[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]          ; serial:serial_inst|queue_8_8:rx_queue|read_addr[1]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]          ; serial:serial_inst|queue_8_8:rx_queue|read_addr[2]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|rx_overwrite                             ; serial:serial_inst|rx_overwrite                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; VGA:VGA_inst|VGA_mode                                       ; VGA:VGA_inst|VGA_mode                                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|empty                 ; serial:serial_inst|queue_8_8:rx_queue|empty                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|full                  ; serial:serial_inst|queue_8_8:rx_queue|full                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]         ; serial:serial_inst|queue_8_8:rx_queue|write_addr[2]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]         ; serial:serial_inst|queue_8_8:rx_queue|write_addr[1]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]         ; serial:serial_inst|queue_8_8:rx_queue|write_addr[0]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serial:serial_inst|UART:UART_inst|rx_active                 ; serial:serial_inst|UART:UART_inst|rx_active                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]     ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]     ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]     ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[0]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                   ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                    ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|data_hold[47]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[47]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|data_hold[15]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[15]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|data_hold[46]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[46]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|data_hold[13]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[13]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|data_hold[29]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[29]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|data_hold[12]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[12]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|data_hold[28]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[28]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|data_hold[11]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[11]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_DP64_I:SDRAM_controller|data_hold[27]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[27]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.464 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.111      ;
; 0.479 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.488 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.755      ;
; 0.493 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.140      ;
; 0.624 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.630 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.897      ;
; 0.647 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.649 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.917      ;
; 0.666 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.933      ;
; 0.668 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.675 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.683 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.696 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.700 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.704 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.713 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.715 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.727 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.994      ;
; 0.731 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.734 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.735 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.002      ;
; 0.739 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.386      ;
; 0.742 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.743 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.011      ;
; 0.743 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.390      ;
; 0.747 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.014      ;
; 0.750 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.018      ;
; 0.775 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.042      ;
; 0.808 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.075      ;
; 0.811 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.078      ;
; 0.847 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.114      ;
; 0.862 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.863 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.130      ;
; 0.863 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.130      ;
; 0.871 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.138      ;
; 0.894 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.161      ;
; 0.894 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.161      ;
; 0.911 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.178      ;
; 0.929 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.196      ;
; 0.959 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.226      ;
; 0.962 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.229      ;
; 0.969 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.236      ;
; 0.971 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.240      ;
; 0.973 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.243      ;
; 0.975 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.242      ;
; 0.977 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.245      ;
; 0.978 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 0.993 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                            ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.261      ;
; 1.005 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                            ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.723 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.004      ;
; 1.743 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.024      ;
; 1.753 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.034      ;
; 1.767 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.049      ;
; 1.775 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.057      ;
; 1.791 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.071      ;
; 1.792 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.375      ; 4.077      ;
; 1.795 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.075      ;
; 1.800 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.082      ;
; 1.803 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.084      ;
; 1.809 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.089      ;
; 1.849 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.129      ;
; 1.854 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.371      ; 4.135      ;
; 1.865 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.148      ;
; 1.865 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.148      ;
; 1.865 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.148      ;
; 1.877 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.159      ;
; 1.890 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.173      ;
; 1.890 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.173      ;
; 1.894 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.178      ;
; 1.895 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.375      ; 4.180      ;
; 1.903 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.186      ;
; 1.942 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.222      ;
; 1.943 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.375      ; 4.228      ;
; 1.948 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.228      ;
; 1.958 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.370      ; 4.238      ;
; 1.976 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.259      ;
; 1.979 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.262      ;
; 1.998 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.359      ; 4.267      ;
; 2.003 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.287      ;
; 2.022 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 4.304      ;
; 2.040 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.374      ; 4.324      ;
; 2.148 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.360      ; 4.418      ;
; 2.204 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.487      ;
; 2.204 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.487      ;
; 2.205 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.488      ;
; 2.291 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.574      ;
; 2.307 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.590      ;
; 2.342 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.625      ;
; 2.342 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.625      ;
; 2.379 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.375      ; 4.664      ;
; 2.529 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 4.812      ;
; 2.824 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 5.107      ;
; 2.824 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 5.107      ;
; 2.977 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.359      ; 5.246      ;
; 4.257 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 6.539      ;
; 4.371 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.372      ; 6.653      ;
; 4.401 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.375      ; 6.686      ;
; 4.625 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.375      ; 6.910      ;
; 4.635 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 6.918      ;
; 4.743 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.373      ; 7.026      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.692      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[10]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.692      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.692      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.692      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.062     ; 3.692      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.248 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 3.689      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 3.692      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.684      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.684      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.684      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.684      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.684      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 3.692      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.684      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.684      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[3]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.068     ; 3.685      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.069     ; 3.684      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 3.696      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 3.693      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.681      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.681      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.681      ;
; 16.249 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.072     ; 3.681      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.664      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.664      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.088     ; 3.664      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
; 16.250 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.091     ; 3.661      ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+-------+--------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.846 ; rst                      ; hex_high[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.101      ;
; 1.846 ; rst                      ; hex_high[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.101      ;
; 1.846 ; rst                      ; hex_high[3]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.101      ;
; 1.846 ; rst                      ; hex_high[5]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.101      ;
; 1.846 ; rst                      ; hex_high[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.101      ;
; 1.846 ; rst                      ; hex_high[7]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.101      ;
; 1.863 ; rst                      ; keyboard:keyboard_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.101      ;
; 1.863 ; rst                      ; keyboard:keyboard_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.101      ;
; 1.863 ; rst                      ; keyboard:keyboard_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.101      ;
; 1.863 ; rst                      ; keyboard:keyboard_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.101      ;
; 1.933 ; rst                      ; keyboard:keyboard_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 2.167      ;
; 1.933 ; rst                      ; keyboard:keyboard_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 2.167      ;
; 1.933 ; rst                      ; keyboard:keyboard_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 2.167      ;
; 1.933 ; rst                      ; keyboard:keyboard_inst|tx_active                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 2.167      ;
; 1.938 ; rst                      ; keyboard:keyboard_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.174      ;
; 1.938 ; rst                      ; keyboard:keyboard_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.174      ;
; 1.938 ; rst                      ; keyboard:keyboard_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.174      ;
; 2.041 ; rst                      ; hex_high[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.283      ;
; 2.041 ; rst                      ; hex_high[4]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 2.283      ;
; 2.077 ; rst                      ; serial:serial_inst|tx_active                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.336      ;
; 2.320 ; rst                      ; VGA:VGA_inst|VGA_mode                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.579      ;
; 2.334 ; rst                      ; MSC:MSC_inst|p2_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 2.603      ;
; 2.350 ; rst                      ; hex_low[4]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.590      ;
; 2.350 ; rst                      ; hex_low[5]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.590      ;
; 2.350 ; rst                      ; hex_low[6]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.590      ;
; 2.350 ; rst                      ; hex_low[7]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.590      ;
; 2.350 ; rst                      ; hex_low[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.590      ;
; 2.350 ; rst                      ; hex_low[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.590      ;
; 2.350 ; rst                      ; hex_low[2]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.590      ;
; 2.350 ; rst                      ; hex_low[3]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 2.590      ;
; 2.394 ; rst                      ; serial:serial_inst|to_CPU[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.637      ;
; 2.394 ; rst                      ; serial:serial_inst|to_CPU[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.637      ;
; 2.394 ; rst                      ; serial:serial_inst|to_CPU[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.637      ;
; 2.400 ; rst                      ; serial:serial_inst|tx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.644      ;
; 2.400 ; rst                      ; serial:serial_inst|to_CPU[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.644      ;
; 2.400 ; rst                      ; serial:serial_inst|to_CPU[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.644      ;
; 2.415 ; rst                      ; serial:serial_inst|rx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.674      ;
; 2.415 ; rst                      ; serial:serial_inst|to_CPU[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.674      ;
; 2.415 ; rst                      ; serial:serial_inst|to_CPU[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.674      ;
; 2.415 ; rst                      ; serial:serial_inst|to_CPU[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.064      ; 2.674      ;
; 2.426 ; rst                      ; MSC:MSC_inst|prev_p2_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.691      ;
; 2.462 ; rst                      ; MSC:MSC_inst|p1_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.053      ; 2.710      ;
; 2.679 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 3.436      ;
; 2.679 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 3.436      ;
; 2.679 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 3.436      ;
; 2.679 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 3.436      ;
; 2.679 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.562      ; 3.436      ;
; 2.680 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.549      ; 3.424      ;
; 2.681 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.568      ; 3.444      ;
; 2.690 ; rst                      ; MSC:MSC_inst|p1_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.945      ;
; 2.690 ; rst                      ; MSC:MSC_inst|p2_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.945      ;
; 2.690 ; rst                      ; MSC:MSC_inst|p2_flush_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.945      ;
; 2.690 ; rst                      ; MSC:MSC_inst|p1_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.945      ;
; 2.690 ; rst                      ; MSC:MSC_inst|p2_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.945      ;
; 2.690 ; rst                      ; MSC:MSC_inst|p2_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.945      ;
; 2.690 ; rst                      ; MSC:MSC_inst|prev_p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.945      ;
; 2.690 ; rst                      ; MSC:MSC_inst|p2_flush_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.945      ;
; 2.690 ; rst                      ; MSC:MSC_inst|prev_p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.945      ;
; 2.719 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 3.430      ;
; 2.719 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 3.430      ;
; 2.719 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 3.430      ;
; 2.719 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 3.430      ;
; 2.742 ; rst                      ; MSC:MSC_inst|program_page[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|program_page[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|program_page[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|program_page[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|program_page[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|program_page[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|data_page[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|data_page[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|data_page[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|data_page[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|data_page[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|data_page[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.742 ; rst                      ; MSC:MSC_inst|data_page[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.996      ;
; 2.792 ; rst                      ; MSC:MSC_inst|p1_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.043      ;
; 2.792 ; rst                      ; MSC:MSC_inst|prev_p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.043      ;
; 2.792 ; rst                      ; MSC:MSC_inst|prev_p1_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.043      ;
; 3.137 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.431      ;
; 3.137 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.431      ;
; 3.137 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.431      ;
; 3.137 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.431      ;
; 3.137 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.431      ;
; 3.137 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.431      ;
; 3.137 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.431      ;
; 3.137 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.431      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[3]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[4]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[5]                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.138 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.432      ;
; 3.139 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|prev_hazard                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.423      ;
; 3.139 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|p_miss                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 3.423      ;
+-------+--------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 29.587 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.473  ; 0.000         ;
; mem_clk                                              ; 14.294 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 17.705 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.132 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.170 ; 0.000         ;
; mem_clk                                              ; 0.417 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 18.065 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.889 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clk                                                  ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.543  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.731  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.735 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                               ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 9.473 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.486      ;
; 9.504 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.454      ;
; 9.506 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.452      ;
; 9.515 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.436      ;
; 9.516 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.435      ;
; 9.568 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.393      ;
; 9.569 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.392      ;
; 9.574 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.376      ;
; 9.576 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.374      ;
; 9.592 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.363      ;
; 9.603 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.348      ;
; 9.616 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.335      ;
; 9.616 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.335      ;
; 9.619 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.329      ;
; 9.620 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.328      ;
; 9.624 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.944     ; 3.329      ;
; 9.639 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.311      ;
; 9.640 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.311      ;
; 9.640 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.310      ;
; 9.641 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.310      ;
; 9.645 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.306      ;
; 9.646 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.960     ; 3.291      ;
; 9.647 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.304      ;
; 9.658 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.290      ;
; 9.661 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.290      ;
; 9.662 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.293      ;
; 9.663 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.288      ;
; 9.673 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.289      ;
; 9.680 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.272      ;
; 9.681 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.277      ;
; 9.693 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.258      ;
; 9.694 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.257      ;
; 9.698 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.253      ;
; 9.702 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.950     ; 3.245      ;
; 9.716 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.239      ;
; 9.717 ; sdram_dq[8]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[8]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.942     ; 3.238      ;
; 9.721 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.231      ;
; 9.731 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.228      ;
; 9.731 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.228      ;
; 9.731 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.219      ;
; 9.734 ; sdram_dq[9]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[9]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.216      ;
; 9.740 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.206      ;
; 9.744 ; sdram_dq[14] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.202      ;
; 9.746 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.205      ;
; 9.746 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.205      ;
; 9.751 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.210      ;
; 9.772 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.179      ;
; 9.772 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.179      ;
; 9.773 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.175      ;
; 9.773 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.175      ;
; 9.776 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.175      ;
; 9.777 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.174      ;
; 9.779 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.172      ;
; 9.782 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.166      ;
; 9.783 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.167      ;
; 9.784 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.162      ;
; 9.785 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.161      ;
; 9.786 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.173      ;
; 9.786 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.165      ;
; 9.787 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.163      ;
; 9.787 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.164      ;
; 9.788 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.171      ;
; 9.788 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.160      ;
; 9.790 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.161      ;
; 9.791 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data2[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.159      ;
; 9.791 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data0[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.947     ; 3.159      ;
; 9.793 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.155      ;
; 9.796 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.152      ;
; 9.796 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.163      ;
; 9.796 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.163      ;
; 9.810 ; sdram_dq[2]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[2]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.141      ;
; 9.813 ; sdram_dq[12] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.951     ; 3.133      ;
; 9.823 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.136      ;
; 9.824 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p2_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.135      ;
; 9.832 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.127      ;
; 9.833 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.126      ;
; 9.844 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.114      ;
; 9.848 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.114      ;
; 9.849 ; sdram_dq[15] ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.113      ;
; 9.858 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.101      ;
; 9.858 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.094      ;
; 9.859 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data1[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.092      ;
; 9.860 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.099      ;
; 9.860 ; sdram_dq[13] ; SDRAM_DP64_I:SDRAM_controller|p2_data3[13] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.091      ;
; 9.896 ; sdram_dq[10] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.063      ;
; 9.899 ; sdram_dq[7]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.936     ; 3.062      ;
; 9.900 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.059      ;
; 9.900 ; sdram_dq[0]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[0]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.938     ; 3.059      ;
; 9.910 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.052      ;
; 9.912 ; sdram_dq[6]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.050      ;
; 9.917 ; sdram_dq[1]  ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.945     ; 3.035      ;
; 9.920 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.038      ;
; 9.923 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.035      ;
; 9.930 ; sdram_dq[4]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[4]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.946     ; 3.021      ;
; 9.941 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.935     ; 3.021      ;
; 9.942 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.006      ;
; 9.942 ; sdram_dq[5]  ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.949     ; 3.006      ;
; 9.952 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.006      ;
; 9.952 ; sdram_dq[3]  ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]  ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.006      ;
; 9.953 ; sdram_dq[11] ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11] ; mem_clk      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.939     ; 3.005      ;
+-------+--------------+--------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                            ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.294 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 4.876      ;
; 14.351 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 4.819      ;
; 14.421 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 4.749      ;
; 14.547 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 4.624      ;
; 14.579 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 4.589      ;
; 14.640 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 4.528      ;
; 15.964 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.771      ; 3.197      ;
; 16.013 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 3.157      ;
; 16.018 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 3.152      ;
; 16.255 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.779      ; 2.914      ;
; 16.338 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.832      ;
; 16.338 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.832      ;
; 16.355 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.815      ;
; 16.369 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.801      ;
; 16.392 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.778      ;
; 16.392 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.778      ;
; 16.392 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.778      ;
; 16.395 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.779      ; 2.774      ;
; 16.486 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.771      ; 2.675      ;
; 16.525 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.645      ;
; 16.530 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.771      ; 2.631      ;
; 16.548 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.622      ;
; 16.549 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.621      ;
; 16.555 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 2.613      ;
; 16.577 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.593      ;
; 16.577 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.593      ;
; 16.582 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.588      ;
; 16.589 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.576      ;
; 16.599 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.567      ;
; 16.600 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.570      ;
; 16.608 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.558      ;
; 16.612 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.559      ;
; 16.615 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.555      ;
; 16.615 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.555      ;
; 16.615 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.555      ;
; 16.636 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.780      ; 2.534      ;
; 16.638 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.533      ;
; 16.645 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 2.523      ;
; 16.649 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.517      ;
; 16.670 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.495      ;
; 16.679 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.487      ;
; 16.691 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 2.477      ;
; 16.692 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.474      ;
; 16.696 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.775      ; 2.469      ;
; 16.705 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.461      ;
; 16.712 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 2.456      ;
; 16.714 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.781      ; 2.457      ;
; 16.715 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.778      ; 2.453      ;
; 16.715 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.451      ;
; 16.722 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.444      ;
; 16.734 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 0.776      ; 2.432      ;
+--------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.705 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[2]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 2.003      ;
; 17.708 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 2.003      ;
; 17.712 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 1.999      ;
; 17.718 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[4]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.990      ;
; 17.723 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[1]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.985      ;
; 17.724 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[7]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.984      ;
; 17.755 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.138      ;
; 17.755 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.138      ;
; 17.755 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.138      ;
; 17.755 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.138      ;
; 17.755 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.138      ;
; 17.755 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.138      ;
; 17.755 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.138      ;
; 17.755 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.138      ;
; 17.755 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.138      ;
; 17.760 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[3]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.948      ;
; 17.836 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 2.057      ;
; 17.845 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[6]                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 1.863      ;
; 17.863 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 2.031      ;
; 17.863 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 2.031      ;
; 17.863 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 2.031      ;
; 17.863 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 2.031      ;
; 17.863 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 2.031      ;
; 17.863 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 2.031      ;
; 17.863 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 2.031      ;
; 17.863 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 2.031      ;
; 18.027 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a2~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 1.878      ;
; 18.040 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a4~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 1.865      ;
; 18.142 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a0~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 1.766      ;
; 18.158 ; VGA:VGA_inst|VGA_RAM:RAM_VGA|altsyncram:altsyncram_component|altsyncram_60i2:auto_generated|ram_block1a1~portb_address_reg0 ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 1.747      ;
; 18.249 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.645      ;
; 18.249 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.645      ;
; 18.249 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.645      ;
; 18.249 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.645      ;
; 18.249 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.645      ;
; 18.249 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.645      ;
; 18.249 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.645      ;
; 18.261 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.633      ;
; 18.261 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.633      ;
; 18.261 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.633      ;
; 18.284 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 1.609      ;
; 18.284 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 1.609      ;
; 18.284 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 1.609      ;
; 18.349 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.545      ;
; 18.349 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.545      ;
; 18.349 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.545      ;
; 18.349 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.545      ;
; 18.602 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.292      ;
; 18.602 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.292      ;
; 18.602 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.292      ;
; 18.602 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.292      ;
; 18.602 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.292      ;
; 18.602 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.292      ;
; 18.602 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.292      ;
; 18.602 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 1.292      ;
; 18.614 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.276      ;
; 18.614 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.276      ;
; 18.614 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.276      ;
; 18.614 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.276      ;
; 18.614 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.276      ;
; 18.614 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.276      ;
; 18.614 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.276      ;
; 18.614 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.276      ;
; 18.614 ; rst                                                                                                                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 1.276      ;
; 18.793 ; hex_low[2]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 1.121      ;
; 18.847 ; hex_low[7]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 1.067      ;
; 18.851 ; hex_high[4]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 1.061      ;
; 18.921 ; hex_low[4]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 0.993      ;
; 18.928 ; hex_low[0]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 0.986      ;
; 18.939 ; hex_high[6]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 0.966      ;
; 18.979 ; hex_high[1]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.075     ; 0.933      ;
; 19.008 ; hex_low[1]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 0.906      ;
; 19.009 ; hex_high[7]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 0.896      ;
; 19.014 ; hex_low[5]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 0.900      ;
; 19.015 ; hex_high[5]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG3_s[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 0.890      ;
; 19.024 ; hex_high[3]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 0.881      ;
; 19.035 ; hex_low[3]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG0_s[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 0.879      ;
; 19.040 ; hex_low[6]                                                                                                                  ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG1_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 0.874      ;
; 19.042 ; VGA:VGA_inst|VGA_mode                                                                                                       ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 0.854      ;
; 19.092 ; hex_high[2]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 0.813      ;
; 19.140 ; hex_high[0]                                                                                                                 ; MULTIPLEXED_HEX_DRIVER:multi_hex|SEG2_s[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 0.765      ;
; 37.176 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.775      ;
; 37.274 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.677      ;
; 37.310 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.641      ;
; 37.408 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.543      ;
; 37.428 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[1]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 2.358      ;
; 37.512 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[3]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 2.274      ;
; 37.528 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.423      ;
; 37.615 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[5]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 2.171      ;
; 37.662 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.289      ;
; 37.702 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[7]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 2.084      ;
; 37.750 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.201      ;
; 37.758 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[1]                                                                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.192      ;
; 37.821 ; VGA:VGA_inst|MC6847_gen3:VDG|MCM_data_s[2]                                                                                  ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.201     ; 1.965      ;
; 37.832 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.118      ;
; 37.832 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.118      ;
; 37.832 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.118      ;
; 37.833 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.117      ;
; 37.833 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.117      ;
; 37.833 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.117      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.132 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.464      ;
; 0.134 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.466      ;
; 0.135 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.467      ;
; 0.136 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[6]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.466      ;
; 0.139 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.471      ;
; 0.139 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.464      ;
; 0.141 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.466      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[14]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[15]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.471      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.467      ;
; 0.142 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.467      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data1[12]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[14]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[4]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[5]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.475      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data3[15]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a12~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.473      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.472      ;
; 0.144 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.476      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[7]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.477      ;
; 0.146 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.478      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p2_data2[10]                  ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.479      ;
; 0.147 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[5]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.473      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[6]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[5]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.474      ;
; 0.151 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[3]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[9]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[1]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p2_data0[4]                   ; d_cache:d_cache_inst|p_mem:d_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.486      ;
; 0.153 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[3]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[8]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.480      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|address_hold[5]               ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ram_block1a0~porta_address_reg0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.500      ;
; 0.158 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[11]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[2]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[3]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.485      ;
; 0.162 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[14]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[0]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[5]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.484      ;
; 0.166 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[6]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.486      ;
; 0.167 ; SDRAM_DP64_I:SDRAM_controller|address_hold[9]               ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ram_block1a10~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.508      ;
; 0.169 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[7]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.490      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data3[12]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[10]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[15]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a11~porta_datain_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; SDRAM_DP64_I:SDRAM_controller|address_hold[8]               ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ram_block1a0~porta_address_reg0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.514      ;
; 0.172 ; SDRAM_DP64_I:SDRAM_controller|p1_data0[13]                  ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a8~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.497      ;
; 0.177 ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]   ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0]                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|NZT           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|NZT                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL          ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|CALL                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|RET                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SDRAM_DP64_I:SDRAM_controller|address_hold[3]               ; PRG_ROM:PRG_inst|altsyncram:altsyncram_component|altsyncram_0bb1:auto_generated|ram_block1a0~porta_address_reg0                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.520      ;
; 0.179 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|XEC           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|XEC                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP           ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|JMP                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0] ; RIPTIDE_III:CPU_inst|decode_unit:decode_unit0|alu_op_reg[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[4]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a0~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.506      ;
; 0.181 ; SDRAM_DP64_I:SDRAM_controller|p1_data1[6]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.501      ;
; 0.181 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[3]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.216      ; 0.501      ;
; 0.181 ; SDRAM_DP64_I:SDRAM_controller|p1_data2[7]                   ; p_cache:p_cache_inst|p_mem:p_mem_inst|altsyncram:altsyncram_component|altsyncram_k6g1:auto_generated|ram_block1a3~porta_datain_reg0  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.526      ;
; 0.186 ; serial:serial_inst|UART:UART_inst|tx_frame[9]               ; serial:serial_inst|UART:UART_inst|tx_frame[9]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|tx_active                                ; serial:serial_inst|tx_active                                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[1]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[0]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]          ; serial:serial_inst|queue_8_8:tx_queue|read_addr[2]                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[4]                 ; interrupt_controller:intcon_inst|prev_in[4]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[1]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[0]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]      ; keyboard:keyboard_inst|queue_8_8:rx_queue|read_addr[2]                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                       ; RIPTIDE_III:CPU_inst|ALU:ALU0|OVF_reg                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[0]                 ; interrupt_controller:intcon_inst|prev_in[0]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[2]                 ; interrupt_controller:intcon_inst|prev_in[2]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[3]                 ; interrupt_controller:intcon_inst|prev_in[3]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[5]                 ; interrupt_controller:intcon_inst|prev_in[5]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[6]                 ; interrupt_controller:intcon_inst|prev_in[6]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[7]                 ; interrupt_controller:intcon_inst|prev_in[7]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; interrupt_controller:intcon_inst|prev_in[1]                 ; interrupt_controller:intcon_inst|prev_in[1]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]     ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[2]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]     ; keyboard:keyboard_inst|queue_8_8:rx_queue|write_addr[1]                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                  ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                  ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                  ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0]                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_hold[31]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[31]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_hold[63]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[63]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_DP64_I:SDRAM_controller|data_hold[30]                 ; SDRAM_DP64_I:SDRAM_controller|data_hold[30]                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.170 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.181 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.504      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.198 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.221 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.271 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[4]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.276 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|VSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[10]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.281 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                   ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; VGA:VGA_inst|MC6847_gen3:VDG|AG_s                                   ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[3]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[4]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[5]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.291 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[3]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[0]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[1]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[7]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[5]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[6]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[4]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[4]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[8]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.635      ;
; 0.313 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|CHR_ROM:CHR_inst|altsyncram:altsyncram_component|altsyncram_57a1:auto_generated|ram_block1a0~porta_address_reg0 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.638      ;
; 0.316 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[2]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[7]                         ; VGA:VGA_inst|MC6847_gen3:VDG|HSYNC                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[0]                          ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[1]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.323 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[17]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[16]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.341 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[0]                                ; VGA:VGA_inst|MC6847_gen3:VDG|R                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.462      ;
; 0.344 ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|pixel_count[5]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.348 ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[2]                        ; VGA:VGA_inst|MC6847_gen3:VDG|horiz_scaler[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.469      ;
; 0.351 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[7]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.471      ;
; 0.356 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[7]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.477      ;
; 0.367 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.367 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[1]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.487      ;
; 0.369 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[7]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[11]                                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.489      ;
; 0.378 ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[0]                         ; VGA:VGA_inst|MC6847_gen3:VDG|vert_scaler[1]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.394 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                           ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.398 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[2]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.398 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[5]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[9]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.411 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[3]                           ; VGA:VGA_inst|MC6847_gen3:VDG|cell_line[2]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.531      ;
; 0.419 ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[0]                           ; VGA:VGA_inst|MC6847_gen3:VDG|row_count[6]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.540      ;
; 0.420 ; VGA:VGA_inst|MC6847_gen3:VDG|cell_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|DA[8]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.540      ;
; 0.422 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                          ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[9]                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.542      ;
; 0.425 ; VGA:VGA_inst|MC6847_gen3:VDG|DD_s[5]                                ; VGA:VGA_inst|MC6847_gen3:VDG|B                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.546      ;
; 0.436 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                          ; VGA:VGA_inst|MC6847_gen3:VDG|G                                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.556      ;
; 0.439 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                            ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[3]                                                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.561      ;
; 0.441 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[8]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[9]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.561      ;
; 0.441 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[6]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[7]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; VGA:VGA_inst|MC6847_gen3:VDG|line_count[3]                          ; VGA:VGA_inst|MC6847_gen3:VDG|active_rows                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[14] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[15]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[12] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[13]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[10] ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[11]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[4]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[5]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; VGA:VGA_inst|MC6847_gen3:VDG|col_count[4]                           ; VGA:VGA_inst|MC6847_gen3:VDG|DA[1]                                                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[2]  ; MULTIPLEXED_HEX_DRIVER:multi_hex|frame_clk:frame_clk_inst|count[3]                                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.445 ; VGA:VGA_inst|MC6847_gen3:VDG|active_area                            ; VGA:VGA_inst|MC6847_gen3:VDG|active_area_s                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
+-------+---------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                            ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node      ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.417 ; SDRAM_DP64_I:SDRAM_controller|data_out[4]  ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.953      ; 2.280      ;
; 0.430 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[1] ; sdram_cas_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.949      ; 2.289      ;
; 0.439 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[2] ; sdram_ras_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.949      ; 2.298      ;
; 0.442 ; SDRAM_DP64_I:SDRAM_controller|sdram_cmd[0] ; sdram_wre_n  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.949      ; 2.301      ;
; 0.444 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[4]   ; sdram_a[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.304      ;
; 0.451 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[5]   ; sdram_a[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.311      ;
; 0.452 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[11]  ; sdram_a[11]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.310      ;
; 0.454 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[0]   ; sdram_a[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.311      ;
; 0.465 ; SDRAM_DP64_I:SDRAM_controller|data_out[11] ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.323      ;
; 0.468 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[6]   ; sdram_a[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.328      ;
; 0.474 ; SDRAM_DP64_I:SDRAM_controller|data_out[9]  ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.332      ;
; 0.479 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[1]   ; sdram_a[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.336      ;
; 0.491 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[0]  ; sdram_ba[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.953      ; 2.354      ;
; 0.491 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[9]   ; sdram_a[9]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.349      ;
; 0.492 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[10]  ; sdram_a[10]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.352      ;
; 0.499 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.361      ;
; 0.499 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.361      ;
; 0.499 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.361      ;
; 0.500 ; SDRAM_DP64_I:SDRAM_controller|data_out[8]  ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.362      ;
; 0.522 ; SDRAM_DP64_I:SDRAM_controller|data_out[13] ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.380      ;
; 0.523 ; SDRAM_DP64_I:SDRAM_controller|sdram_ba[1]  ; sdram_ba[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.953      ; 2.386      ;
; 0.525 ; SDRAM_DP64_I:SDRAM_controller|data_out[12] ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.948      ; 2.383      ;
; 0.527 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.389      ;
; 0.532 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.394      ;
; 0.532 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.394      ;
; 0.536 ; SDRAM_DP64_I:SDRAM_controller|data_out[5]  ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.398      ;
; 0.537 ; SDRAM_DP64_I:SDRAM_controller|data_out[1]  ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.943      ; 2.390      ;
; 0.542 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[8]   ; sdram_a[8]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.947      ; 2.399      ;
; 0.546 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.408      ;
; 0.563 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[3]   ; sdram_a[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 2.423      ;
; 0.569 ; SDRAM_DP64_I:SDRAM_controller|sdram_dqm[0] ; sdram_dqm[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.431      ;
; 0.596 ; SDRAM_DP64_I:SDRAM_controller|data_out[10] ; sdram_dq[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.458      ;
; 0.621 ; SDRAM_DP64_I:SDRAM_controller|data_out[3]  ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.944      ; 2.475      ;
; 0.681 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.543      ;
; 0.681 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.543      ;
; 0.681 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.543      ;
; 0.713 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.575      ;
; 0.714 ; SDRAM_DP64_I:SDRAM_controller|data_out[6]  ; sdram_dq[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.576      ;
; 0.735 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.597      ;
; 0.735 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.597      ;
; 0.746 ; SDRAM_DP64_I:SDRAM_controller|data_out[15] ; sdram_dq[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.608      ;
; 0.836 ; SDRAM_DP64_I:SDRAM_controller|data_out[7]  ; sdram_dq[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.698      ;
; 1.005 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.867      ;
; 1.008 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 2.870      ;
; 1.010 ; SDRAM_DP64_I:SDRAM_controller|data_out[0]  ; sdram_dq[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.943      ; 2.863      ;
; 2.228 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[7]   ; sdram_a[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 4.088      ;
; 2.267 ; SDRAM_DP64_I:SDRAM_controller|data_out[2]  ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.953      ; 4.130      ;
; 2.268 ; SDRAM_DP64_I:SDRAM_controller|sdram_a[2]   ; sdram_a[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.950      ; 4.128      ;
; 2.400 ; SDRAM_DP64_I:SDRAM_controller|data_out[14] ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 4.262      ;
; 2.482 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 4.344      ;
; 2.529 ; SDRAM_DP64_I:SDRAM_controller|gate_out     ; sdram_dq[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 0.952      ; 4.391      ;
+-------+--------------------------------------------+--------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                  ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op3[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[2]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L4[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.049     ; 1.873      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L3[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L2[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_b_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_S01[0]          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[7]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D03[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D02[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D01[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field3[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source2          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source1          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[2]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[0]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[1]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 1.872      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[14]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[11]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[12]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[13]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.027     ; 1.895      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe0[15]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.028     ; 1.894      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[15]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[14]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[13]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[12]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[11]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[7]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.881      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[4]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.881      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.881      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.041     ; 1.881      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss_next[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.065 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_miss[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.032     ; 1.890      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren1             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.884      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux2            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_mux1            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.884      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[1]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.884      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[2]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L2[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|mask_L1[0]             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 1.873      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.884      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|shift_L1[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.884      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field2[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[4]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|merge_D04[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 1.873      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[1]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[0]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[6]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.884      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R2[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|rotate_R1[2]           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.885      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_a_source3          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.029     ; 1.892      ;
; 18.066 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_I_field1[5]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.037     ; 1.884      ;
+--------+--------------------------+---------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                ;
+-------+--------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.889 ; rst                      ; hex_high[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.003      ;
; 0.889 ; rst                      ; hex_high[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.003      ;
; 0.889 ; rst                      ; hex_high[3]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.003      ;
; 0.889 ; rst                      ; hex_high[5]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.003      ;
; 0.889 ; rst                      ; hex_high[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.003      ;
; 0.889 ; rst                      ; hex_high[7]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.003      ;
; 0.896 ; rst                      ; keyboard:keyboard_inst|rx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 0.998      ;
; 0.896 ; rst                      ; keyboard:keyboard_inst|to_CPU[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 0.998      ;
; 0.896 ; rst                      ; keyboard:keyboard_inst|to_CPU[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 0.998      ;
; 0.896 ; rst                      ; keyboard:keyboard_inst|to_CPU[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 0.998      ;
; 0.925 ; rst                      ; keyboard:keyboard_inst|tx_overwrite                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.026      ;
; 0.925 ; rst                      ; keyboard:keyboard_inst|to_CPU[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.026      ;
; 0.925 ; rst                      ; keyboard:keyboard_inst|to_CPU[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.026      ;
; 0.925 ; rst                      ; keyboard:keyboard_inst|to_CPU[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.015      ; 1.024      ;
; 0.925 ; rst                      ; keyboard:keyboard_inst|to_CPU[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.015      ; 1.024      ;
; 0.925 ; rst                      ; keyboard:keyboard_inst|to_CPU[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.015      ; 1.024      ;
; 0.925 ; rst                      ; keyboard:keyboard_inst|tx_active                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.015      ; 1.024      ;
; 0.988 ; rst                      ; hex_high[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.095      ;
; 0.988 ; rst                      ; hex_high[4]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.095      ;
; 0.990 ; rst                      ; serial:serial_inst|tx_active                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.109      ;
; 1.119 ; rst                      ; VGA:VGA_inst|VGA_mode                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.238      ;
; 1.138 ; rst                      ; hex_low[4]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.242      ;
; 1.138 ; rst                      ; hex_low[5]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.242      ;
; 1.138 ; rst                      ; hex_low[6]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.242      ;
; 1.138 ; rst                      ; hex_low[7]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.242      ;
; 1.138 ; rst                      ; hex_low[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.242      ;
; 1.138 ; rst                      ; hex_low[1]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.242      ;
; 1.138 ; rst                      ; hex_low[2]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.242      ;
; 1.138 ; rst                      ; hex_low[3]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.242      ;
; 1.140 ; rst                      ; MSC:MSC_inst|p2_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.265      ;
; 1.152 ; rst                      ; serial:serial_inst|tx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.262      ;
; 1.152 ; rst                      ; serial:serial_inst|to_CPU[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.262      ;
; 1.152 ; rst                      ; serial:serial_inst|to_CPU[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.262      ;
; 1.153 ; rst                      ; serial:serial_inst|to_CPU[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.261      ;
; 1.153 ; rst                      ; serial:serial_inst|to_CPU[6]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.261      ;
; 1.153 ; rst                      ; serial:serial_inst|to_CPU[7]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.261      ;
; 1.168 ; rst                      ; serial:serial_inst|rx_overwrite                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.286      ;
; 1.168 ; rst                      ; serial:serial_inst|to_CPU[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.286      ;
; 1.168 ; rst                      ; serial:serial_inst|to_CPU[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.286      ;
; 1.168 ; rst                      ; serial:serial_inst|to_CPU[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 1.286      ;
; 1.174 ; rst                      ; MSC:MSC_inst|prev_p2_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 1.296      ;
; 1.200 ; rst                      ; MSC:MSC_inst|p1_active                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.026      ; 1.310      ;
; 1.320 ; rst                      ; MSC:MSC_inst|p1_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; rst                      ; MSC:MSC_inst|p2_reset_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; rst                      ; MSC:MSC_inst|p2_flush_reg                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; rst                      ; MSC:MSC_inst|p1_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; rst                      ; MSC:MSC_inst|p2_control_enable                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; rst                      ; MSC:MSC_inst|p2_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; rst                      ; MSC:MSC_inst|prev_p2_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; rst                      ; MSC:MSC_inst|p2_flush_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.439      ;
; 1.320 ; rst                      ; MSC:MSC_inst|prev_p2_flush_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 1.439      ;
; 1.333 ; rst                      ; MSC:MSC_inst|program_page[4]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|program_page[0]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|program_page[1]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|program_page[2]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|program_page[3]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|program_page[5]                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|data_page[5]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|data_page[0]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|data_page[1]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|data_page[2]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|data_page[3]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|data_page[4]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.333 ; rst                      ; MSC:MSC_inst|data_page[6]                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.450      ;
; 1.360 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|regf_wren2                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 1.685      ;
; 1.361 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|XEC1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.692      ;
; 1.361 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op2[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.692      ;
; 1.361 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|alu_op1[1]                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.692      ;
; 1.361 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|NZT1                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.692      ;
; 1.361 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|CALL1                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 1.692      ;
; 1.363 ; rst                      ; MSC:MSC_inst|p1_reset_req                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.477      ;
; 1.363 ; rst                      ; MSC:MSC_inst|prev_p1_reset_reg                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.477      ;
; 1.363 ; rst                      ; MSC:MSC_inst|prev_p1_req                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.030      ; 1.477      ;
; 1.363 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|call_stack:cstack0|address[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.253      ; 1.700      ;
; 1.373 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 1.692      ;
; 1.373 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 1.692      ;
; 1.373 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 1.692      ;
; 1.373 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 1.692      ;
; 1.558 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.692      ;
; 1.558 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[9]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.693      ;
; 1.558 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.692      ;
; 1.558 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[8]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.693      ;
; 1.558 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.692      ;
; 1.558 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.692      ;
; 1.558 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[13]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.693      ;
; 1.558 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|PC_reg[15]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.693      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.695      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[3]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.695      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.695      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.695      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe1[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.695      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_pipe2[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 1.695      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[8]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.694      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[4]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.694      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[5]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.694      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[6]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.694      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[7]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.694      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[1]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.694      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[9]      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.694      ;
; 1.559 ; RIPTIDE_III:CPU_inst|RST ; RIPTIDE_III:CPU_inst|PC:PC0|A_current_I_alternate[10]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 1.694      ;
+-------+--------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 34.904 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 6.084  ; 0.132 ; 15.930   ; 0.889   ; 4.314               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.166 ; 0.170 ; N/A      ; N/A     ; 19.717              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.084  ; 0.132 ; 15.930   ; 0.889   ; 9.668               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 4.314               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  mem_clk                                              ; 11.090 ; 0.417 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TXD           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B             ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VSYNC         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_clk_d               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ps2_data_d              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RXD                     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; TXD           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_clk_q     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ps2_data_q    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[11]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dqm[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dqm[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; R             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; G             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; B             ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; HSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; VSYNC         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; seg_sel[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; seg_sel[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; seg_sel[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hex_out[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[15]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1158     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 115      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 128      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 144062   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 51       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1158     ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 115      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 128      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 144062   ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 307      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 307      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; clk                                                  ; clk                                                  ; Base      ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 11 19:19:20 2021
Info: Command: quartus_sta RIPTIDE-III_SDRAM -c R3_PVP
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.084               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.090               0.000 mem_clk 
    Info (332119):    14.166               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.047               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 15.930
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.930               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.047               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.694               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 clk 
    Info (332119):    19.717               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 28.972 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.992
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.992               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    11.878               0.000 mem_clk 
    Info (332119):    14.641               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.378               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.723               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 16.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.248               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.846
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.846               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.668               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 clk 
    Info (332119):    19.717               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 29.587 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.473               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.294               0.000 mem_clk 
    Info (332119):    17.705               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.170               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.417               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 18.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.065               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.889
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.889               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.543               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.731               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.735               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 34.904 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 696 megabytes
    Info: Processing ended: Thu Nov 11 19:19:30 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


