

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj'
================================================================
* Date:           Mon Nov  4 21:47:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.291 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_store_C_tile_sj  |        8|        8|         1|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       39|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       43|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        6|      109|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U156  |sparsemux_17_3_32_1_1  |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln674_fu_159_p2   |         +|   0|  0|  12|           4|           1|
    |empty_fu_173_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln674_fu_153_p2  |      icmp|   0|  0|  12|           4|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  39|          16|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_sj_1  |   9|          2|    4|          8|
    |sj_fu_74               |   9|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|    9|         18|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |sj_fu_74     |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj|  return value|
|tmp               |   in|    8|     ap_none|                                                                             tmp|        scalar|
|local_C_0_7_load  |   in|   32|     ap_none|                                                                local_C_0_7_load|        scalar|
|local_C_0_6_load  |   in|   32|     ap_none|                                                                local_C_0_6_load|        scalar|
|local_C_0_5_load  |   in|   32|     ap_none|                                                                local_C_0_5_load|        scalar|
|local_C_0_4_load  |   in|   32|     ap_none|                                                                local_C_0_4_load|        scalar|
|local_C_0_3_load  |   in|   32|     ap_none|                                                                local_C_0_3_load|        scalar|
|local_C_0_2_load  |   in|   32|     ap_none|                                                                local_C_0_2_load|        scalar|
|local_C_0_1_load  |   in|   32|     ap_none|                                                                local_C_0_1_load|        scalar|
|local_C_0_load    |   in|   32|     ap_none|                                                                  local_C_0_load|        scalar|
|v219_address0     |  out|    8|   ap_memory|                                                                            v219|         array|
|v219_ce0          |  out|    1|   ap_memory|                                                                            v219|         array|
|v219_we0          |  out|    1|   ap_memory|                                                                            v219|         array|
|v219_d0           |  out|   32|   ap_memory|                                                                            v219|         array|
+------------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sj = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 4 'alloca' 'sj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%local_C_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_load"   --->   Operation 6 'read' 'local_C_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%local_C_0_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_1_load"   --->   Operation 7 'read' 'local_C_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%local_C_0_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_2_load"   --->   Operation 8 'read' 'local_C_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%local_C_0_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_3_load"   --->   Operation 9 'read' 'local_C_0_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%local_C_0_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_4_load"   --->   Operation 10 'read' 'local_C_0_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%local_C_0_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_5_load"   --->   Operation 11 'read' 'local_C_0_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_C_0_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_6_load"   --->   Operation 12 'read' 'local_C_0_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_C_0_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_7_load"   --->   Operation 13 'read' 'local_C_0_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tmp"   --->   Operation 14 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln674 = store i4 0, i4 %sj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 15 'store' 'store_ln674' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond47.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sj_1 = load i4 %sj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 17 'load' 'sj_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%icmp_ln674 = icmp_eq  i4 %sj_1, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 18 'icmp' 'icmp_ln674' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln674 = add i4 %sj_1, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 19 'add' 'add_ln674' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln674 = br i1 %icmp_ln674, void %l_si.i, void %dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc.exit.exitStub" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 20 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i4 %sj_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 21 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i4 %sj_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 22 'zext' 'zext_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln675 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:675]   --->   Operation 23 'specpipeline' 'specpipeline_ln675' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 25 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%empty = add i8 %tmp_read, i8 %zext_ln674" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 26 'add' 'empty' <Predicate = (!icmp_ln674)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln677 = zext i8 %empty" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:677]   --->   Operation 27 'zext' 'zext_ln677' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.58ns)   --->   "%v235 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8f32.f32.i3, i3 0, i32 %local_C_0_7_load_read, i3 1, i32 %local_C_0_6_load_read, i3 2, i32 %local_C_0_5_load_read, i3 3, i32 %local_C_0_4_load_read, i3 4, i32 %local_C_0_3_load_read, i3 5, i32 %local_C_0_2_load_read, i3 6, i32 %local_C_0_1_load_read, i3 7, i32 %local_C_0_load_read, i32 <undef>, i3 %trunc_ln674" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:677]   --->   Operation 28 'sparsemux' 'v235' <Predicate = (!icmp_ln674)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln678 = bitcast i32 %v235" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:678]   --->   Operation 29 'bitcast' 'bitcast_ln678' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v219_addr = getelementptr i32 %v219, i64 0, i64 %zext_ln677" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:678]   --->   Operation 30 'getelementptr' 'v219_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.19ns)   --->   "%store_ln678 = store i32 %bitcast_ln678, i8 %v219_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:678]   --->   Operation 31 'store' 'store_ln678' <Predicate = (!icmp_ln674)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln674 = store i4 %add_ln674, i4 %sj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 32 'store' 'store_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln674 = br void %for.cond47.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 33 'br' 'br_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_7_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_6_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_5_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_4_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v219]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sj                    (alloca           ) [ 01]
specinterface_ln0     (specinterface    ) [ 00]
local_C_0_load_read   (read             ) [ 00]
local_C_0_1_load_read (read             ) [ 00]
local_C_0_2_load_read (read             ) [ 00]
local_C_0_3_load_read (read             ) [ 00]
local_C_0_4_load_read (read             ) [ 00]
local_C_0_5_load_read (read             ) [ 00]
local_C_0_6_load_read (read             ) [ 00]
local_C_0_7_load_read (read             ) [ 00]
tmp_read              (read             ) [ 00]
store_ln674           (store            ) [ 00]
br_ln0                (br               ) [ 00]
sj_1                  (load             ) [ 00]
icmp_ln674            (icmp             ) [ 01]
add_ln674             (add              ) [ 00]
br_ln674              (br               ) [ 00]
trunc_ln674           (trunc            ) [ 00]
zext_ln674            (zext             ) [ 00]
specpipeline_ln675    (specpipeline     ) [ 00]
speclooptripcount_ln0 (speclooptripcount) [ 00]
specloopname_ln674    (specloopname     ) [ 00]
empty                 (add              ) [ 00]
zext_ln677            (zext             ) [ 00]
v235                  (sparsemux        ) [ 00]
bitcast_ln678         (bitcast          ) [ 00]
v219_addr             (getelementptr    ) [ 00]
store_ln678           (store            ) [ 00]
store_ln674           (store            ) [ 00]
br_ln674              (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_C_0_7_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_7_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_C_0_6_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_6_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_C_0_5_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_5_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_C_0_4_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_4_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_C_0_3_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_3_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="local_C_0_2_load">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_2_load"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="local_C_0_1_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_1_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="local_C_0_load">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_load"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v219">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v219"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8f32.f32.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="sj_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sj/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="local_C_0_load_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_load_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="local_C_0_1_load_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_1_load_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="local_C_0_2_load_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_2_load_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="local_C_0_3_load_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_3_load_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="local_C_0_4_load_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_4_load_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="local_C_0_5_load_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_5_load_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="local_C_0_6_load_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_6_load_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="local_C_0_7_load_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="local_C_0_7_load_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="v219_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v219_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln678_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln678/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln674_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sj_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sj_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln674_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln674/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln674_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln674/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln674_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln674_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="empty_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln677_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln677/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="v235_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="0"/>
<pin id="189" dir="0" index="4" bw="32" slack="0"/>
<pin id="190" dir="0" index="5" bw="3" slack="0"/>
<pin id="191" dir="0" index="6" bw="32" slack="0"/>
<pin id="192" dir="0" index="7" bw="3" slack="0"/>
<pin id="193" dir="0" index="8" bw="32" slack="0"/>
<pin id="194" dir="0" index="9" bw="3" slack="0"/>
<pin id="195" dir="0" index="10" bw="32" slack="0"/>
<pin id="196" dir="0" index="11" bw="3" slack="0"/>
<pin id="197" dir="0" index="12" bw="32" slack="0"/>
<pin id="198" dir="0" index="13" bw="2" slack="0"/>
<pin id="199" dir="0" index="14" bw="32" slack="0"/>
<pin id="200" dir="0" index="15" bw="1" slack="0"/>
<pin id="201" dir="0" index="16" bw="32" slack="0"/>
<pin id="202" dir="0" index="17" bw="32" slack="0"/>
<pin id="203" dir="0" index="18" bw="3" slack="0"/>
<pin id="204" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="v235/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="bitcast_ln678_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln678/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln674_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="sj_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="sj "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="72" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="150" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="150" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="126" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="207"><net_src comp="120" pin="2"/><net_sink comp="184" pin=2"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="209"><net_src comp="114" pin="2"/><net_sink comp="184" pin=4"/></net>

<net id="210"><net_src comp="58" pin="0"/><net_sink comp="184" pin=5"/></net>

<net id="211"><net_src comp="108" pin="2"/><net_sink comp="184" pin=6"/></net>

<net id="212"><net_src comp="60" pin="0"/><net_sink comp="184" pin=7"/></net>

<net id="213"><net_src comp="102" pin="2"/><net_sink comp="184" pin=8"/></net>

<net id="214"><net_src comp="62" pin="0"/><net_sink comp="184" pin=9"/></net>

<net id="215"><net_src comp="96" pin="2"/><net_sink comp="184" pin=10"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="184" pin=11"/></net>

<net id="217"><net_src comp="90" pin="2"/><net_sink comp="184" pin=12"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="184" pin=13"/></net>

<net id="219"><net_src comp="84" pin="2"/><net_sink comp="184" pin=14"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="184" pin=15"/></net>

<net id="221"><net_src comp="78" pin="2"/><net_sink comp="184" pin=16"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="184" pin=17"/></net>

<net id="223"><net_src comp="165" pin="1"/><net_sink comp="184" pin=18"/></net>

<net id="227"><net_src comp="184" pin="19"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="233"><net_src comp="159" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="74" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="229" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v219 | {1 }
 - Input state : 
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : tmp | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : local_C_0_7_load | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : local_C_0_6_load | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : local_C_0_5_load | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : local_C_0_4_load | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : local_C_0_3_load | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : local_C_0_2_load | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : local_C_0_1_load | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : local_C_0_load | {1 }
	Port: dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj : v219 | {}
  - Chain level:
	State 1
		store_ln674 : 1
		sj_1 : 1
		icmp_ln674 : 2
		add_ln674 : 2
		br_ln674 : 3
		trunc_ln674 : 2
		zext_ln674 : 2
		empty : 3
		zext_ln677 : 4
		v235 : 3
		bitcast_ln678 : 4
		v219_addr : 5
		store_ln678 : 6
		store_ln674 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
| sparsemux|            v235_fu_184            |    0    |    43   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln674_fu_159         |    0    |    12   |
|          |            empty_fu_173           |    0    |    15   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln674_fu_153         |    0    |    12   |
|----------|-----------------------------------|---------|---------|
|          |   local_C_0_load_read_read_fu_78  |    0    |    0    |
|          |  local_C_0_1_load_read_read_fu_84 |    0    |    0    |
|          |  local_C_0_2_load_read_read_fu_90 |    0    |    0    |
|          |  local_C_0_3_load_read_read_fu_96 |    0    |    0    |
|   read   | local_C_0_4_load_read_read_fu_102 |    0    |    0    |
|          | local_C_0_5_load_read_read_fu_108 |    0    |    0    |
|          | local_C_0_6_load_read_read_fu_114 |    0    |    0    |
|          | local_C_0_7_load_read_read_fu_120 |    0    |    0    |
|          |        tmp_read_read_fu_126       |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |         trunc_ln674_fu_165        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |         zext_ln674_fu_169         |    0    |    0    |
|          |         zext_ln677_fu_179         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    82   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|sj_reg_234|    4   |
+----------+--------+
|   Total  |    4   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   82   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   82   |
+-----------+--------+--------+
