INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/UA/CR/CR18.git/Sorter/Sorter.srcs/sim_1/new/test_sort.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sorter
