/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

//[File]            : conn_host_csr_top.h
//[Revision time]   : Wed Nov 13 17:51:24 2024
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2024 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_HOST_CSR_TOP_REGS_H__
#define __CONN_HOST_CSR_TOP_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_HOST_CSR_TOP CR Definitions                     
//
//****************************************************************************

#define CONN_HOST_CSR_TOP_BASE                                 (0x18060000 + CONN_INFRA_ON_REMAPPING_OFFSET)

#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR                  (CONN_HOST_CSR_TOP_BASE + 0x010u) // 0010
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x014u) // 0014
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_ADDR                (CONN_HOST_CSR_TOP_BASE + 0x018u) // 0018
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR                  (CONN_HOST_CSR_TOP_BASE + 0x020u) // 0020
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x024u) // 0024
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_ADDR                (CONN_HOST_CSR_TOP_BASE + 0x028u) // 0028
#define CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR                       (CONN_HOST_CSR_TOP_BASE + 0x030u) // 0030
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_ADDR                    (CONN_HOST_CSR_TOP_BASE + 0x034u) // 0034
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_ADDR                     (CONN_HOST_CSR_TOP_BASE + 0x038u) // 0038
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_ADDR                  (CONN_HOST_CSR_TOP_BASE + 0x03Cu) // 003C
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR                     (CONN_HOST_CSR_TOP_BASE + 0x050u) // 0050
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_ADDR                  (CONN_HOST_CSR_TOP_BASE + 0x054u) // 0054
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_ADDR                   (CONN_HOST_CSR_TOP_BASE + 0x058u) // 0058
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x080u) // 0080
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_ADDR                (CONN_HOST_CSR_TOP_BASE + 0x088u) // 0088
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR                 (CONN_HOST_CSR_TOP_BASE + 0x08Cu) // 008C
#define CONN_HOST_CSR_TOP_ADDR_CR_LPOSC_1X_CKSEL_ADDR          (CONN_HOST_CSR_TOP_BASE + 0x0E0u) // 00E0
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_ADDR                    (CONN_HOST_CSR_TOP_BASE + 0x0F0u) // 00F0
#define CONN_HOST_CSR_TOP_CONN_SYSSTRAP_ADDR                   (CONN_HOST_CSR_TOP_BASE + 0x0F8u) // 00F8
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_ADDR                 (CONN_HOST_CSR_TOP_BASE + 0x124u) // 0124
#define CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_ADDR    (CONN_HOST_CSR_TOP_BASE + 0x128u) // 0128
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_ADDR              (CONN_HOST_CSR_TOP_BASE + 0x12Cu) // 012C
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x130u) // 0130
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x134u) // 0134
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_ADDR (CONN_HOST_CSR_TOP_BASE + 0x15Cu) // 015C
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_ADDR (CONN_HOST_CSR_TOP_BASE + 0x160u) // 0160
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_ADDR (CONN_HOST_CSR_TOP_BASE + 0x170u) // 0170
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_ADDR (CONN_HOST_CSR_TOP_BASE + 0x174u) // 0174
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_ADDR (CONN_HOST_CSR_TOP_BASE + 0x180u) // 0180
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_WF_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x184u) // 0184
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_BT_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x188u) // 0188
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_BT_ZB_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x190u) // 0190
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x1A0u) // 01A0
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x1A4u) // 01A4
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x1A8u) // 01A8
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x1ACu) // 01AC
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x1B0u) // 01B0
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_ADDR         (CONN_HOST_CSR_TOP_BASE + 0x1B4u) // 01B4
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x1B8u) // 01B8
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x1F0u) // 01F0
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_ADDR           (CONN_HOST_CSR_TOP_BASE + 0x1F4u) // 01F4
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_ADDR (CONN_HOST_CSR_TOP_BASE + 0x260u) // 0260
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_ADDR (CONN_HOST_CSR_TOP_BASE + 0x264u) // 0264
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_ADDR (CONN_HOST_CSR_TOP_BASE + 0x268u) // 0268
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_03_ADDR (CONN_HOST_CSR_TOP_BASE + 0x26Cu) // 026C
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_04_ADDR (CONN_HOST_CSR_TOP_BASE + 0x270u) // 0270
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_05_ADDR (CONN_HOST_CSR_TOP_BASE + 0x274u) // 0274
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_06_ADDR (CONN_HOST_CSR_TOP_BASE + 0x278u) // 0278
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_07_ADDR (CONN_HOST_CSR_TOP_BASE + 0x27Cu) // 027C
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_08_ADDR (CONN_HOST_CSR_TOP_BASE + 0x280u) // 0280
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_09_ADDR (CONN_HOST_CSR_TOP_BASE + 0x284u) // 0284
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_10_ADDR (CONN_HOST_CSR_TOP_BASE + 0x288u) // 0288
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_ADDR (CONN_HOST_CSR_TOP_BASE + 0x28Cu) // 028C
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_ADDR (CONN_HOST_CSR_TOP_BASE + 0x290u) // 0290
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_ADDR (CONN_HOST_CSR_TOP_BASE + 0x298u) // 0298
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_ADDR (CONN_HOST_CSR_TOP_BASE + 0x29Cu) // 029C
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_ADDR (CONN_HOST_CSR_TOP_BASE + 0x2A4u) // 02A4
#define CONN_HOST_CSR_TOP_CONN_WF_DOORBELL_CLR_STATUS_STAT_ADDR (CONN_HOST_CSR_TOP_BASE + 0x2E0u) // 02E0
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x300u) // 0300
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x304u) // 0304
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x314u) // 0314
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x320u) // 0320
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x324u) // 0324
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x328u) // 0328
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x330u) // 0330
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x334u) // 0334
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x338u) // 0338
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR (CONN_HOST_CSR_TOP_BASE + 0x33Cu) // 033C
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR (CONN_HOST_CSR_TOP_BASE + 0x340u) // 0340
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_ADDR (CONN_HOST_CSR_TOP_BASE + 0x344u) // 0344
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_ADDR (CONN_HOST_CSR_TOP_BASE + 0x348u) // 0348
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_ADDR (CONN_HOST_CSR_TOP_BASE + 0x34Cu) // 034C
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR     (CONN_HOST_CSR_TOP_BASE + 0x380u) // 0380
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR (CONN_HOST_CSR_TOP_BASE + 0x384u) // 0384
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_ADDR       (CONN_HOST_CSR_TOP_BASE + 0x388u) // 0388
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_ADDR     (CONN_HOST_CSR_TOP_BASE + 0x38Cu) // 038C
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x390u) // 0390
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x394u) // 0394
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_ADDR               (CONN_HOST_CSR_TOP_BASE + 0x398u) // 0398
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_ADDR             (CONN_HOST_CSR_TOP_BASE + 0x39Cu) // 039C
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x700u) // 0700
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x704u) // 0704
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x708u) // 0708
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x720u) // 0720
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x724u) // 0724
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0x728u) // 0728
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_ADDR          (CONN_HOST_CSR_TOP_BASE + 0x780u) // 0780
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_ADDR          (CONN_HOST_CSR_TOP_BASE + 0x784u) // 0784
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_ADDR         (CONN_HOST_CSR_TOP_BASE + 0x790u) // 0790
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_ADDR         (CONN_HOST_CSR_TOP_BASE + 0x794u) // 0794
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0x7B0u) // 07B0
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0x7B4u) // 07B4
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0x7B8u) // 07B8
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x7C0u) // 07C0
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x7C4u) // 07C4
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_ADDR            (CONN_HOST_CSR_TOP_BASE + 0x7C8u) // 07C8
#define CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_ADDR      (CONN_HOST_CSR_TOP_BASE + 0x800u) // 0800
#define CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_ADDR                (CONN_HOST_CSR_TOP_BASE + 0x810u) // 0810
#define CONN_HOST_CSR_TOP_DRIVER_INDICATOR_WF_MCU_ADDR         (CONN_HOST_CSR_TOP_BASE + 0x814u) // 0814
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x830u) // 0830
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_ADDR  (CONN_HOST_CSR_TOP_BASE + 0x834u) // 0834
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_ADDR      (CONN_HOST_CSR_TOP_BASE + 0x900u) // 0900
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_ADDR         (CONN_HOST_CSR_TOP_BASE + 0xA00u) // 0A00
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_ADDR           (CONN_HOST_CSR_TOP_BASE + 0xA04u) // 0A04
#define CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_ADDR           (CONN_HOST_CSR_TOP_BASE + 0xA08u) // 0A08
#define CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_ADDR        (CONN_HOST_CSR_TOP_BASE + 0xA0Cu) // 0A0C
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR              (CONN_HOST_CSR_TOP_BASE + 0xA10u) // 0A10
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR   (CONN_HOST_CSR_TOP_BASE + 0XA14u) // 0A14
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_ADDR          (CONN_HOST_CSR_TOP_BASE + 0xB00u) // 0B00
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_ADDR         (CONN_HOST_CSR_TOP_BASE + 0xB04u) // 0B04
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_ADDR         (CONN_HOST_CSR_TOP_BASE + 0xB08u) // 0B08
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_ADDR        (CONN_HOST_CSR_TOP_BASE + 0xB0Cu) // 0B0C
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_ADDR                (CONN_HOST_CSR_TOP_BASE + 0xB10u) // 0B10
#define CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_ADDR  (CONN_HOST_CSR_TOP_BASE + 0xB14u) // 0B14
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xB18u) // 0B18
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR   (CONN_HOST_CSR_TOP_BASE + 0xB1Cu) // 0B1C
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xB20u) // 0B20
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR   (CONN_HOST_CSR_TOP_BASE + 0xB24u) // 0B24
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xB28u) // 0B28
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xB2Cu) // 0B2C
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_FLAG_SEL_ADDR (CONN_HOST_CSR_TOP_BASE + 0xB30u) // 0B30
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_MDL_SEL_ADDR (CONN_HOST_CSR_TOP_BASE + 0xB34u) // 0B34
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_TOP_BUS_CBTSC_DBG_FLAG_SEL_ADDR (CONN_HOST_CSR_TOP_BASE + 0xB38u) // 0B38
#define CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_ADDR               (CONN_HOST_CSR_TOP_BASE + 0xC00u) // 0C00
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xC04u) // 0C04
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR                    (CONN_HOST_CSR_TOP_BASE + 0xC08u) // 0C08
#define CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xC0Cu) // 0C0C
#define CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_ADDR (CONN_HOST_CSR_TOP_BASE + 0xC10u) // 0C10
#define CONN_HOST_CSR_TOP_AON_DBG_CR_03_ADDR                   (CONN_HOST_CSR_TOP_BASE + 0xC14u) // 0C14
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_ADDR (CONN_HOST_CSR_TOP_BASE + 0xD00u) // 0D00
#define CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0xD04u) // 0D04
#define CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_ADDR        (CONN_HOST_CSR_TOP_BASE + 0xD08u) // 0D08
#define CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_ADDR          (CONN_HOST_CSR_TOP_BASE + 0xD0Cu) // 0D0C
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_ADDR   (CONN_HOST_CSR_TOP_BASE + 0xD10u) // 0D10
#define CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xD14u) // 0D14
#define CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xD18u) // 0D18
#define CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xD1Cu) // 0D1C
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_ADDR   (CONN_HOST_CSR_TOP_BASE + 0xD20u) // 0D20
#define CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xD24u) // 0D24
#define CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_ADDR     (CONN_HOST_CSR_TOP_BASE + 0xD28u) // 0D28
#define CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xD2Cu) // 0D2C
#define CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_ADDR  (CONN_HOST_CSR_TOP_BASE + 0xD30u) // 0D30
#define CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xD34u) // 0D34
#define CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_ADDR    (CONN_HOST_CSR_TOP_BASE + 0xD38u) // 0D38
#define CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0xD3Cu) // 0D3C
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_START_ADDR (CONN_HOST_CSR_TOP_BASE + 0xD40u) // 0D40
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_END_ADDR (CONN_HOST_CSR_TOP_BASE + 0xD44u) // 0D44
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL_ADDR (CONN_HOST_CSR_TOP_BASE + 0xD48u) // 0D48
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK_ADDR (CONN_HOST_CSR_TOP_BASE + 0xD4Cu) // 0D4C
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xE00u) // 0E00
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_ADDR       (CONN_HOST_CSR_TOP_BASE + 0xE04u) // 0E04
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0xE08u) // 0E08
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_ADDR      (CONN_HOST_CSR_TOP_BASE + 0xE0Cu) // 0E0C




/* =====================================================================================

  ---WF_BAND0_LPCTL (0x18060000 + 0x010u)---

    WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) Host set this bit to transfer ownership to FW (WF Band 0). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b0_host_csr_fw_own_sts[0x1800_1404] bit[0] will be set to 1.
    WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) Host set this bit to request ownership back to HOST from FW (WF Band 0). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b0_host_csr_fw_own_sts[0x1800_1404] bit[1] will be set to 1.
    WF_B0_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [WiFi_Driver_Own_DBG] (WF Band 0)
                                     ap host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // WF_B0_AP_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_WF_BAND0_LPCTL_WF_B0_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---WF_BAND0_IRQ_STAT (0x18060000 + 0x014u)---

    WF_B0_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by WF Band 0)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b0_host_lpcr_fw_own [0x1800_1408] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_WF_B0_HOST_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_WF_B0_HOST_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // WF_B0_HOST_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_STAT_WF_B0_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---WF_BAND0_IRQ_ENA (0x18060000 + 0x018u)---

    WF_B0_IRQ_ENA[3..0]          - (RW) host AP own interrupt enable(only bit0 used) (cause by WF Band 0)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_WF_B0_IRQ_ENA_ADDR  CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_WF_B0_IRQ_ENA_MASK  0x0000000Fu                // WF_B0_IRQ_ENA[3..0]
#define CONN_HOST_CSR_TOP_WF_BAND0_IRQ_ENA_WF_B0_IRQ_ENA_SHFT  0u

/* =====================================================================================

  ---WF_BAND1_LPCTL (0x18060000 + 0x020u)---

    WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) Host set this bit to transfer ownership to FW (WF Band 1). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b1_host_csr_fw_own_sts[0x1800_140C] bit[0] will be set to 1.
    WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) Host set this bit to request ownership back to HOST from FW (WF Band 1). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b1_host_csr_fw_own_sts[0x1800_140C] bit[1] will be set to 1.
    WF_B1_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [WiFi_Driver_Own_DBG] (WF Band 1)
                                     ap host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // WF_B1_AP_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_WF_BAND1_LPCTL_WF_B1_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---WF_BAND1_IRQ_STAT (0x18060000 + 0x024u)---

    WF_B1_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by WF Band 1)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_wf_b1_host_lpcr_fw_own [0x1800_1410] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_WF_B1_HOST_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_WF_B1_HOST_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // WF_B1_HOST_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_STAT_WF_B1_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---WF_BAND1_IRQ_ENA (0x18060000 + 0x028u)---

    WF_B1_IRQ_ENA[3..0]          - (RW) host AP own interrupt enable(only bit0 used) (cause by WF Band 1)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_WF_B1_IRQ_ENA_ADDR  CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_WF_B1_IRQ_ENA_MASK  0x0000000Fu                // WF_B1_IRQ_ENA[3..0]
#define CONN_HOST_CSR_TOP_WF_BAND1_IRQ_ENA_WF_B1_IRQ_ENA_SHFT  0u

/* =====================================================================================

  ---BGF_LPCTL (0x18060000 + 0x030u)---

    BGF_AP_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) Host set this bit to transfer ownership to FW (WF Band 1). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_bgf_host_csr_fw_own_sts[0x1800_141C] bit[0] will be set to 1.
    BGF_AP_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) Host set this bit to request ownership back to HOST from FW (BGF). 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_bgf_host_csr_fw_own_sts[0x1800_141C] bit[1] will be set to 1.
    BGF_AP_HOST_OWNER_STATE_SYNC[2] - (RO) [BGF_Driver_Own_DBG] 
                                     ap host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // BGF_AP_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // BGF_AP_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_BGF_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // BGF_AP_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_BGF_LPCTL_BGF_AP_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---BGF_IRQ_STAT (0x18060000 + 0x034u)---

    BGF_HOST_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Host AP own interrupt. (cause by BGF)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_bgf_host_lpcr_fw_own [0x1800_1420] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_BGF_HOST_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_BGF_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_BGF_HOST_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // BGF_HOST_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_BGF_IRQ_STAT_BGF_HOST_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---BGF_IRQ_ENA (0x18060000 + 0x038u)---

    BGF_IRQ_DRIVER_OWN_ENA[0]    - (RW) host AP own interrupt enable for driver own(cause by BGF)
                                     0 : interrupt disable
                                     1 : interrupt enable
    BGF_IRQ_FW_OWN_ENA[1]        - (RW) host AP own interrupt enable for fw own (cause by BGF)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_FW_OWN_ENA_ADDR  CONN_HOST_CSR_TOP_BGF_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_FW_OWN_ENA_MASK  0x00000002u                // BGF_IRQ_FW_OWN_ENA[1]
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_FW_OWN_ENA_SHFT  1u
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_DRIVER_OWN_ENA_ADDR CONN_HOST_CSR_TOP_BGF_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_DRIVER_OWN_ENA_MASK 0x00000001u                // BGF_IRQ_DRIVER_OWN_ENA[0]
#define CONN_HOST_CSR_TOP_BGF_IRQ_ENA_BGF_IRQ_DRIVER_OWN_ENA_SHFT 0u

/* =====================================================================================

  ---BGF_FW_OWN_IRQ (0x18060000 + 0x03Cu)---

    BGF_FW_OWN_IRQ[0]            - (W1C) FW own interrupt. (cause by BGF)
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: fw_own interrupt
                                     
                                     HOST write 1 to this bit to clear irq from bgf fw own
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_BGF_FW_OWN_IRQ_ADDR   CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_ADDR
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_BGF_FW_OWN_IRQ_MASK   0x00000001u                // BGF_FW_OWN_IRQ[0]
#define CONN_HOST_CSR_TOP_BGF_FW_OWN_IRQ_BGF_FW_OWN_IRQ_SHFT   0u

/* =====================================================================================

  ---WF_MD_LPCTL (0x18060000 + 0x050u)---

    WF_MD_HOST_SET_FW_OWN_HS_PULSE[0] - (A0) MD set this bit to transfer ownership to FW. 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_md_host_csr_fw_own_sts[0x1800_1414] bit[0] will be set to 1.
    WF_MD_HOST_CLR_FW_OWN_HS_PULSE[1] - (A0) MD set this bit to request ownership back to MD from FW. 
                                     This will introduce an interrupt to FW and u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_md_host_csr_fw_own_sts[0x1800_1414] bit[1] will be set to 1.
    WF_MD_HOST_OWNER_STATE_SYNC[2] - (RO) [MD_Driver_Own_DBG] 
                                     MD host_csr firmware own status (0: driver own, 1:firmware own)
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_OWNER_STATE_SYNC_ADDR CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_OWNER_STATE_SYNC_MASK 0x00000004u                // WF_MD_HOST_OWNER_STATE_SYNC[2]
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_OWNER_STATE_SYNC_SHFT 2u
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_CLR_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_CLR_FW_OWN_HS_PULSE_MASK 0x00000002u                // WF_MD_HOST_CLR_FW_OWN_HS_PULSE[1]
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_CLR_FW_OWN_HS_PULSE_SHFT 1u
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_SET_FW_OWN_HS_PULSE_ADDR CONN_HOST_CSR_TOP_WF_MD_LPCTL_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_SET_FW_OWN_HS_PULSE_MASK 0x00000001u                // WF_MD_HOST_SET_FW_OWN_HS_PULSE[0]
#define CONN_HOST_CSR_TOP_WF_MD_LPCTL_WF_MD_HOST_SET_FW_OWN_HS_PULSE_SHFT 0u

/* =====================================================================================

  ---WF_MD_IRQ_STAT (0x18060000 + 0x054u)---

    WF_MD_LPCR_FW_OWN_CLR_STAT[0] - (W1C) Modem own interrupt.
                                     Write 1 clear interrupt status.
                                     0 : no interrupt
                                     1: host_own interrupt
                                     
                                     When firmware write 1 clear u_conn_infra_cfg.u_conn_infra_csr_ctrl.conn_md_host_lpcr_fw_own [0x1800_1418] bit[0] . Hardware would trigger host side host_own_int. It means firmware transfer ownership to driver.
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_WF_MD_LPCR_FW_OWN_CLR_STAT_ADDR CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_WF_MD_LPCR_FW_OWN_CLR_STAT_MASK 0x00000001u                // WF_MD_LPCR_FW_OWN_CLR_STAT[0]
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_STAT_WF_MD_LPCR_FW_OWN_CLR_STAT_SHFT 0u

/* =====================================================================================

  ---WF_MD_IRQ_ENA (0x18060000 + 0x058u)---

    MD_IRQ_ENA[3..0]             - (RW) Modem own interrupt enable(only bit0 used)
                                     0 : interrupt disable
                                     1 : interrupt enable
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_MD_IRQ_ENA_ADDR        CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_MD_IRQ_ENA_MASK        0x0000000Fu                // MD_IRQ_ENA[3..0]
#define CONN_HOST_CSR_TOP_WF_MD_IRQ_ENA_MD_IRQ_ENA_SHFT        0u

/* =====================================================================================

  ---BT0_MCU_JTAG_CTRL (0x18060000 + 0x080u)---

    JTAG_DISABLE[0]              - (RW) BT0 MCU jtag disable control
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_JTAG_DISABLE_ADDR  CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_JTAG_DISABLE_MASK  0x00000001u                // JTAG_DISABLE[0]
#define CONN_HOST_CSR_TOP_BT0_MCU_JTAG_CTRL_JTAG_DISABLE_SHFT  0u

/* =====================================================================================

  ---WF_MCU_JTAG_CTRL (0x18060000 + 0x088u)---

    JTAG_DISABLE[0]              - (RW) WF MCU jtag disable control
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_JTAG_DISABLE_ADDR   CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_JTAG_DISABLE_MASK   0x00000001u                // JTAG_DISABLE[0]
#define CONN_HOST_CSR_TOP_WF_MCU_JTAG_CTRL_JTAG_DISABLE_SHFT   0u

/* =====================================================================================

  ---MCU_JTAG_STATUS (0x18060000 + 0x08Cu)---

    WM_MCU_JTAG_STATUS[0]        - (RO) WM MCU JTAG STATUS
    BT0_MCU_JTAG_STATUS[1]       - (RO) BT0 MCU JTAG STATUS
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT0_MCU_JTAG_STATUS_ADDR CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT0_MCU_JTAG_STATUS_MASK 0x00000002u                // BT0_MCU_JTAG_STATUS[1]
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_BT0_MCU_JTAG_STATUS_SHFT 1u
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_WM_MCU_JTAG_STATUS_ADDR CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_ADDR
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_WM_MCU_JTAG_STATUS_MASK 0x00000001u                // WM_MCU_JTAG_STATUS[0]
#define CONN_HOST_CSR_TOP_MCU_JTAG_STATUS_WM_MCU_JTAG_STATUS_SHFT 0u

/* =====================================================================================

  ---ADDR_CR_LPOSC_1X_CKSEL (0x18060000 + 0x0E0u)---

    cr_lposc_1x_cksel[0]         - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_CR_LPOSC_1X_CKSEL_cr_lposc_1x_cksel_ADDR CONN_HOST_CSR_TOP_ADDR_CR_LPOSC_1X_CKSEL_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CR_LPOSC_1X_CKSEL_cr_lposc_1x_cksel_MASK 0x00000001u                // cr_lposc_1x_cksel[0]
#define CONN_HOST_CSR_TOP_ADDR_CR_LPOSC_1X_CKSEL_cr_lposc_1x_cksel_SHFT 0u

/* =====================================================================================

  ---CONN_ON_MISC (0x18060000 + 0x0F0u)---

    DRV_FW_STAT_SYNC[2..0]       - (RW)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_DRV_FW_STAT_SYNC_ADDR   CONN_HOST_CSR_TOP_CONN_ON_MISC_ADDR
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_DRV_FW_STAT_SYNC_MASK   0x00000007u                // DRV_FW_STAT_SYNC[2..0]
#define CONN_HOST_CSR_TOP_CONN_ON_MISC_DRV_FW_STAT_SYNC_SHFT   0u

/* =====================================================================================

  ---CONN_SYSSTRAP (0x18060000 + 0x0F8u)---

    CONN_SYSSTRAP[31..0]         - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_SYSSTRAP_CONN_SYSSTRAP_ADDR     CONN_HOST_CSR_TOP_CONN_SYSSTRAP_ADDR
#define CONN_HOST_CSR_TOP_CONN_SYSSTRAP_CONN_SYSSTRAP_MASK     0xFFFFFFFFu                // CONN_SYSSTRAP[31..0]
#define CONN_HOST_CSR_TOP_CONN_SYSSTRAP_CONN_SYSSTRAP_SHFT     0u

/* =====================================================================================

  ---CSR_DEADFEED_EN (0x18060000 + 0x124u)---

    CR_AP2CONN_DEADFEED_EN[5..0] - (RW) [0] deadfeed en
                                     [1] osc_rdy en
                                     [2] reserved
                                     [3] reserved
                                     [4] force deadfeed en
                                     [5] ap2_von_sysram_block_en
                                     
                                     0 : disable
                                     1 : enable
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_CR_AP2CONN_DEADFEED_EN_ADDR CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_ADDR
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_CR_AP2CONN_DEADFEED_EN_MASK 0x0000003Fu                // CR_AP2CONN_DEADFEED_EN[5..0]
#define CONN_HOST_CSR_TOP_CSR_DEADFEED_EN_CR_AP2CONN_DEADFEED_EN_SHFT 0u

/* =====================================================================================

  ---CSR_AP2CONN_ACCESS_DETECT_EN (0x18060000 + 0x128u)---

    CR_AP2CONN_ACCESS_DETECT_EN[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_CR_AP2CONN_ACCESS_DETECT_EN_ADDR CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_ADDR
#define CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_CR_AP2CONN_ACCESS_DETECT_EN_MASK 0x00000001u                // CR_AP2CONN_ACCESS_DETECT_EN[0]
#define CONN_HOST_CSR_TOP_CSR_AP2CONN_ACCESS_DETECT_EN_CR_AP2CONN_ACCESS_DETECT_EN_SHFT 0u

/* =====================================================================================

  ---AP2CONN_TIMEOUT_EN (0x18060000 + 0x12Cu)---

    AP2CONN_TIMEOUT_EN[0]        - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_AP2CONN_TIMEOUT_EN_ADDR CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_ADDR
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_AP2CONN_TIMEOUT_EN_MASK 0x00000001u                // AP2CONN_TIMEOUT_EN[0]
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_EN_AP2CONN_TIMEOUT_EN_SHFT 0u

/* =====================================================================================

  ---AP2CONN_TIMEOUT_LIMIT (0x18060000 + 0x130u)---

    AP2CONN_TIMEOUT_LIMIT[7..0]  - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_AP2CONN_TIMEOUT_LIMIT_ADDR CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_ADDR
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_AP2CONN_TIMEOUT_LIMIT_MASK 0x000000FFu                // AP2CONN_TIMEOUT_LIMIT[7..0]
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_LIMIT_AP2CONN_TIMEOUT_LIMIT_SHFT 0u

/* =====================================================================================

  ---AP2CONN_TIMEOUT_CLEAR (0x18060000 + 0x134u)---

    AP2CONN_TIMEOUT_CLEAR[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_AP2CONN_TIMEOUT_CLEAR_ADDR CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_ADDR
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_AP2CONN_TIMEOUT_CLEAR_MASK 0x00000001u                // AP2CONN_TIMEOUT_CLEAR[0]
#define CONN_HOST_CSR_TOP_AP2CONN_TIMEOUT_CLEAR_AP2CONN_TIMEOUT_CLEAR_SHFT 0u

/* =====================================================================================

  ---CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL (0x18060000 + 0x15Cu)---

    CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL[3..0] - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_ADDR CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_ADDR
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_MASK 0x0000000Fu                // CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL[3..0]
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_CR_CONN_INFRA_CFG_ON_DBG_MUX_SEL_SHFT 0u

/* =====================================================================================

  ---CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL (0x18060000 + 0x160u)---

    CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL[3..0] - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_ADDR CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_ADDR
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_MASK 0x0000000Fu                // CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL[3..0]
#define CONN_HOST_CSR_TOP_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_CR_CONN_INFRA_RGU_ON_DBG_MUX_SEL_SHFT 0u

/* =====================================================================================

  ---CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK (0x18060000 + 0x170u)---

    conn_wf_ap_host_clr_fw_own_doorbell_irq_mask[2..0] - (RW)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_conn_wf_ap_host_clr_fw_own_doorbell_irq_mask_ADDR CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_conn_wf_ap_host_clr_fw_own_doorbell_irq_mask_MASK 0x00000007u                // conn_wf_ap_host_clr_fw_own_doorbell_irq_mask[2..0]
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_conn_wf_ap_host_clr_fw_own_doorbell_irq_mask_SHFT 0u

/* =====================================================================================

  ---CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK (0x18060000 + 0x174u)---

    conn_bgf_ap_host_clr_fw_own_doorbell_irq_mask[1..0] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_conn_bgf_ap_host_clr_fw_own_doorbell_irq_mask_ADDR CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_ADDR
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_conn_bgf_ap_host_clr_fw_own_doorbell_irq_mask_MASK 0x00000003u                // conn_bgf_ap_host_clr_fw_own_doorbell_irq_mask[1..0]
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_conn_bgf_ap_host_clr_fw_own_doorbell_irq_mask_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK (0x18060000 + 0x180u)---

    conn_cb_ap_host_clr_fw_own_doorbell_irq_mask[10..0] - (RW)  xxx 
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_conn_cb_ap_host_clr_fw_own_doorbell_irq_mask_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_conn_cb_ap_host_clr_fw_own_doorbell_irq_mask_MASK 0x000007FFu                // conn_cb_ap_host_clr_fw_own_doorbell_irq_mask[10..0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_IRQ_MASK_conn_cb_ap_host_clr_fw_own_doorbell_irq_mask_SHFT 0u

/* =====================================================================================

  ---DOORBELL_SERV_CB_WF (0x18060000 + 0x184u)---

    doorbell_serv_cb_wf[0]       - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_WF_doorbell_serv_cb_wf_ADDR CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_WF_ADDR
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_WF_doorbell_serv_cb_wf_MASK 0x00000001u                // doorbell_serv_cb_wf[0]
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_WF_doorbell_serv_cb_wf_SHFT 0u

/* =====================================================================================

  ---DOORBELL_SERV_CB_BT (0x18060000 + 0x188u)---

    doorbell_serv_cb_bt[0]       - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_BT_doorbell_serv_cb_bt_ADDR CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_BT_ADDR
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_BT_doorbell_serv_cb_bt_MASK 0x00000001u                // doorbell_serv_cb_bt[0]
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_CB_BT_doorbell_serv_cb_bt_SHFT 0u

/* =====================================================================================

  ---DOORBELL_SERV_BT_ZB (0x18060000 + 0x190u)---

    doorbell_serv_bt_zb[0]       - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_BT_ZB_doorbell_serv_bt_zb_ADDR CONN_HOST_CSR_TOP_DOORBELL_SERV_BT_ZB_ADDR
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_BT_ZB_doorbell_serv_bt_zb_MASK 0x00000001u                // doorbell_serv_bt_zb[0]
#define CONN_HOST_CSR_TOP_DOORBELL_SERV_BT_ZB_doorbell_serv_bt_zb_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_TOP (0x18060000 + 0x1A0u)---

    CONN_INFRA_WAKEPU_TOP[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_CONN_INFRA_WAKEPU_TOP_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_CONN_INFRA_WAKEPU_TOP_MASK 0x00000001u                // CONN_INFRA_WAKEPU_TOP[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_TOP_CONN_INFRA_WAKEPU_TOP_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_WF (0x18060000 + 0x1A4u)---

    CONN_INFRA_WAKEPU_WF[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_CONN_INFRA_WAKEPU_WF_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_CONN_INFRA_WAKEPU_WF_MASK 0x00000001u                // CONN_INFRA_WAKEPU_WF[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_WF_CONN_INFRA_WAKEPU_WF_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_BT (0x18060000 + 0x1A8u)---

    CONN_INFRA_WAKEPU_BT[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_CONN_INFRA_WAKEPU_BT_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_CONN_INFRA_WAKEPU_BT_MASK 0x00000001u                // CONN_INFRA_WAKEPU_BT[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_BT_CONN_INFRA_WAKEPU_BT_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_GPS (0x18060000 + 0x1ACu)---

    CONN_INFRA_WAKEPU_GPS[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_CONN_INFRA_WAKEPU_GPS_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_CONN_INFRA_WAKEPU_GPS_MASK 0x00000001u                // CONN_INFRA_WAKEPU_GPS[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_GPS_CONN_INFRA_WAKEPU_GPS_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_FM (0x18060000 + 0x1B0u)---

    CONN_INFRA_WAKEPU_FM[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_CONN_INFRA_WAKEPU_FM_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_CONN_INFRA_WAKEPU_FM_MASK 0x00000001u                // CONN_INFRA_WAKEPU_FM[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_FM_CONN_INFRA_WAKEPU_FM_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_CBMCU (0x18060000 + 0x1B4u)---

    CONN_INFRA_WAKEPU_CBMCU[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_CONN_INFRA_WAKEPU_CBMCU_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_CONN_INFRA_WAKEPU_CBMCU_MASK 0x00000001u                // CONN_INFRA_WAKEPU_CBMCU[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_CBMCU_CONN_INFRA_WAKEPU_CBMCU_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_WAKEPU_ZB (0x18060000 + 0x1B8u)---

    CONN_INFRA_WAKEPU_ZB[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_CONN_INFRA_WAKEPU_ZB_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_CONN_INFRA_WAKEPU_ZB_MASK 0x00000001u                // CONN_INFRA_WAKEPU_ZB[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_WAKEPU_ZB_CONN_INFRA_WAKEPU_ZB_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M2_SW_RST_B (0x18060000 + 0x1F0u)---

    CONN_SEMA_M2_SW_RST_B[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_CONN_SEMA_M2_SW_RST_B_ADDR CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_ADDR
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_CONN_SEMA_M2_SW_RST_B_MASK 0x00000001u                // CONN_SEMA_M2_SW_RST_B[0]
#define CONN_HOST_CSR_TOP_CONN_SEMA_M2_SW_RST_B_CONN_SEMA_M2_SW_RST_B_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M3_SW_RST_B (0x18060000 + 0x1F4u)---

    CONN_SEMA_M3_SW_RST_B[0]     - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_CONN_SEMA_M3_SW_RST_B_ADDR CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_ADDR
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_CONN_SEMA_M3_SW_RST_B_MASK 0x00000001u                // CONN_SEMA_M3_SW_RST_B[0]
#define CONN_HOST_CSR_TOP_CONN_SEMA_M3_SW_RST_B_CONN_SEMA_M3_SW_RST_B_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00 (0x18060000 + 0x260u)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_00[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_00_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_00_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_00[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_00_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01 (0x18060000 + 0x264u)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_01[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_01_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_01_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_01[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_01_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02 (0x18060000 + 0x268u)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_02[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_02_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_02_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_02[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_02_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_03 (0x18060000 + 0x26Cu)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_03[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_03_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_03_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_03_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_03_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_03_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_03[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_03_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_03_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_04 (0x18060000 + 0x270u)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_04[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_04_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_04_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_04_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_04_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_04_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_04[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_04_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_04_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_05 (0x18060000 + 0x274u)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_05[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_05_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_05_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_05_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_05_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_05_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_05[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_05_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_05_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_06 (0x18060000 + 0x278u)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_06[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_06_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_06_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_06_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_06_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_06_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_06[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_06_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_06_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_07 (0x18060000 + 0x27Cu)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_07[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_07_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_07_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_07_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_07_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_07_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_07[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_07_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_07_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_08 (0x18060000 + 0x280u)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_08[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_08_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_08_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_08_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_08_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_08_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_08[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_08_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_08_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_09 (0x18060000 + 0x284u)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_09[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_09_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_09_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_09_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_09_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_09_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_09[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_09_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_09_SHFT 0u

/* =====================================================================================

  ---CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_10 (0x18060000 + 0x288u)---

    cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_10[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_10_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_10_ADDR CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_10_ADDR
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_10_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_10_MASK 0x00000001u                // cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_10[0]
#define CONN_HOST_CSR_TOP_CONN_CB_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_10_cr_conn_cb_ap_host_clr_fw_own_doorbell_wdata_10_SHFT 0u

/* =====================================================================================

  ---CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00 (0x18060000 + 0x28Cu)---

    cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_00[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_00_ADDR CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_ADDR
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_00_MASK 0x00000001u                // cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_00[0]
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_00_SHFT 0u

/* =====================================================================================

  ---CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00 (0x18060000 + 0x290u)---

    cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_00[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_00_ADDR CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_00_MASK 0x00000001u                // cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_00[0]
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_00_cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_00_SHFT 0u

/* =====================================================================================

  ---CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01 (0x18060000 + 0x298u)---

    cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_01[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_01_ADDR CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_ADDR
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_01_MASK 0x00000001u                // cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_01[0]
#define CONN_HOST_CSR_TOP_CONN_BGF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_cr_conn_bgf_ap_host_clr_fw_own_doorbell_wdata_01_SHFT 0u

/* =====================================================================================

  ---CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01 (0x18060000 + 0x29Cu)---

    cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_01[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_01_ADDR CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_01_MASK 0x00000001u                // cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_01[0]
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_01_cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_01_SHFT 0u

/* =====================================================================================

  ---CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02 (0x18060000 + 0x2A4u)---

    cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_02[7..0] - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_02_ADDR CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_02_MASK 0x000000FFu                // cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_02[7..0]
#define CONN_HOST_CSR_TOP_CONN_WF_AP_HOST_CLR_FW_OWN_DOORBELL_WDATA_02_cr_conn_wf_ap_host_clr_fw_own_doorbell_wdata_02_SHFT 0u

/* =====================================================================================

  ---CONN_WF_DOORBELL_CLR_STATUS_STAT (0x18060000 + 0x2E0u)---

    conn_wf_doorbell_clr_status_stat[2..0] - (W1C)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_WF_DOORBELL_CLR_STATUS_STAT_conn_wf_doorbell_clr_status_stat_ADDR CONN_HOST_CSR_TOP_CONN_WF_DOORBELL_CLR_STATUS_STAT_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF_DOORBELL_CLR_STATUS_STAT_conn_wf_doorbell_clr_status_stat_MASK 0x00000007u                // conn_wf_doorbell_clr_status_stat[2..0]
#define CONN_HOST_CSR_TOP_CONN_WF_DOORBELL_CLR_STATUS_STAT_conn_wf_doorbell_clr_status_stat_SHFT 0u

/* =====================================================================================

  ---CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x300u)---

    CR_CSR_ON2OFF_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn_infra_on2off tx
    CR_CSR_ON2OFF_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for conn_infra_on2off tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_ON2OFF_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_ON2OFF_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_ON2OFF_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_ON2OFF_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x304u)---

    CR_CSR_OFF2ON_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn_infra_off2on tx
    CR_CSR_OFF2ON_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for conn_infra_off2on tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_OFF2ON_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_OFF2ON_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_OFF2ON_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_OFF2ON_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x314u)---

    CR_CSR_CONN2TOP_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn2top tx
    CR_CSR_CONN2TOP_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for conn2top tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_CONN2TOP_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_CONN2TOP_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x320u)---

    CR_CSR_CONN2TOP_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for conn2top rx
    CR_CSR_CONN2TOP_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for conn2top rx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_CONN2TOP_RX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_CONN2TOP_RX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_CONN2TOP_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_CONN2TOP_RX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x324u)---

    CR_CSR_BT2HOST_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for bt2host tx
    CR_CSR_BT2HOST_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for bt2host tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_BT2HOST_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_BT2HOST_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x328u)---

    CR_CSR_BT2HOST_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for bt2host rx
    CR_CSR_BT2HOST_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for bt2host rx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_BT2HOST_RX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_BT2HOST_RX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_BT2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_BT2HOST_RX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x330u)---

    CR_CSR_WF2HOST_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for wf2host tx
    CR_CSR_WF2HOST_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for wf2host tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_WF2HOST_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_WF2HOST_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x334u)---

    CR_CSR_WF2HOST_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for wf2host rx
    CR_CSR_WF2HOST_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for wf2host rx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_WF2HOST_RX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_WF2HOST_RX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_WF2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_WF2HOST_RX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x338u)---

    CR_CSR_GPS2HOST_TX_SLP_PROT_EN[0] - (RW) force enable sleep protect for gps2host tx
    CR_CSR_GPS2HOST_TX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for gps2host tx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_GPS2HOST_TX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_GPS2HOST_TX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_TX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_TX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR (0x18060000 + 0x33Cu)---

    CR_CSR_GPS2HOST_RX_SLP_PROT_EN[0] - (RW) force enable sleep protect for gps2host rx
    CR_CSR_GPS2HOST_RX_SLP_PROT_DIS[1] - (RW) force disable sleep protect for gps2host rx
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_DIS_ADDR CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_DIS_MASK 0x00000002u                // CR_CSR_GPS2HOST_RX_SLP_PROT_DIS[1]
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_DIS_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_EN_ADDR CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_ADDR
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_EN_MASK 0x00000001u                // CR_CSR_GPS2HOST_RX_SLP_PROT_EN[0]
#define CONN_HOST_CSR_TOP_CONN_GPS2HOST_RX_SLEEP_PROTECT_CTRL_CSR_CR_CSR_GPS2HOST_RX_SLP_PROT_EN_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL (0x18060000 + 0x340u)---

    host_cr_prestandby_cnt_en[0] - (RW)  xxx 
    host_cr_prestandby_cnt_sel[3..1] - (RW)  xxx 
    host_cr_prestandy_cnt_rd_tring[4] - (RW)  xxx 
    RESERVED5[30..5]             - (RO) Reserved bits
    host_cr_prestandby_cnt_host_ctl_en[31] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_host_ctl_en_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_host_ctl_en_MASK 0x80000000u                // host_cr_prestandby_cnt_host_ctl_en[31]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_host_ctl_en_SHFT 31u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandy_cnt_rd_tring_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandy_cnt_rd_tring_MASK 0x00000010u                // host_cr_prestandy_cnt_rd_tring[4]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandy_cnt_rd_tring_SHFT 4u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_sel_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_sel_MASK 0x0000000Eu                // host_cr_prestandby_cnt_sel[3..1]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_sel_SHFT 1u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_en_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_en_MASK 0x00000001u                // host_cr_prestandby_cnt_en[0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_CTL_host_cr_prestandby_cnt_en_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP (0x18060000 + 0x344u)---

    RESERVED0[6..0]              - (RO) Reserved bits
    host_cr_conn_infra_prestandby_cnt_stop[7] - (RW)  xxx 
    RESERVED8[14..8]             - (RO) Reserved bits
    host_cr_conn_infra_prestandby_cnt_clr[15] - (RW)  xxx 
    RESERVED16[22..16]           - (RO) Reserved bits
    conn_infra_in_prestandby[23] - (RO)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_conn_infra_in_prestandby_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_conn_infra_in_prestandby_MASK 0x00800000u                // conn_infra_in_prestandby[23]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_conn_infra_in_prestandby_SHFT 23u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_clr_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_clr_MASK 0x00008000u                // host_cr_conn_infra_prestandby_cnt_clr[15]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_clr_SHFT 15u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_stop_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_stop_MASK 0x00000080u                // host_cr_conn_infra_prestandby_cnt_stop[7]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRE_STANDBY_CNT_PRESTANDBY_STOP_host_cr_conn_infra_prestandby_cnt_stop_SHFT 7u

/* =====================================================================================

  ---HOST_CONN_INFRA_PRESTANDBY_TIMER (0x18060000 + 0x348u)---

    prestandby_timer_rd[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_prestandby_timer_rd_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_prestandby_timer_rd_MASK 0xFFFFFFFFu                // prestandby_timer_rd[31..0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_TIMER_prestandby_timer_rd_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_PRESTANDBY_COUNTER (0x18060000 + 0x34Cu)---

    prestandby_counter_rd[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_prestandby_counter_rd_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_prestandby_counter_rd_MASK 0xFFFFFFFFu                // prestandby_counter_rd[31..0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_PRESTANDBY_COUNTER_prestandby_counter_rd_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_SLP_CNT_CTL (0x18060000 + 0x380u)---

    HOST_SLP_COUNTER_EN[0]       - (RW) Sleep counter enable:
                                     1'h0: Disable
                                     1'h1: Enable
    HOST_SLP_COUNTER_SEL[3..1]   - (RW) Select sleep counter type:
                                     3'h0: conn_infra sleep counter
                                     3'h1: wfsys sleep counter
                                     3'h2: bgfsys sleep counter
                                     3'h4: bgfsys1 sleep counter
    HOST_SLP_COUNTER_RD_TRIGGER[4] - (RW) Trigger sleep counter update to CONN_INFRA_SLP_COUNTER/CONN_INFRA_SLP_TIMER(positive edge):
                                     First: Write 1'h0
                                     Then: Write 1'h1
    RESERVED5[30..5]             - (RO) Reserved bits
    HOST_SLP_COUNTER_CTL_EN[31]  - (RW) Sleep counter control enable:
                                     1'h0: Control by conn_infra_cfg
                                     1'h1: Control by conn_host_csr_top

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_CTL_EN_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_CTL_EN_MASK 0x80000000u                // HOST_SLP_COUNTER_CTL_EN[31]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_CTL_EN_SHFT 31u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_RD_TRIGGER_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_RD_TRIGGER_MASK 0x00000010u                // HOST_SLP_COUNTER_RD_TRIGGER[4]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_RD_TRIGGER_SHFT 4u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_SEL_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_SEL_MASK 0x0000000Eu                // HOST_SLP_COUNTER_SEL[3..1]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_SEL_SHFT 1u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_EN_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_EN_MASK 0x00000001u                // HOST_SLP_COUNTER_EN[0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_CTL_HOST_SLP_COUNTER_EN_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_SLP_CNT_SLP_STOP (0x18060000 + 0x384u)---

    HOST_CR_GPS_SLEEP_CNT_STOP[0] - (RW) Sleep counter stop: (skip ral test, due to GPS removal in OWL)
                                     1'h1: Stop
                                     1'h0: Keep going
    HOST_CR_WF_SLEEP_CNT_STOP[1] - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    HOST_CR_BT_SLEEP_CNT_STOP[2] - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    HOST_CR_BT1_SLEEP_CNT_STOP[3] - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    RESERVED4[6..4]              - (RO) Reserved bits
    HOST_CR_CONN_INFRA_SLEEP_CNT_STOP[7] - (RW) Sleep counter stop:
                                     1'h1: Stop
                                     1'h0: Keep going
    HOST_CR_GPS_SLEEP_CNT_CLR[8] - (RW) Sleep counter clear: (skip ral test, due to GPS removal in OWL)
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    HOST_CR_WF_SLEEP_CNT_CLR[9]  - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    HOST_CR_BT_SLEEP_CNT_CLR[10] - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    HOST_CR_BT1_SLEEP_CNT_CLR[11] - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    RESERVED12[14..12]           - (RO) Reserved bits
    HOST_CR_CONN_INFRA_SLEEP_CNT_CLR[15] - (RW) Sleep counter clear:
                                     1'h1: Clean to 0
                                     1'h0: Keep going
    GPS_IN_SLEEP[16]             - (RO) WF is in sleeping (skip ral test, due to GPS removal in OWL)
    WF_IN_SLEEP[17]              - (RO) WF is in sleeping
    BT_IN_SLEEP[18]              - (RO) BT is in sleeping
    BT1_IN_SLEEP[19]             - (RO) BT1 is in sleeping
    RESERVED20[22..20]           - (RO) Reserved bits
    CONN_INFRA_IN_SLEEP[23]      - (RO) CONN_INFRA is in sleeping
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_CONN_INFRA_IN_SLEEP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_CONN_INFRA_IN_SLEEP_MASK 0x00800000u                // CONN_INFRA_IN_SLEEP[23]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_CONN_INFRA_IN_SLEEP_SHFT 23u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_BT1_IN_SLEEP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_BT1_IN_SLEEP_MASK 0x00080000u                // BT1_IN_SLEEP[19]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_BT1_IN_SLEEP_SHFT 19u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_BT_IN_SLEEP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_BT_IN_SLEEP_MASK 0x00040000u                // BT_IN_SLEEP[18]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_BT_IN_SLEEP_SHFT 18u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_WF_IN_SLEEP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_WF_IN_SLEEP_MASK 0x00020000u                // WF_IN_SLEEP[17]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_WF_IN_SLEEP_SHFT 17u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_GPS_IN_SLEEP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_GPS_IN_SLEEP_MASK 0x00010000u                // GPS_IN_SLEEP[16]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_GPS_IN_SLEEP_SHFT 16u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_CLR_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_CLR_MASK 0x00008000u                // HOST_CR_CONN_INFRA_SLEEP_CNT_CLR[15]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_CLR_SHFT 15u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT1_SLEEP_CNT_CLR_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT1_SLEEP_CNT_CLR_MASK 0x00000800u                // HOST_CR_BT1_SLEEP_CNT_CLR[11]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT1_SLEEP_CNT_CLR_SHFT 11u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_CLR_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_CLR_MASK 0x00000400u                // HOST_CR_BT_SLEEP_CNT_CLR[10]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_CLR_SHFT 10u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_CLR_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_CLR_MASK 0x00000200u                // HOST_CR_WF_SLEEP_CNT_CLR[9]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_CLR_SHFT 9u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_CLR_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_CLR_MASK 0x00000100u                // HOST_CR_GPS_SLEEP_CNT_CLR[8]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_CLR_SHFT 8u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_STOP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_STOP_MASK 0x00000080u                // HOST_CR_CONN_INFRA_SLEEP_CNT_STOP[7]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_CONN_INFRA_SLEEP_CNT_STOP_SHFT 7u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT1_SLEEP_CNT_STOP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT1_SLEEP_CNT_STOP_MASK 0x00000008u                // HOST_CR_BT1_SLEEP_CNT_STOP[3]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT1_SLEEP_CNT_STOP_SHFT 3u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_STOP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_STOP_MASK 0x00000004u                // HOST_CR_BT_SLEEP_CNT_STOP[2]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_BT_SLEEP_CNT_STOP_SHFT 2u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_STOP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_STOP_MASK 0x00000002u                // HOST_CR_WF_SLEEP_CNT_STOP[1]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_WF_SLEEP_CNT_STOP_SHFT 1u
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_STOP_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_STOP_MASK 0x00000001u                // HOST_CR_GPS_SLEEP_CNT_STOP[0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_CNT_SLP_STOP_HOST_CR_GPS_SLEEP_CNT_STOP_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_SLP_TIMER (0x18060000 + 0x388u)---

    HOST_SLP_TIMER[31..0]        - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_HOST_SLP_TIMER_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_HOST_SLP_TIMER_MASK 0xFFFFFFFFu                // HOST_SLP_TIMER[31..0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_TIMER_HOST_SLP_TIMER_SHFT 0u

/* =====================================================================================

  ---HOST_CONN_INFRA_SLP_COUNTER (0x18060000 + 0x38Cu)---

    HOST_SLP_COUNTER[31..0]      - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_HOST_SLP_COUNTER_ADDR CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_HOST_SLP_COUNTER_MASK 0xFFFFFFFFu                // HOST_SLP_COUNTER[31..0]
#define CONN_HOST_CSR_TOP_HOST_CONN_INFRA_SLP_COUNTER_HOST_SLP_COUNTER_SHFT 0u

/* =====================================================================================

  ---HOST_WF_SLP_TIMER (0x18060000 + 0x390u)---

    HOST_SLP_TIMER[31..0]        - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_HOST_SLP_TIMER_ADDR CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_HOST_SLP_TIMER_MASK 0xFFFFFFFFu                // HOST_SLP_TIMER[31..0]
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_TIMER_HOST_SLP_TIMER_SHFT 0u

/* =====================================================================================

  ---HOST_WF_SLP_COUNTER (0x18060000 + 0x394u)---

    HOST_SLP_COUNTER[31..0]      - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_HOST_SLP_COUNTER_ADDR CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_HOST_SLP_COUNTER_MASK 0xFFFFFFFFu                // HOST_SLP_COUNTER[31..0]
#define CONN_HOST_CSR_TOP_HOST_WF_SLP_COUNTER_HOST_SLP_COUNTER_SHFT 0u

/* =====================================================================================

  ---HOST_BT_SLP_TIMER (0x18060000 + 0x398u)---

    HOST_SLP_TIMER[31..0]        - (RO) Setected sleep timer result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_HOST_SLP_TIMER_ADDR CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_ADDR
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_HOST_SLP_TIMER_MASK 0xFFFFFFFFu                // HOST_SLP_TIMER[31..0]
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_TIMER_HOST_SLP_TIMER_SHFT 0u

/* =====================================================================================

  ---HOST_BT_SLP_COUNTER (0x18060000 + 0x39Cu)---

    HOST_SLP_COUNTER[31..0]      - (RO) Setected sleep counter result

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_HOST_SLP_COUNTER_ADDR CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_ADDR
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_HOST_SLP_COUNTER_MASK 0xFFFFFFFFu                // HOST_SLP_COUNTER[31..0]
#define CONN_HOST_CSR_TOP_HOST_BT_SLP_COUNTER_HOST_SLP_COUNTER_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR (0x18060000 + 0x700u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR[31..0] - (RW) Host to conn_host_csr_top (reg) to subsys (WF)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR (0x18060000 + 0x704u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR[31..0] - (W1S) bit set

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR (0x18060000 + 0x708u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR[31..0] - (W1C) bit clear

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_WF_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR (0x18060000 + 0x720u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR[31..0] - (RW) Host to conn_host_csr_top (reg) to subsys (BT)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR (0x18060000 + 0x724u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR[31..0] - (W1S) bit set

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR (0x18060000 + 0x728u)---

    CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR[31..0] - (W1C) bit clear

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_CONN_HOST_CSR_TOP_HOST_MAILBOX_BT_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR (0x18060000 + 0x780u)---

    CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_ADDR CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_0_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR (0x18060000 + 0x784u)---

    CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_ADDR CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_WF_CSR_DUMMY_CR_1_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR (0x18060000 + 0x790u)---

    CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_ADDR CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_ADDR
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR[31..0]
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_0_ADDR_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR (0x18060000 + 0x794u)---

    CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR[31..0] - (RO) conn_infra_cfg_on to conn_host_csr_top (bus read)

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_ADDR CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_ADDR
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_MASK 0xFFFFFFFFu                // CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR[31..0]
#define CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_CONN_HOST_CSR_TOP_BGF_CSR_DUMMY_CR_1_ADDR_SHFT 0u

/* =====================================================================================

  ---WF_MD_SRATUS_SYNC_W_R_ADDR (0x18060000 + 0x7B0u)---

    WF_MD_SRATUS_SYNC_W_R_ADDR[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_WF_MD_SRATUS_SYNC_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_WF_MD_SRATUS_SYNC_W_R_ADDR_MASK 0xFFFFFFFFu                // WF_MD_SRATUS_SYNC_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_W_R_ADDR_WF_MD_SRATUS_SYNC_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---WF_MD_SRATUS_SYNC_SET_ADDR (0x18060000 + 0x7B4u)---

    WF_MD_SRATUS_SYNC_SET_ADDR[31..0] - (W1S)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_WF_MD_SRATUS_SYNC_SET_ADDR_ADDR CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_WF_MD_SRATUS_SYNC_SET_ADDR_MASK 0xFFFFFFFFu                // WF_MD_SRATUS_SYNC_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_SET_ADDR_WF_MD_SRATUS_SYNC_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---WF_MD_SRATUS_SYNC_CLR_ADDR (0x18060000 + 0x7B8u)---

    WF_MD_SRATUS_SYNC_CLR_ADDR[31..0] - (W1C)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_WF_MD_SRATUS_SYNC_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_WF_MD_SRATUS_SYNC_CLR_ADDR_MASK 0xFFFFFFFFu                // WF_MD_SRATUS_SYNC_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_WF_MD_SRATUS_SYNC_CLR_ADDR_WF_MD_SRATUS_SYNC_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---RSV0_BACKUP_W_R_ADDR (0x18060000 + 0x7C0u)---

    RSV0_BACKUP_W_R_ADDR[31..0]  - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_RSV0_BACKUP_W_R_ADDR_ADDR CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_ADDR
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_RSV0_BACKUP_W_R_ADDR_MASK 0xFFFFFFFFu                // RSV0_BACKUP_W_R_ADDR[31..0]
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_W_R_ADDR_RSV0_BACKUP_W_R_ADDR_SHFT 0u

/* =====================================================================================

  ---RSV0_BACKUP_SET_ADDR (0x18060000 + 0x7C4u)---

    RSV0_BACKUP_SET_ADDR[31..0]  - (W1S)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_RSV0_BACKUP_SET_ADDR_ADDR CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_ADDR
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_RSV0_BACKUP_SET_ADDR_MASK 0xFFFFFFFFu                // RSV0_BACKUP_SET_ADDR[31..0]
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_SET_ADDR_RSV0_BACKUP_SET_ADDR_SHFT 0u

/* =====================================================================================

  ---RSV0_BACKUP_CLR_ADDR (0x18060000 + 0x7C8u)---

    RSV0_BACKUP_CLR_ADDR[31..0]  - (W1C)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_RSV0_BACKUP_CLR_ADDR_ADDR CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_ADDR
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_RSV0_BACKUP_CLR_ADDR_MASK 0xFFFFFFFFu                // RSV0_BACKUP_CLR_ADDR[31..0]
#define CONN_HOST_CSR_TOP_RSV0_BACKUP_CLR_ADDR_RSV0_BACKUP_CLR_ADDR_SHFT 0u

/* =====================================================================================

  ---AP2CONN_DETECT_FORCE_EN_ON (0x18060000 + 0x800u)---

    AP2CONN_DETECT_FORCE_EN_ON[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_AP2CONN_DETECT_FORCE_EN_ON_ADDR CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_ADDR
#define CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_AP2CONN_DETECT_FORCE_EN_ON_MASK 0x00000001u                // AP2CONN_DETECT_FORCE_EN_ON[0]
#define CONN_HOST_CSR_TOP_AP2CONN_DETECT_FORCE_EN_ON_AP2CONN_DETECT_FORCE_EN_ON_SHFT 0u

/* =====================================================================================

  ---WF_DRV_CIDX_TRIG (0x18060000 + 0x810u)---

    WF_DRV_CIDX_TRIG[0]          - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_WF_DRV_CIDX_TRIG_ADDR CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_ADDR
#define CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_WF_DRV_CIDX_TRIG_MASK 0x00000001u                // WF_DRV_CIDX_TRIG[0]
#define CONN_HOST_CSR_TOP_WF_DRV_CIDX_TRIG_WF_DRV_CIDX_TRIG_SHFT 0u

/* =====================================================================================

  ---DRIVER_INDICATOR_WF_MCU (0x18060000 + 0x814u)---

    cr_driver_indicator_wf_mcu[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_DRIVER_INDICATOR_WF_MCU_cr_driver_indicator_wf_mcu_ADDR CONN_HOST_CSR_TOP_DRIVER_INDICATOR_WF_MCU_ADDR
#define CONN_HOST_CSR_TOP_DRIVER_INDICATOR_WF_MCU_cr_driver_indicator_wf_mcu_MASK 0xFFFFFFFFu                // cr_driver_indicator_wf_mcu[31..0]
#define CONN_HOST_CSR_TOP_DRIVER_INDICATOR_WF_MCU_cr_driver_indicator_wf_mcu_SHFT 0u

/* =====================================================================================

  ---DEVAPC_AO_WRAPPER_OFF_DBG_MODE (0x18060000 + 0x830u)---

    DEVAPC_AO_WRAPPER_OFF_DBG_MODE[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_ADDR CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_ADDR
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_MASK 0x00000001u                // DEVAPC_AO_WRAPPER_OFF_DBG_MODE[0]
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_DEVAPC_AO_WRAPPER_OFF_DBG_MODE_SHFT 0u

/* =====================================================================================

  ---DEVAPC_AO_WRAPPER_VON_DBG_MODE (0x18060000 + 0x834u)---

    DEVAPC_AO_WRAPPER_VON_DBG_MODE[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_DEVAPC_AO_WRAPPER_VON_DBG_MODE_ADDR CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_ADDR
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_DEVAPC_AO_WRAPPER_VON_DBG_MODE_MASK 0x00000001u                // DEVAPC_AO_WRAPPER_VON_DBG_MODE[0]
#define CONN_HOST_CSR_TOP_DEVAPC_AO_WRAPPER_VON_DBG_MODE_DEVAPC_AO_WRAPPER_VON_DBG_MODE_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_OFF_TOP_PWR_CTL (0x18060000 + 0x900u)---

    CONN_INFRA_OFF_TOP_SW_RST_B[0] - (RW) when CONN_INFRA_OFF_TOP mtcmos control flow selection = 0, CONN_INFRA_OFF_TOP power domian reset manual control
                                     0: reset CONN_INFRA_OFF_TOP power domian
                                     1: not reset CONN_INFRA_OFF_TOP power domian
    CONN_INFRA_OFF_TOP_SW_ISO_EN[1] - (RW) when CONN_INFRA_OFF_TOP mtcmos control flow selection = 0, CONN_INFRA_OFF_TOP power domain isolation manual control
                                     0: not isolating CONN_INFRA_OFF_TOP power domain output signals
                                     1: isolating CONN_INFRA_OFF_TOP power domain output signals
    CONN_INFRA_OFF_TOP_SW_PWR_ON_S[2] - (RW) when CONN_INFRA_OFF_TOP mtcmos control flow selection = 0, CONN_INFRA_OFF_TOP mtcmos secondary power switch manual control
                                     0: power off CONN_INFRA_OFF_TOP mtcmos
                                     1: power on CONN_INFRA_OFF_TOP mtcmos
    CONN_INFRA_OFF_TOP_SW_PWR_ON[3] - (RW) when CONN_INFRA_OFF_TOP mtcmos control flow selection = 0, CONN_INFRA_OFF_TOP mtcmos primary power switch manual control
                                     0: power off CONN_INFRA_OFF_TOP mtcmos
                                     1: power on CONN_INFRA_OFF_TOP mtcmos
    RESERVED4[15..4]             - (RO) Reserved bits
    CONN_INFRA_OFF_TOP_WRITE_KEY[31..16] - (WO) when user wants to write any bit of this CR iiiCONN_INFRA_OFF_TOP_PWR_CTLiii
                                     [31:16] must be set to 16'h494E

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_WRITE_KEY_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_WRITE_KEY_MASK 0xFFFF0000u                // CONN_INFRA_OFF_TOP_WRITE_KEY[31..16]
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_WRITE_KEY_SHFT 16u
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_PWR_ON_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_PWR_ON_MASK 0x00000008u                // CONN_INFRA_OFF_TOP_SW_PWR_ON[3]
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_PWR_ON_SHFT 3u
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_PWR_ON_S_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_PWR_ON_S_MASK 0x00000004u                // CONN_INFRA_OFF_TOP_SW_PWR_ON_S[2]
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_PWR_ON_S_SHFT 2u
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_ISO_EN_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_ISO_EN_MASK 0x00000002u                // CONN_INFRA_OFF_TOP_SW_ISO_EN[1]
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_ISO_EN_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_RST_B_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_RST_B_MASK 0x00000001u                // CONN_INFRA_OFF_TOP_SW_RST_B[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_OFF_TOP_PWR_CTL_CONN_INFRA_OFF_TOP_SW_RST_B_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_SYSSTRAP_OUT (0x18060000 + 0xA00u)---

    CONN_INFRA_SYSSTRAP_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_CONN_INFRA_SYSSTRAP_OUT_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_CONN_INFRA_SYSSTRAP_OUT_MASK 0xFFFFFFFFu                // CONN_INFRA_SYSSTRAP_OUT[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_SYSSTRAP_OUT_CONN_INFRA_SYSSTRAP_OUT_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CFG_ON_DBG (0x18060000 + 0xA04u)---

    CONN_INFRA_CFG_ON_DBG[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_CONN_INFRA_CFG_ON_DBG_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_CONN_INFRA_CFG_ON_DBG_MASK 0xFFFFFFFFu                // CONN_INFRA_CFG_ON_DBG[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_CFG_ON_DBG_CONN_INFRA_CFG_ON_DBG_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_RGU_ON_DBG (0x18060000 + 0xA08u)---

    CONN_INFRA_RGU_ON_DBG[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_CONN_INFRA_RGU_ON_DBG_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_CONN_INFRA_RGU_ON_DBG_MASK 0xFFFFFFFFu                // CONN_INFRA_RGU_ON_DBG[31..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_RGU_ON_DBG_CONN_INFRA_RGU_ON_DBG_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_CLKGEN_ON_DBG (0x18060000 + 0xA0Cu)---

    CONN_INFRA_CLKGEN_ON_DBG[15..0] - (RO)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_CONN_INFRA_CLKGEN_ON_DBG_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_CONN_INFRA_CLKGEN_ON_DBG_MASK 0x0000FFFFu                // CONN_INFRA_CLKGEN_ON_DBG[15..0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_CLKGEN_ON_DBG_CONN_INFRA_CLKGEN_ON_DBG_SHFT 0u

/* =====================================================================================

  ---CONNSYS_PWR_STATES (0x18060000 + 0xA10u)---

    RESERVED0[1..0]              - (RO) Reserved bits
    BGFSYS1_OFF_TOP_PWR_ON_S_ACK[2] - (RO)  xxx 
    BGFSYS1_OFF_TOP_PWR_ON_S[3]  - (RO)  xxx 
    BGFSYS_OFF_TOP_PWR_ON_S_ACK[4] - (RO)  xxx 
    BGFSYS_OFF_TOP_PWR_ON_S[5]   - (RO)  xxx 
    WFSYS_OFF_TOP_PWR_ON_ACK[6]  - (RO)  xxx 
    WFSYS_OFF_TOP_PWR_ON[7]      - (RO)  xxx 
    RESERVED8[8]                 - (RO) Reserved bits
    CONN_INFRA_OFF_TOP_XRESET_WDT_RST_B[9] - (RO)  xxx 
    CONN_INFRA_OFF_TOP_XRESET_RST_B[10] - (RO)  xxx 
    CONN_INFRA_OFF_TOP_ISO_EN[11] - (RO)  xxx 
    CONN_INFRA_OFF_TOP_PWR_ON_S_ACK[12] - (RO)  xxx 
    CONN_INFRA_OFF_TOP_PWR_ON_S[13] - (RO)  xxx 
    CONN_INFRA_OFF_TOP_PWR_ON_ACK[14] - (RO)  xxx 
    CONN_INFRA_OFF_TOP_PWR_ON[15] - (RO)  xxx 
    CONN_INFRA_OFF_TOP_PWR_ENABLE[16] - (RO)  xxx 
    BGFSYS1_ON_TOP_RST_B[17]     - (RO)  xxx 
    BGFSYS_ON_TOP_RST_B[18]      - (RO)  xxx 
    BGFSYS_ON_TOP_ISO_EN[19]     - (RO)  xxx 
    BGFSYS_ON_TOP_PWR_ON_S_ACK[20] - (RO)  xxx 
    BGFSYS_ON_TOP_PWR_ON_S[21]   - (RO)  xxx 
    BGFSYS_ON_TOP_PWR_ON_ACK[22] - (RO)  xxx 
    BGFSYS_ON_TOP_PWR_ON[23]     - (RO)  xxx 
    WFSYS_ON_TOP_RST_B[24]       - (RO)  xxx 
    WFSYS_ON_TOP_ISO_EN[25]      - (RO)  xxx 
    WFSYS_ON_TOP_PWR_ON_S_ACK[26] - (RO)  xxx 
    WFSYS_ON_TOP_PWR_ON_S[27]    - (RO)  xxx 
    WFSYS_ON_TOP_PWR_ON_ACK[28]  - (RO)  xxx 
    WFSYS_ON_TOP_PWR_ON[29]      - (RO)  xxx 
    WFSYS_RGU_OFF_HRESET_B[30]   - (RO)  xxx 
    WFSYS_RGU_OFF_XRESET_B[31]   - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_RGU_OFF_XRESET_B_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_RGU_OFF_XRESET_B_MASK 0x80000000u                // WFSYS_RGU_OFF_XRESET_B[31]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_RGU_OFF_XRESET_B_SHFT 31u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_RGU_OFF_HRESET_B_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_RGU_OFF_HRESET_B_MASK 0x40000000u                // WFSYS_RGU_OFF_HRESET_B[30]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_RGU_OFF_HRESET_B_SHFT 30u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_MASK 0x20000000u                // WFSYS_ON_TOP_PWR_ON[29]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_SHFT 29u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_ACK_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_ACK_MASK 0x10000000u                // WFSYS_ON_TOP_PWR_ON_ACK[28]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_ACK_SHFT 28u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_S_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_S_MASK 0x08000000u                // WFSYS_ON_TOP_PWR_ON_S[27]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_S_SHFT 27u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_S_ACK_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_S_ACK_MASK 0x04000000u                // WFSYS_ON_TOP_PWR_ON_S_ACK[26]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_PWR_ON_S_ACK_SHFT 26u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_ISO_EN_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_ISO_EN_MASK 0x02000000u                // WFSYS_ON_TOP_ISO_EN[25]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_ISO_EN_SHFT 25u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_RST_B_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_RST_B_MASK 0x01000000u                // WFSYS_ON_TOP_RST_B[24]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_ON_TOP_RST_B_SHFT 24u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_MASK 0x00800000u                // BGFSYS_ON_TOP_PWR_ON[23]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_SHFT 23u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_ACK_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_ACK_MASK 0x00400000u                // BGFSYS_ON_TOP_PWR_ON_ACK[22]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_ACK_SHFT 22u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_S_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_S_MASK 0x00200000u                // BGFSYS_ON_TOP_PWR_ON_S[21]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_S_SHFT 21u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_S_ACK_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_S_ACK_MASK 0x00100000u                // BGFSYS_ON_TOP_PWR_ON_S_ACK[20]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_PWR_ON_S_ACK_SHFT 20u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_ISO_EN_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_ISO_EN_MASK 0x00080000u                // BGFSYS_ON_TOP_ISO_EN[19]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_ISO_EN_SHFT 19u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_RST_B_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_RST_B_MASK 0x00040000u                // BGFSYS_ON_TOP_RST_B[18]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_ON_TOP_RST_B_SHFT 18u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS1_ON_TOP_RST_B_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS1_ON_TOP_RST_B_MASK 0x00020000u                // BGFSYS1_ON_TOP_RST_B[17]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS1_ON_TOP_RST_B_SHFT 17u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ENABLE_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ENABLE_MASK 0x00010000u                // CONN_INFRA_OFF_TOP_PWR_ENABLE[16]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ENABLE_SHFT 16u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_MASK 0x00008000u                // CONN_INFRA_OFF_TOP_PWR_ON[15]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_SHFT 15u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_ACK_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_ACK_MASK 0x00004000u                // CONN_INFRA_OFF_TOP_PWR_ON_ACK[14]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_ACK_SHFT 14u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_S_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_S_MASK 0x00002000u                // CONN_INFRA_OFF_TOP_PWR_ON_S[13]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_S_SHFT 13u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_S_ACK_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_S_ACK_MASK 0x00001000u                // CONN_INFRA_OFF_TOP_PWR_ON_S_ACK[12]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_PWR_ON_S_ACK_SHFT 12u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_ISO_EN_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_ISO_EN_MASK 0x00000800u                // CONN_INFRA_OFF_TOP_ISO_EN[11]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_ISO_EN_SHFT 11u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_XRESET_RST_B_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_XRESET_RST_B_MASK 0x00000400u                // CONN_INFRA_OFF_TOP_XRESET_RST_B[10]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_XRESET_RST_B_SHFT 10u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_XRESET_WDT_RST_B_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_XRESET_WDT_RST_B_MASK 0x00000200u                // CONN_INFRA_OFF_TOP_XRESET_WDT_RST_B[9]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_CONN_INFRA_OFF_TOP_XRESET_WDT_RST_B_SHFT 9u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_OFF_TOP_PWR_ON_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_OFF_TOP_PWR_ON_MASK 0x00000080u                // WFSYS_OFF_TOP_PWR_ON[7]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_OFF_TOP_PWR_ON_SHFT 7u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_OFF_TOP_PWR_ON_ACK_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_OFF_TOP_PWR_ON_ACK_MASK 0x00000040u                // WFSYS_OFF_TOP_PWR_ON_ACK[6]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_WFSYS_OFF_TOP_PWR_ON_ACK_SHFT 6u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_OFF_TOP_PWR_ON_S_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_OFF_TOP_PWR_ON_S_MASK 0x00000020u                // BGFSYS_OFF_TOP_PWR_ON_S[5]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_OFF_TOP_PWR_ON_S_SHFT 5u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_OFF_TOP_PWR_ON_S_ACK_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_OFF_TOP_PWR_ON_S_ACK_MASK 0x00000010u                // BGFSYS_OFF_TOP_PWR_ON_S_ACK[4]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS_OFF_TOP_PWR_ON_S_ACK_SHFT 4u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS1_OFF_TOP_PWR_ON_S_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS1_OFF_TOP_PWR_ON_S_MASK 0x00000008u                // BGFSYS1_OFF_TOP_PWR_ON_S[3]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS1_OFF_TOP_PWR_ON_S_SHFT 3u
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS1_OFF_TOP_PWR_ON_S_ACK_ADDR CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_ADDR
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS1_OFF_TOP_PWR_ON_S_ACK_MASK 0x00000004u                // BGFSYS1_OFF_TOP_PWR_ON_S_ACK[2]
#define CONN_HOST_CSR_TOP_CONNSYS_PWR_STATES_BGFSYS1_OFF_TOP_PWR_ON_S_ACK_SHFT 2u

/* =====================================================================================

  ---ADDR_CONN_INFRA_ON_MONFLG_OUT (0x18060000 + 0XA14u)---

    ADDR_CONN_INFRA_ON_MONFLG_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR_CONN_INFRA_ON_MONFLG_OUT_MASK 0xFFFFFFFFu                // ADDR_CONN_INFRA_ON_MONFLG_OUT[31..0]
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_ON_MONFLG_OUT_ADDR_CONN_INFRA_ON_MONFLG_OUT_SHFT 0u

/* =====================================================================================

  ---WF_ON_MONFLG_EN_FR_HIF (0x18060000 + 0xB00u)---

    WF_ON_MONFLG_EN_FR_HIF[0]    - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_WF_ON_MONFLG_EN_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_WF_ON_MONFLG_EN_FR_HIF_MASK 0x00000001u                // WF_ON_MONFLG_EN_FR_HIF[0]
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_EN_FR_HIF_WF_ON_MONFLG_EN_FR_HIF_SHFT 0u

/* =====================================================================================

  ---WF_ON_MONFLG_SEL_FR_HIF (0x18060000 + 0xB04u)---

    WF_ON_MONFLG_SEL_FR_HIF[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_WF_ON_MONFLG_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_WF_ON_MONFLG_SEL_FR_HIF_MASK 0x0000001Fu                // WF_ON_MONFLG_SEL_FR_HIF[4..0]
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_SEL_FR_HIF_WF_ON_MONFLG_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---WF_OFF_MONFLG_EN_FR_HIF (0x18060000 + 0xB08u)---

    WF_OFF_MONFLG_EN_FR_HIF[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_WF_OFF_MONFLG_EN_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_WF_OFF_MONFLG_EN_FR_HIF_MASK 0x00000001u                // WF_OFF_MONFLG_EN_FR_HIF[0]
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_EN_FR_HIF_WF_OFF_MONFLG_EN_FR_HIF_SHFT 0u

/* =====================================================================================

  ---WF_OFF_MONFLG_SEL_FR_HIF (0x18060000 + 0xB0Cu)---

    WF_OFF_MONFLG_SEL_FR_HIF[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_WF_OFF_MONFLG_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_WF_OFF_MONFLG_SEL_FR_HIF_MASK 0x0000001Fu                // WF_OFF_MONFLG_SEL_FR_HIF[4..0]
#define CONN_HOST_CSR_TOP_WF_OFF_MONFLG_SEL_FR_HIF_WF_OFF_MONFLG_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---WF_ON_MONFLG_OUT (0x18060000 + 0xB10u)---

    WF_ON_MONFLG_OUT[31..0]      - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_WF_ON_MONFLG_OUT_ADDR CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_ADDR
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_WF_ON_MONFLG_OUT_MASK 0xFFFFFFFFu                // WF_ON_MONFLG_OUT[31..0]
#define CONN_HOST_CSR_TOP_WF_ON_MONFLG_OUT_WF_ON_MONFLG_OUT_SHFT 0u

/* =====================================================================================

  ---WF_MCUSYS_ON_MODULE_SEL_FR_HIF (0x18060000 + 0xB14u)---

    WF_MCUSYS_ON_MODULE_SEL_FR_HIF[7..0] - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_MASK 0x000000FFu                // WF_MCUSYS_ON_MODULE_SEL_FR_HIF[7..0]
#define CONN_HOST_CSR_TOP_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_WF_MCUSYS_ON_MODULE_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_VON_MONFLG_EN_FR_HIF (0x18060000 + 0xB18u)---

    ADDR_WF_VON_MONFLG_EN_FR_HIF[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR_WF_VON_MONFLG_EN_FR_HIF_MASK 0x00000001u                // ADDR_WF_VON_MONFLG_EN_FR_HIF[0]
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_EN_FR_HIF_ADDR_WF_VON_MONFLG_EN_FR_HIF_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_VON_MONFLG_SEL_FR_HIF (0x18060000 + 0xB1Cu)---

    ADDR_WF_VON_MONFLG_SEL_FR_HIF[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR_WF_VON_MONFLG_SEL_FR_HIF_MASK 0x0000001Fu                // ADDR_WF_VON_MONFLG_SEL_FR_HIF[4..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_VON_MONFLG_SEL_FR_HIF_ADDR_WF_VON_MONFLG_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_LIT_MONFLG_EN_FR_HIF (0x18060000 + 0xB20u)---

    ADDR_WF_LIT_MONFLG_EN_FR_HIF[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR_WF_LIT_MONFLG_EN_FR_HIF_MASK 0x00000001u                // ADDR_WF_LIT_MONFLG_EN_FR_HIF[0]
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_EN_FR_HIF_ADDR_WF_LIT_MONFLG_EN_FR_HIF_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_LIT_MONFLG_SEL_FR_HIF (0x18060000 + 0xB24u)---

    ADDR_WF_LIT_MONFLG_SEL_FR_HIF[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_MASK 0x0000001Fu                // ADDR_WF_LIT_MONFLG_SEL_FR_HIF[4..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_ADDR_WF_LIT_MONFLG_SEL_FR_HIF_SHFT 0u

/* =====================================================================================

  ---wf_off_mcu_monflg_en_fr_hif (0x18060000 + 0xB28u)---

    wf_off_mcu_monflg_en_fr_hif[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_wf_off_mcu_monflg_en_fr_hif_ADDR CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_ADDR
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_wf_off_mcu_monflg_en_fr_hif_MASK 0x00000001u                // wf_off_mcu_monflg_en_fr_hif[0]
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_en_fr_hif_wf_off_mcu_monflg_en_fr_hif_SHFT 0u

/* =====================================================================================

  ---wf_off_mcu_monflg_sel_fr_hif (0x18060000 + 0xB2Cu)---

    wf_off_mcu_monflg_sel_fr_hif[4..0] - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_wf_off_mcu_monflg_sel_fr_hif_ADDR CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_ADDR
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_wf_off_mcu_monflg_sel_fr_hif_MASK 0x0000001Fu                // wf_off_mcu_monflg_sel_fr_hif[4..0]
#define CONN_HOST_CSR_TOP_wf_off_mcu_monflg_sel_fr_hif_wf_off_mcu_monflg_sel_fr_hif_SHFT 0u

/* =====================================================================================

  ---CONN_HIF_WF_MCU_BUS_CBTSC_DBG_FLAG_SEL (0x18060000 + 0xB30u)---

    cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel[5..0] - (RW)  xxx 
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_FLAG_SEL_cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel_ADDR CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_FLAG_SEL_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_FLAG_SEL_cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel_MASK 0x0000003Fu                // cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel[5..0]
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_FLAG_SEL_cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel_SHFT 0u

/* =====================================================================================

  ---CONN_HIF_WF_MCU_BUS_CBTSC_DBG_MDL_SEL (0x18060000 + 0xB34u)---

    cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel[2..0] - (RW)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_MDL_SEL_cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel_ADDR CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_MDL_SEL_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_MDL_SEL_cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel_MASK 0x00000007u                // cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel[2..0]
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_MCU_BUS_CBTSC_DBG_MDL_SEL_cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel_SHFT 0u

/* =====================================================================================

  ---CONN_HIF_WF_TOP_BUS_CBTSC_DBG_FLAG_SEL (0x18060000 + 0xB38u)---

    cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel[5..0] - (RW)  xxx 
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_TOP_BUS_CBTSC_DBG_FLAG_SEL_cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel_ADDR CONN_HOST_CSR_TOP_CONN_HIF_WF_TOP_BUS_CBTSC_DBG_FLAG_SEL_ADDR
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_TOP_BUS_CBTSC_DBG_FLAG_SEL_cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel_MASK 0x0000003Fu                // cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel[5..0]
#define CONN_HOST_CSR_TOP_CONN_HIF_WF_TOP_BUS_CBTSC_DBG_FLAG_SEL_cr_conn_hif_wf_mcu_bus_cbtsc_dbg_flag_sel_SHFT 0u

/* =====================================================================================

  ---BGF_MONFLG_ON_OUT (0x18060000 + 0xC00u)---

    BGF_MONFLG_ON_OUT[31..0]     - (RO)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_BGF_MONFLG_ON_OUT_ADDR CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_ADDR
#define CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_BGF_MONFLG_ON_OUT_MASK 0xFFFFFFFFu                // BGF_MONFLG_ON_OUT[31..0]
#define CONN_HOST_CSR_TOP_BGF_MONFLG_ON_OUT_BGF_MONFLG_ON_OUT_SHFT 0u

/* =====================================================================================

  ---CR_HOSTCSR2BGF_ON_DBG_SEL (0x18060000 + 0xC04u)---

    CR_HOSTCSR2BGF_ON_DBG_SEL[17..0] - (RW)  xxx 
    RESERVED18[31..18]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_CR_HOSTCSR2BGF_ON_DBG_SEL_ADDR CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_ADDR
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_CR_HOSTCSR2BGF_ON_DBG_SEL_MASK 0x0003FFFFu                // CR_HOSTCSR2BGF_ON_DBG_SEL[17..0]
#define CONN_HOST_CSR_TOP_CR_HOSTCSR2BGF_ON_DBG_SEL_CR_HOSTCSR2BGF_ON_DBG_SEL_SHFT 0u

/* =====================================================================================

  ---ADDR_DIV2_EN (0x18060000 + 0xC08u)---

    CR_WF_LPOSC_DIV2_EN[0]       - (RW)  xxx 
    CR_BT_LPOSC_DIV2_EN[1]       - (RW)  xxx 
    CR_GPS_LPOSC_DIV2_EN[2]      - (RW) skip ral test, due to GPS removal in OWL
    CR_FM_LPOSC_DIV2_EN[3]       - (RW)  xxx 
    CR_ZB_LPOSC_DIV2_EN[4]       - (RW)  xxx 
    CR_OTHERS_LPOSC_DIV2_EN[7..5] - (RW)  xxx 
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_OTHERS_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_OTHERS_LPOSC_DIV2_EN_MASK 0x000000E0u                // CR_OTHERS_LPOSC_DIV2_EN[7..5]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_OTHERS_LPOSC_DIV2_EN_SHFT 5u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_ZB_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_ZB_LPOSC_DIV2_EN_MASK 0x00000010u                // CR_ZB_LPOSC_DIV2_EN[4]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_ZB_LPOSC_DIV2_EN_SHFT 4u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_FM_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_FM_LPOSC_DIV2_EN_MASK 0x00000008u                // CR_FM_LPOSC_DIV2_EN[3]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_FM_LPOSC_DIV2_EN_SHFT 3u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_GPS_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_GPS_LPOSC_DIV2_EN_MASK 0x00000004u                // CR_GPS_LPOSC_DIV2_EN[2]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_GPS_LPOSC_DIV2_EN_SHFT 2u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_BT_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_BT_LPOSC_DIV2_EN_MASK 0x00000002u                // CR_BT_LPOSC_DIV2_EN[1]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_BT_LPOSC_DIV2_EN_SHFT 1u
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_WF_LPOSC_DIV2_EN_ADDR CONN_HOST_CSR_TOP_ADDR_DIV2_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_WF_LPOSC_DIV2_EN_MASK 0x00000001u                // CR_WF_LPOSC_DIV2_EN[0]
#define CONN_HOST_CSR_TOP_ADDR_DIV2_EN_CR_WF_LPOSC_DIV2_EN_SHFT 0u

/* =====================================================================================

  ---ADDR_CR_CONN_AON_TOP_RESERVE (0x18060000 + 0xC0Cu)---

    ADDR_CR_CONN_AON_TOP_RESERVE[31..0] - (RW) [0]: 1: set wf bus active from wf napping sleep by driver.  0: set wf bus goes back to napping sleep by driver

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR_CR_CONN_AON_TOP_RESERVE_MASK 0xFFFFFFFFu                // ADDR_CR_CONN_AON_TOP_RESERVE[31..0]
#define CONN_HOST_CSR_TOP_ADDR_CR_CONN_AON_TOP_RESERVE_ADDR_CR_CONN_AON_TOP_RESERVE_SHFT 0u

/* =====================================================================================

  ---cr_conninfra_bt_top_vlp_osc_div2_en (0x18060000 + 0xC10u)---

    cr_conninfra_bt_top_vlp_osc_div2_en[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_cr_conninfra_bt_top_vlp_osc_div2_en_ADDR CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_ADDR
#define CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_cr_conninfra_bt_top_vlp_osc_div2_en_MASK 0x00000001u                // cr_conninfra_bt_top_vlp_osc_div2_en[0]
#define CONN_HOST_CSR_TOP_cr_conninfra_bt_top_vlp_osc_div2_en_cr_conninfra_bt_top_vlp_osc_div2_en_SHFT 0u

/* =====================================================================================

  ---CONN_HOST_CSR_TOP_AON_DBG_CR_03 (0x18060000 + 0xC14u)---

    conn_aon_clk_gen_dbg_sel[3..0] - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_AON_DBG_CR_03_conn_aon_clk_gen_dbg_sel_ADDR CONN_HOST_CSR_TOP_AON_DBG_CR_03_ADDR
#define CONN_HOST_CSR_TOP_AON_DBG_CR_03_conn_aon_clk_gen_dbg_sel_MASK 0x0000000Fu                // conn_aon_clk_gen_dbg_sel[3..0]
#define CONN_HOST_CSR_TOP_AON_DBG_CR_03_conn_aon_clk_gen_dbg_sel_SHFT 0u

/* =====================================================================================

  ---CONN_INFRA_REMAPPING_CR_SECURITY_CTRL (0x18060000 + 0xD00u)---

    cr_conn_infra_security_lock[0] - (RW)  xxx 
    cr_conn_infra_check_hsecure_b_en[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_check_hsecure_b_en_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_check_hsecure_b_en_MASK 0x00000002u                // cr_conn_infra_check_hsecure_b_en[1]
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_check_hsecure_b_en_SHFT 1u
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_security_lock_ADDR CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_security_lock_MASK 0x00000001u                // cr_conn_infra_security_lock[0]
#define CONN_HOST_CSR_TOP_CONN_INFRA_REMAPPING_CR_SECURITY_CTRL_cr_conn_infra_security_lock_SHFT 0u

/* =====================================================================================

  ---ADDR_MCU_0_EMI_BASE_ADDR (0x18060000 + 0xD04u)---

    cr_mcu_0_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_cr_mcu_0_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_cr_mcu_0_emi_base_addr_MASK 0x000FFFFFu                // cr_mcu_0_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_MCU_0_EMI_BASE_ADDR_cr_mcu_0_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_MD_SHARED_BASE_ADDR (0x18060000 + 0xD08u)---

    cr_md_shared_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_cr_md_shared_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_cr_md_shared_base_addr_MASK 0x000FFFFFu                // cr_md_shared_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_MD_SHARED_BASE_ADDR_cr_md_shared_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_GPS_EMI_BASE_ADDR (0x18060000 + 0xD0Cu)---

    cr_gps_emi_base_addr[19..0]  - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_cr_gps_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_cr_gps_emi_base_addr_MASK 0x000FFFFFu                // cr_gps_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_GPS_EMI_BASE_ADDR_cr_gps_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---WF_REMAPPING_CR_SECURITY_CTRL (0x18060000 + 0xD10u)---

    cr_wf_security_lock[0]       - (RW)  xxx 
    cr_wf_check_hsecure_b_en[1]  - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_check_hsecure_b_en_ADDR CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_check_hsecure_b_en_MASK 0x00000002u                // cr_wf_check_hsecure_b_en[1]
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_check_hsecure_b_en_SHFT 1u
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_security_lock_ADDR CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_security_lock_MASK 0x00000001u                // cr_wf_security_lock[0]
#define CONN_HOST_CSR_TOP_WF_REMAPPING_CR_SECURITY_CTRL_cr_wf_security_lock_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_MCU_0_EMI_BASE_ADDR (0x18060000 + 0xD14u)---

    cr_wf_mcu_0_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_cr_wf_mcu_0_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_cr_wf_mcu_0_emi_base_addr_MASK 0x000FFFFFu                // cr_wf_mcu_0_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_MCU_0_EMI_BASE_ADDR_cr_wf_mcu_0_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_MD_SHARED_BASE_ADDR (0x18060000 + 0xD18u)---

    cr_wf_md_shared_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_cr_wf_md_shared_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_cr_wf_md_shared_base_addr_MASK 0x000FFFFFu                // cr_wf_md_shared_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_MD_SHARED_BASE_ADDR_cr_wf_md_shared_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_GPS_EMI_BASE_ADDR (0x18060000 + 0xD1Cu)---

    cr_wf_gps_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_cr_wf_gps_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_cr_wf_gps_emi_base_addr_MASK 0x000FFFFFu                // cr_wf_gps_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_WF_GPS_EMI_BASE_ADDR_cr_wf_gps_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---BT_REMAPPING_CR_SECURITY_CTRL (0x18060000 + 0xD20u)---

    cr_bt_security_lock[0]       - (RW)  xxx 
    cr_bt_check_hsecure_b_en[1]  - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_check_hsecure_b_en_ADDR CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_check_hsecure_b_en_MASK 0x00000002u                // cr_bt_check_hsecure_b_en[1]
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_check_hsecure_b_en_SHFT 1u
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_security_lock_ADDR CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_security_lock_MASK 0x00000001u                // cr_bt_security_lock[0]
#define CONN_HOST_CSR_TOP_BT_REMAPPING_CR_SECURITY_CTRL_cr_bt_security_lock_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_MCU_0_EMI_BASE_ADDR (0x18060000 + 0xD24u)---

    cr_bt_mcu_0_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_cr_bt_mcu_0_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_cr_bt_mcu_0_emi_base_addr_MASK 0x000FFFFFu                // cr_bt_mcu_0_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT_MCU_0_EMI_BASE_ADDR_cr_bt_mcu_0_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_MD_SHARED_BASE_ADDR (0x18060000 + 0xD28u)---

    cr_bt_md_shared_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_cr_bt_md_shared_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_cr_bt_md_shared_base_addr_MASK 0x000FFFFFu                // cr_bt_md_shared_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT_MD_SHARED_BASE_ADDR_cr_bt_md_shared_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_GPS_EMI_BASE_ADDR (0x18060000 + 0xD2Cu)---

    cr_bt_gps_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_cr_bt_gps_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_cr_bt_gps_emi_base_addr_MASK 0x000FFFFFu                // cr_bt_gps_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT_GPS_EMI_BASE_ADDR_cr_bt_gps_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---BT1_REMAPPING_CR_SECURITY_CTRL (0x18060000 + 0xD30u)---

    cr_bt1_security_lock[0]      - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_cr_bt1_security_lock_ADDR CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_ADDR
#define CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_cr_bt1_security_lock_MASK 0x00000001u                // cr_bt1_security_lock[0]
#define CONN_HOST_CSR_TOP_BT1_REMAPPING_CR_SECURITY_CTRL_cr_bt1_security_lock_SHFT 0u

/* =====================================================================================

  ---ADDR_BT1_MCU_0_EMI_BASE_ADDR (0x18060000 + 0xD34u)---

    cr_bt1_mcu_0_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_cr_bt1_mcu_0_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_cr_bt1_mcu_0_emi_base_addr_MASK 0x000FFFFFu                // cr_bt1_mcu_0_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT1_MCU_0_EMI_BASE_ADDR_cr_bt1_mcu_0_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT1_MD_SHARED_BASE_ADDR (0x18060000 + 0xD38u)---

    cr_bt1_md_shared_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_cr_bt1_md_shared_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_cr_bt1_md_shared_base_addr_MASK 0x000FFFFFu                // cr_bt1_md_shared_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT1_MD_SHARED_BASE_ADDR_cr_bt1_md_shared_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT1_GPS_EMI_BASE_ADDR (0x18060000 + 0xD3Cu)---

    cr_bt1_gps_emi_base_addr[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_cr_bt1_gps_emi_base_addr_ADDR CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_cr_bt1_gps_emi_base_addr_MASK 0x000FFFFFu                // cr_bt1_gps_emi_base_addr[19..0]
#define CONN_HOST_CSR_TOP_ADDR_BT1_GPS_EMI_BASE_ADDR_cr_bt1_gps_emi_base_addr_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_CMDBT_INSTRUCTION_START (0x18060000 + 0xD40u)---

    cr_cmdbt_instruction_start[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_START_cr_cmdbt_instruction_start_ADDR CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_START_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_START_cr_cmdbt_instruction_start_MASK 0xFFFFFFFFu                // cr_cmdbt_instruction_start[31..0]
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_START_cr_cmdbt_instruction_start_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_CMDBT_INSTRUCTION_END (0x18060000 + 0xD44u)---

    cr_cmdbt_instruction_end[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_END_cr_cmdbt_instruction_end_ADDR CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_END_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_END_cr_cmdbt_instruction_end_MASK 0xFFFFFFFFu                // cr_cmdbt_instruction_end[31..0]
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_END_cr_cmdbt_instruction_end_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL (0x18060000 + 0xD48u)---

    cr_cmdbt_instruction_easy_security_control_wr[0] - (RW)  xxx 
    cr_cmdbt_instruction_easy_security_control_rd[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL_cr_cmdbt_instruction_easy_security_control_rd_ADDR CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL_cr_cmdbt_instruction_easy_security_control_rd_MASK 0x00000002u                // cr_cmdbt_instruction_easy_security_control_rd[1]
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL_cr_cmdbt_instruction_easy_security_control_rd_SHFT 1u
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL_cr_cmdbt_instruction_easy_security_control_wr_ADDR CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL_cr_cmdbt_instruction_easy_security_control_wr_MASK 0x00000001u                // cr_cmdbt_instruction_easy_security_control_wr[0]
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_CONTROL_cr_cmdbt_instruction_easy_security_control_wr_SHFT 0u

/* =====================================================================================

  ---ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK (0x18060000 + 0xD4Cu)---

    cr_cmdbt_instruction_easy_security_lock[0] - (RW)  xxx 
    cr_cmdbt_instruction_easy_security_check_secure_en[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK_cr_cmdbt_instruction_easy_security_check_secure_en_ADDR CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK_cr_cmdbt_instruction_easy_security_check_secure_en_MASK 0x00000002u                // cr_cmdbt_instruction_easy_security_check_secure_en[1]
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK_cr_cmdbt_instruction_easy_security_check_secure_en_SHFT 1u
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK_cr_cmdbt_instruction_easy_security_lock_ADDR CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK_ADDR
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK_cr_cmdbt_instruction_easy_security_lock_MASK 0x00000001u                // cr_cmdbt_instruction_easy_security_lock[0]
#define CONN_HOST_CSR_TOP_ADDR_CONN_INFRA_CMDBT_INSTRUCTION_EASY_SECURITY_LOCK_cr_cmdbt_instruction_easy_security_lock_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_FW_OWN_PROTECT_EN (0x18060000 + 0xE00u)---

    cr_wf_fw_own_protect_en[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_cr_wf_fw_own_protect_en_ADDR CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_cr_wf_fw_own_protect_en_MASK 0x00000001u                // cr_wf_fw_own_protect_en[0]
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_EN_cr_wf_fw_own_protect_en_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_FW_OWN_PROTECT_EN (0x18060000 + 0xE04u)---

    cr_bt_fw_own_protect_en[0]   - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_cr_bt_fw_own_protect_en_ADDR CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_cr_bt_fw_own_protect_en_MASK 0x00000001u                // cr_bt_fw_own_protect_en[0]
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_EN_cr_bt_fw_own_protect_en_SHFT 0u

/* =====================================================================================

  ---ADDR_WF_FW_OWN_PROTECT_CLR (0x18060000 + 0xE08u)---

    cr_wf_fw_own_protect_clr[0]  - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_ADDR CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_MASK 0x00000001u                // cr_wf_fw_own_protect_clr[0]
#define CONN_HOST_CSR_TOP_ADDR_WF_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_SHFT 0u

/* =====================================================================================

  ---ADDR_BT_FW_OWN_PROTECT_CLR (0x18060000 + 0xE0Cu)---

    cr_wf_fw_own_protect_clr[0]  - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_ADDR CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_ADDR
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_MASK 0x00000001u                // cr_wf_fw_own_protect_clr[0]
#define CONN_HOST_CSR_TOP_ADDR_BT_FW_OWN_PROTECT_CLR_cr_wf_fw_own_protect_clr_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_HOST_CSR_TOP_REGS_H__
