Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 14 21:32:30 2019
| Host         : DESKTOP-TF2ORNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clk_100M (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: game_on (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: L0/lives_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: L0/lives_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_xstart_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball1/ball_ystart_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_xstart_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball2/ball_ystart_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_xstart_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ball3/ball_ystart_reg_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ball3/game_stop_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[10] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[11] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[12] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[13] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[14] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[16] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[17] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[18] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[19] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[20] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[21] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[22] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[23] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[24] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[25] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[26] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[27] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[28] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[29] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[30] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[31] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[8] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[9] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[10] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[11] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[12] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[13] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[14] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[16] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[17] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[18] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[19] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[20] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[21] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[22] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[23] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[24] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[25] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[26] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[27] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[28] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[29] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[30] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[31] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[8] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[9] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[10] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[11] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[12] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[13] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[14] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[16] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[17] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[18] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[19] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[20] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[21] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[22] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[23] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[24] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[25] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[26] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[27] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[28] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[29] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[30] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[31] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[8] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[9] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[10] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[11] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[12] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[13] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[14] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[16] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[17] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[18] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[19] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[20] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[21] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[22] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[23] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[24] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[25] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[26] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[27] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[28] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[29] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[30] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[31] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[8] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[9] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[10] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[11] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[12] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[13] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[14] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[16] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[17] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[18] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[19] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[20] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[21] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[22] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[23] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[24] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[25] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[26] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[27] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[28] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[29] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[30] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[31] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[8] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[9] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[10] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[11] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[12] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[13] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[14] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[16] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[17] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[18] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[19] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[20] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[21] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[22] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[23] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[24] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[25] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[26] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[27] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[28] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[29] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[30] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[31] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[5] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[6] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[7] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[8] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[9] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPADOP[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOPBDOP[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[10] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[11] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[12] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[16] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[17] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[18] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[19] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[20] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[24] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[25] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[26] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[27] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[28] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[8] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[9] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[0] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[10] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[11] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[12] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[16] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[17] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[18] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[19] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[20] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[24] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[25] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[26] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[27] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[28] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[2] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[3] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[4] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[8] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: bo/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOBDO[9] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_xstart_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: boundaryball/ball_ystart_reg_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dbp/q1_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dbp/q2_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dbp/q3_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: f1/count_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mouse/bit_count_reg[0]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/bit_count_reg[0]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mouse/bit_count_reg[0]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/bit_count_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: mouse/bit_count_reg[1]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mouse/bit_count_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mouse/bit_count_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mouse/bit_count_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mouse/bit_count_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mouse/bit_count_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mouse/bit_count_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mouse/f4cmd_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mouse/f4cmd_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mouse/f4cmd_reg[0]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: mouse/ps2cf_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/sndflg_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_xstart_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: player/player_ystart_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[0]_rep/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[0]_rep__7/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[1]_rep/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[1]_rep__7/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[2]_rep/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[2]_rep__7/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[3]_rep/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[3]_rep__8/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[4]_rep/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[4]_rep__7/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/h_count_reg_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgac/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.415    -9093.124                   3110                11088        0.064        0.000                      0                11088        3.000        0.000                       0                  5157  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_25_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_clk_wiz_0         31.464        0.000                      0                  214        0.186        0.000                      0                  214       19.020        0.000                       0                   124  
  clk_out1_clk_wiz_0        1.540        0.000                      0                10874        0.064        0.000                      0                10874        7.192        0.000                       0                  5029  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25_clk_wiz_0    clk_out1_clk_wiz_0       -4.415    -9093.124                   3110                 3112        0.204        0.000                      0                 3112  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.464ns  (required time - arrival time)
  Source:                 mouse/y_mouse_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/down_m_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 2.936ns (35.194%)  route 5.406ns (64.806%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 37.218 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.808    -2.162    mouse/clk_25
    SLICE_X7Y145         FDRE                                         r  mouse/y_mouse_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.419    -1.743 r  mouse/y_mouse_v_reg[2]/Q
                         net (fo=7, routed)           1.432    -0.311    mouse/y_mouse_v_reg_n_0_[2]
    SLICE_X12Y144        LUT5 (Prop_lut5_I0_O)        0.299    -0.012 r  mouse/down_m_i_37/O
                         net (fo=1, routed)           0.000    -0.012    mouse/down_m_i_37_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.521 r  mouse/down_m_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.521    mouse/down_m_reg_i_14_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.638 r  mouse/down_m_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.638    mouse/down_m_reg_i_4_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.961 r  mouse/down_m_reg_i_2/O[1]
                         net (fo=10, routed)          1.014     1.975    mouse/down_m_reg_i_2_n_6
    SLICE_X14Y145        LUT4 (Prop_lut4_I0_O)        0.306     2.281 r  mouse/down_m_i_24/O
                         net (fo=1, routed)           0.478     2.758    mouse/down_m_i_24_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.156 r  mouse/down_m_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.156    mouse/down_m_reg_i_7_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.384 r  mouse/down_m_reg_i_3/CO[2]
                         net (fo=2, routed)           2.483     5.868    mouse/down_m_reg_i_3_n_1
    SLICE_X25Y119        LUT5 (Prop_lut5_I3_O)        0.313     6.181 r  mouse/down_m_i_1/O
                         net (fo=1, routed)           0.000     6.181    player/down_m0
    SLICE_X25Y119        FDRE                                         r  player/down_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.601    37.218    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/down_m_reg/C
                         clock pessimism              0.500    37.718    
                         clock uncertainty           -0.103    37.615    
    SLICE_X25Y119        FDRE (Setup_fdre_C_D)        0.029    37.644    player/down_m_reg
  -------------------------------------------------------------------
                         required time                         37.644    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 31.464    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 mouse/x_mouse_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/left_m_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 2.953ns (36.850%)  route 5.061ns (63.150%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.776ns = ( 37.224 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.808    -2.162    mouse/clk_25
    SLICE_X7Y145         FDRE                                         r  mouse/x_mouse_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.456    -1.706 r  mouse/x_mouse_v_reg[2]/Q
                         net (fo=7, routed)           1.517    -0.189    mouse/x_mouse_v[2]
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124    -0.065 r  mouse/right_m_i_37/O
                         net (fo=1, routed)           0.000    -0.065    mouse/right_m_i_37_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.485 r  mouse/right_m_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.485    mouse/right_m_reg_i_14_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.599 r  mouse/right_m_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.599    mouse/right_m_reg_i_4_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.933 r  mouse/right_m_reg_i_2/O[1]
                         net (fo=10, routed)          1.483     2.417    mouse/right_m_reg_i_2_n_6
    SLICE_X10Y144        LUT6 (Prop_lut6_I4_O)        0.303     2.720 r  mouse/right_m_i_28/O
                         net (fo=1, routed)           0.000     2.720    mouse/right_m_i_28_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.253 r  mouse/right_m_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.253    mouse/right_m_reg_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.482 r  mouse/right_m_reg_i_3/CO[2]
                         net (fo=2, routed)           2.060     5.542    mouse/right_m_reg_i_3_n_1
    SLICE_X22Y115        LUT6 (Prop_lut6_I4_O)        0.310     5.852 r  mouse/left_m_i_1/O
                         net (fo=1, routed)           0.000     5.852    player/left_m0
    SLICE_X22Y115        FDRE                                         r  player/left_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.607    37.224    player/clk_25
    SLICE_X22Y115        FDRE                                         r  player/left_m_reg/C
                         clock pessimism              0.500    37.724    
                         clock uncertainty           -0.103    37.621    
    SLICE_X22Y115        FDRE (Setup_fdre_C_D)        0.029    37.650    player/left_m_reg
  -------------------------------------------------------------------
                         required time                         37.650    
                         arrival time                          -5.852    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.985ns  (required time - arrival time)
  Source:                 mouse/x_mouse_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/right_m_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 2.953ns (37.747%)  route 4.870ns (62.253%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.782ns = ( 37.218 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.808    -2.162    mouse/clk_25
    SLICE_X7Y145         FDRE                                         r  mouse/x_mouse_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.456    -1.706 r  mouse/x_mouse_v_reg[2]/Q
                         net (fo=7, routed)           1.517    -0.189    mouse/x_mouse_v[2]
    SLICE_X9Y146         LUT5 (Prop_lut5_I0_O)        0.124    -0.065 r  mouse/right_m_i_37/O
                         net (fo=1, routed)           0.000    -0.065    mouse/right_m_i_37_n_0
    SLICE_X9Y146         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.485 r  mouse/right_m_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.485    mouse/right_m_reg_i_14_n_0
    SLICE_X9Y147         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.599 r  mouse/right_m_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.599    mouse/right_m_reg_i_4_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.933 r  mouse/right_m_reg_i_2/O[1]
                         net (fo=10, routed)          1.483     2.417    mouse/right_m_reg_i_2_n_6
    SLICE_X10Y144        LUT6 (Prop_lut6_I4_O)        0.303     2.720 r  mouse/right_m_i_28/O
                         net (fo=1, routed)           0.000     2.720    mouse/right_m_i_28_n_0
    SLICE_X10Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.253 r  mouse/right_m_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.253    mouse/right_m_reg_i_7_n_0
    SLICE_X10Y145        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.482 r  mouse/right_m_reg_i_3/CO[2]
                         net (fo=2, routed)           1.869     5.351    mouse/right_m_reg_i_3_n_1
    SLICE_X25Y119        LUT5 (Prop_lut5_I3_O)        0.310     5.661 r  mouse/right_m_i_1/O
                         net (fo=1, routed)           0.000     5.661    player/right_m0
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.601    37.218    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
                         clock pessimism              0.500    37.718    
                         clock uncertainty           -0.103    37.615    
    SLICE_X25Y119        FDRE (Setup_fdre_C_D)        0.031    37.646    player/right_m_reg
  -------------------------------------------------------------------
                         required time                         37.646    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 31.985    

Slack (MET) :             32.057ns  (required time - arrival time)
  Source:                 mouse/y_mouse_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/up_m_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 2.936ns (37.868%)  route 4.817ns (62.132%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 37.222 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.162ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.808    -2.162    mouse/clk_25
    SLICE_X7Y145         FDRE                                         r  mouse/y_mouse_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDRE (Prop_fdre_C_Q)         0.419    -1.743 r  mouse/y_mouse_v_reg[2]/Q
                         net (fo=7, routed)           1.432    -0.311    mouse/y_mouse_v_reg_n_0_[2]
    SLICE_X12Y144        LUT5 (Prop_lut5_I0_O)        0.299    -0.012 r  mouse/down_m_i_37/O
                         net (fo=1, routed)           0.000    -0.012    mouse/down_m_i_37_n_0
    SLICE_X12Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.521 r  mouse/down_m_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000     0.521    mouse/down_m_reg_i_14_n_0
    SLICE_X12Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.638 r  mouse/down_m_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.638    mouse/down_m_reg_i_4_n_0
    SLICE_X12Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.961 r  mouse/down_m_reg_i_2/O[1]
                         net (fo=10, routed)          1.014     1.975    mouse/down_m_reg_i_2_n_6
    SLICE_X14Y145        LUT4 (Prop_lut4_I0_O)        0.306     2.281 r  mouse/down_m_i_24/O
                         net (fo=1, routed)           0.478     2.758    mouse/down_m_i_24_n_0
    SLICE_X13Y145        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.156 r  mouse/down_m_reg_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.156    mouse/down_m_reg_i_7_n_0
    SLICE_X13Y146        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.384 r  mouse/down_m_reg_i_3/CO[2]
                         net (fo=2, routed)           1.894     5.278    mouse/down_m_reg_i_3_n_1
    SLICE_X20Y117        LUT6 (Prop_lut6_I4_O)        0.313     5.591 r  mouse/up_m_i_1/O
                         net (fo=1, routed)           0.000     5.591    player/up_m0
    SLICE_X20Y117        FDRE                                         r  player/up_m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.605    37.222    player/clk_25
    SLICE_X20Y117        FDRE                                         r  player/up_m_reg/C
                         clock pessimism              0.500    37.722    
                         clock uncertainty           -0.103    37.619    
    SLICE_X20Y117        FDRE (Setup_fdre_C_D)        0.029    37.648    player/up_m_reg
  -------------------------------------------------------------------
                         required time                         37.648    
                         arrival time                          -5.591    
  -------------------------------------------------------------------
                         slack                                 32.057    

Slack (MET) :             36.072ns  (required time - arrival time)
  Source:                 mouse/bit_count3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.828ns (23.327%)  route 2.722ns (76.673%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.768ns = ( 37.232 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.809    -2.161    mouse/clk_25
    SLICE_X4Y148         FDRE                                         r  mouse/bit_count3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456    -1.705 f  mouse/bit_count3_reg[4]/Q
                         net (fo=3, routed)           0.828    -0.877    mouse/bit_count3_reg_n_0_[4]
    SLICE_X4Y148         LUT6 (Prop_lut6_I1_O)        0.124    -0.753 r  mouse/byte3[1]_i_3/O
                         net (fo=7, routed)           0.758     0.006    mouse/byte3[1]_i_3_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.124     0.130 r  mouse/shift1[10]_i_3/O
                         net (fo=1, routed)           0.574     0.704    mouse/shift1[10]_i_3_n_0
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124     0.828 r  mouse/shift1[10]_i_1/O
                         net (fo=11, routed)          0.561     1.389    mouse/shift1[10]_i_1_n_0
    SLICE_X8Y145         FDRE                                         r  mouse/shift1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.615    37.232    mouse/clk_25
    SLICE_X8Y145         FDRE                                         r  mouse/shift1_reg[6]/C
                         clock pessimism              0.500    37.732    
                         clock uncertainty           -0.103    37.629    
    SLICE_X8Y145         FDRE (Setup_fdre_C_CE)      -0.169    37.460    mouse/shift1_reg[6]
  -------------------------------------------------------------------
                         required time                         37.460    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 36.072    

Slack (MET) :             36.093ns  (required time - arrival time)
  Source:                 mouse/bit_count3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.828ns (23.171%)  route 2.745ns (76.829%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.701ns = ( 37.299 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.809    -2.161    mouse/clk_25
    SLICE_X4Y148         FDRE                                         r  mouse/bit_count3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456    -1.705 f  mouse/bit_count3_reg[4]/Q
                         net (fo=3, routed)           0.828    -0.877    mouse/bit_count3_reg_n_0_[4]
    SLICE_X4Y148         LUT6 (Prop_lut6_I1_O)        0.124    -0.753 r  mouse/byte3[1]_i_3/O
                         net (fo=7, routed)           0.758     0.006    mouse/byte3[1]_i_3_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.124     0.130 r  mouse/shift1[10]_i_3/O
                         net (fo=1, routed)           0.574     0.704    mouse/shift1[10]_i_3_n_0
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124     0.828 r  mouse/shift1[10]_i_1/O
                         net (fo=11, routed)          0.585     1.413    mouse/shift1[10]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  mouse/shift1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.682    37.299    mouse/clk_25
    SLICE_X5Y144         FDRE                                         r  mouse/shift1_reg[10]/C
                         clock pessimism              0.514    37.813    
                         clock uncertainty           -0.103    37.710    
    SLICE_X5Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.505    mouse/shift1_reg[10]
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                 36.093    

Slack (MET) :             36.093ns  (required time - arrival time)
  Source:                 mouse/bit_count3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.828ns (23.171%)  route 2.745ns (76.829%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.701ns = ( 37.299 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.809    -2.161    mouse/clk_25
    SLICE_X4Y148         FDRE                                         r  mouse/bit_count3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456    -1.705 f  mouse/bit_count3_reg[4]/Q
                         net (fo=3, routed)           0.828    -0.877    mouse/bit_count3_reg_n_0_[4]
    SLICE_X4Y148         LUT6 (Prop_lut6_I1_O)        0.124    -0.753 r  mouse/byte3[1]_i_3/O
                         net (fo=7, routed)           0.758     0.006    mouse/byte3[1]_i_3_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.124     0.130 r  mouse/shift1[10]_i_3/O
                         net (fo=1, routed)           0.574     0.704    mouse/shift1[10]_i_3_n_0
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124     0.828 r  mouse/shift1[10]_i_1/O
                         net (fo=11, routed)          0.585     1.413    mouse/shift1[10]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  mouse/shift1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.682    37.299    mouse/clk_25
    SLICE_X5Y144         FDRE                                         r  mouse/shift1_reg[5]/C
                         clock pessimism              0.514    37.813    
                         clock uncertainty           -0.103    37.710    
    SLICE_X5Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.505    mouse/shift1_reg[5]
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                 36.093    

Slack (MET) :             36.093ns  (required time - arrival time)
  Source:                 mouse/bit_count3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.828ns (23.171%)  route 2.745ns (76.829%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.701ns = ( 37.299 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.809    -2.161    mouse/clk_25
    SLICE_X4Y148         FDRE                                         r  mouse/bit_count3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456    -1.705 f  mouse/bit_count3_reg[4]/Q
                         net (fo=3, routed)           0.828    -0.877    mouse/bit_count3_reg_n_0_[4]
    SLICE_X4Y148         LUT6 (Prop_lut6_I1_O)        0.124    -0.753 r  mouse/byte3[1]_i_3/O
                         net (fo=7, routed)           0.758     0.006    mouse/byte3[1]_i_3_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.124     0.130 r  mouse/shift1[10]_i_3/O
                         net (fo=1, routed)           0.574     0.704    mouse/shift1[10]_i_3_n_0
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124     0.828 r  mouse/shift1[10]_i_1/O
                         net (fo=11, routed)          0.585     1.413    mouse/shift1[10]_i_1_n_0
    SLICE_X5Y144         FDRE                                         r  mouse/shift1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.682    37.299    mouse/clk_25
    SLICE_X5Y144         FDRE                                         r  mouse/shift1_reg[9]/C
                         clock pessimism              0.514    37.813    
                         clock uncertainty           -0.103    37.710    
    SLICE_X5Y144         FDRE (Setup_fdre_C_CE)      -0.205    37.505    mouse/shift1_reg[9]
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                          -1.413    
  -------------------------------------------------------------------
                         slack                                 36.093    

Slack (MET) :             36.233ns  (required time - arrival time)
  Source:                 mouse/bit_count3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.828ns (24.115%)  route 2.606ns (75.885%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.701ns = ( 37.299 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.809    -2.161    mouse/clk_25
    SLICE_X4Y148         FDRE                                         r  mouse/bit_count3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456    -1.705 f  mouse/bit_count3_reg[4]/Q
                         net (fo=3, routed)           0.828    -0.877    mouse/bit_count3_reg_n_0_[4]
    SLICE_X4Y148         LUT6 (Prop_lut6_I1_O)        0.124    -0.753 r  mouse/byte3[1]_i_3/O
                         net (fo=7, routed)           0.758     0.006    mouse/byte3[1]_i_3_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.124     0.130 r  mouse/shift1[10]_i_3/O
                         net (fo=1, routed)           0.574     0.704    mouse/shift1[10]_i_3_n_0
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124     0.828 r  mouse/shift1[10]_i_1/O
                         net (fo=11, routed)          0.445     1.273    mouse/shift1[10]_i_1_n_0
    SLICE_X5Y145         FDRE                                         r  mouse/shift1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.682    37.299    mouse/clk_25
    SLICE_X5Y145         FDRE                                         r  mouse/shift1_reg[3]/C
                         clock pessimism              0.514    37.813    
                         clock uncertainty           -0.103    37.710    
    SLICE_X5Y145         FDRE (Setup_fdre_C_CE)      -0.205    37.505    mouse/shift1_reg[3]
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 36.233    

Slack (MET) :             36.233ns  (required time - arrival time)
  Source:                 mouse/bit_count3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_wiz_0 rise@40.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.828ns (24.115%)  route 2.606ns (75.885%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.701ns = ( 37.299 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.161ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.809    -2.161    mouse/clk_25
    SLICE_X4Y148         FDRE                                         r  mouse/bit_count3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y148         FDRE (Prop_fdre_C_Q)         0.456    -1.705 f  mouse/bit_count3_reg[4]/Q
                         net (fo=3, routed)           0.828    -0.877    mouse/bit_count3_reg_n_0_[4]
    SLICE_X4Y148         LUT6 (Prop_lut6_I1_O)        0.124    -0.753 r  mouse/byte3[1]_i_3/O
                         net (fo=7, routed)           0.758     0.006    mouse/byte3[1]_i_3_n_0
    SLICE_X4Y144         LUT6 (Prop_lut6_I0_O)        0.124     0.130 r  mouse/shift1[10]_i_3/O
                         net (fo=1, routed)           0.574     0.704    mouse/shift1[10]_i_3_n_0
    SLICE_X4Y145         LUT3 (Prop_lut3_I2_O)        0.124     0.828 r  mouse/shift1[10]_i_1/O
                         net (fo=11, routed)          0.445     1.273    mouse/shift1[10]_i_1_n_0
    SLICE_X5Y145         FDRE                                         r  mouse/shift1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    41.162    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    33.944 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    35.526    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.617 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.682    37.299    mouse/clk_25
    SLICE_X5Y145         FDRE                                         r  mouse/shift1_reg[4]/C
                         clock pessimism              0.514    37.813    
                         clock uncertainty           -0.103    37.710    
    SLICE_X5Y145         FDRE (Setup_fdre_C_CE)      -0.205    37.505    mouse/shift1_reg[4]
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 36.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mouse/ps2d_filter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/ps2d_filter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.674    -0.733    mouse/clk_25
    SLICE_X1Y141         FDCE                                         r  mouse/ps2d_filter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDCE (Prop_fdce_C_Q)         0.141    -0.592 r  mouse/ps2d_filter_reg[5]/Q
                         net (fo=3, routed)           0.128    -0.464    mouse/ps2d_filter[5]
    SLICE_X0Y141         FDCE                                         r  mouse/ps2d_filter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.949    -1.154    mouse/clk_25
    SLICE_X0Y141         FDCE                                         r  mouse/ps2d_filter_reg[4]/C
                         clock pessimism              0.434    -0.720    
    SLICE_X0Y141         FDCE (Hold_fdce_C_D)         0.070    -0.650    mouse/ps2d_filter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.650    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mouse/shift3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.675    -0.732    mouse/clk_25
    SLICE_X7Y147         FDRE                                         r  mouse/shift3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y147         FDRE (Prop_fdre_C_Q)         0.141    -0.591 r  mouse/shift3_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.469    mouse/shift3[6]
    SLICE_X6Y147         FDRE                                         r  mouse/shift3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.949    -1.154    mouse/clk_25
    SLICE_X6Y147         FDRE                                         r  mouse/shift3_reg[5]/C
                         clock pessimism              0.435    -0.719    
    SLICE_X6Y147         FDRE (Hold_fdre_C_D)         0.063    -0.656    mouse/shift3_reg[5]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mouse/shift2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.646    -0.761    mouse/clk_25
    SLICE_X9Y145         FDRE                                         r  mouse/shift2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  mouse/shift2_reg[1]/Q
                         net (fo=3, routed)           0.124    -0.496    mouse/shift2_reg_n_0_[1]
    SLICE_X8Y146         FDRE                                         r  mouse/shift2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.921    -1.182    mouse/clk_25
    SLICE_X8Y146         FDRE                                         r  mouse/shift2_reg[0]/C
                         clock pessimism              0.437    -0.745    
    SLICE_X8Y146         FDRE (Hold_fdre_C_D)         0.059    -0.686    mouse/shift2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 mouse/shift1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.155ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.674    -0.733    mouse/clk_25
    SLICE_X5Y145         FDRE                                         r  mouse/shift1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  mouse/shift1_reg[3]/Q
                         net (fo=2, routed)           0.110    -0.482    mouse/p_0_in[2]
    SLICE_X4Y145         LUT2 (Prop_lut2_I1_O)        0.045    -0.437 r  mouse/shift1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    mouse/shift1[2]
    SLICE_X4Y145         FDRE                                         r  mouse/shift1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.948    -1.155    mouse/clk_25
    SLICE_X4Y145         FDRE                                         r  mouse/shift1_reg[2]/C
                         clock pessimism              0.435    -0.720    
    SLICE_X4Y145         FDRE (Hold_fdre_C_D)         0.092    -0.628    mouse/shift1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mouse/shift1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/shift1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.164%)  route 0.118ns (38.836%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.155ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.674    -0.733    mouse/clk_25
    SLICE_X5Y144         FDRE                                         r  mouse/shift1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y144         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  mouse/shift1_reg[9]/Q
                         net (fo=2, routed)           0.118    -0.474    mouse/p_0_in[8]
    SLICE_X5Y145         LUT2 (Prop_lut2_I1_O)        0.045    -0.429 r  mouse/shift1[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.429    mouse/shift1[8]
    SLICE_X5Y145         FDRE                                         r  mouse/shift1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.948    -1.155    mouse/clk_25
    SLICE_X5Y145         FDRE                                         r  mouse/shift1_reg[8]/C
                         clock pessimism              0.438    -0.717    
    SLICE_X5Y145         FDRE (Hold_fdre_C_D)         0.092    -0.625    mouse/shift1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mouse/shift3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/byte3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.834%)  route 0.147ns (44.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.674    -0.733    mouse/clk_25
    SLICE_X4Y143         FDRE                                         r  mouse/shift3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  mouse/shift3_reg[1]/Q
                         net (fo=1, routed)           0.147    -0.445    mouse/shift3[1]
    SLICE_X3Y143         LUT3 (Prop_lut3_I0_O)        0.045    -0.400 r  mouse/byte3[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.400    mouse/byte3[0]_i_1_n_0
    SLICE_X3Y143         FDRE                                         r  mouse/byte3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.950    -1.153    mouse/clk_25
    SLICE_X3Y143         FDRE                                         r  mouse/byte3_reg[0]/C
                         clock pessimism              0.458    -0.695    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.092    -0.603    mouse/byte3_reg[0]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mouse/ps2d_filter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/ps2d_filter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.839%)  route 0.069ns (35.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.154ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.674    -0.733    mouse/clk_25
    SLICE_X1Y141         FDCE                                         r  mouse/ps2d_filter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDCE (Prop_fdce_C_Q)         0.128    -0.605 r  mouse/ps2d_filter_reg[6]/Q
                         net (fo=3, routed)           0.069    -0.536    mouse/ps2d_filter[6]
    SLICE_X1Y141         FDCE                                         r  mouse/ps2d_filter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.949    -1.154    mouse/clk_25
    SLICE_X1Y141         FDCE                                         r  mouse/ps2d_filter_reg[5]/C
                         clock pessimism              0.421    -0.733    
    SLICE_X1Y141         FDCE (Hold_fdce_C_D)        -0.006    -0.739    mouse/ps2d_filter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mouse/shift3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/byte3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.651%)  route 0.154ns (45.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.153ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.674    -0.733    mouse/clk_25
    SLICE_X4Y143         FDRE                                         r  mouse/shift3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  mouse/shift3_reg[2]/Q
                         net (fo=2, routed)           0.154    -0.438    mouse/shift3[2]
    SLICE_X3Y143         LUT3 (Prop_lut3_I0_O)        0.045    -0.393 r  mouse/byte3[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.393    mouse/byte3[1]_i_2_n_0
    SLICE_X3Y143         FDRE                                         r  mouse/byte3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.950    -1.153    mouse/clk_25
    SLICE_X3Y143         FDRE                                         r  mouse/byte3_reg[1]/C
                         clock pessimism              0.458    -0.695    
    SLICE_X3Y143         FDRE (Hold_fdre_C_D)         0.091    -0.604    mouse/byte3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mouse/shift1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/y_mouse_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.155ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.674    -0.733    mouse/clk_25
    SLICE_X5Y145         FDRE                                         r  mouse/shift1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  mouse/shift1_reg[3]/Q
                         net (fo=2, routed)           0.164    -0.428    mouse/p_0_in[2]
    SLICE_X7Y145         FDRE                                         r  mouse/y_mouse_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.948    -1.155    mouse/clk_25
    SLICE_X7Y145         FDRE                                         r  mouse/y_mouse_v_reg[2]/C
                         clock pessimism              0.438    -0.717    
    SLICE_X7Y145         FDRE (Hold_fdre_C_D)         0.075    -0.642    mouse/y_mouse_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mouse/shift1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mouse/y_mouse_v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.878%)  route 0.166ns (54.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.155ns
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.674    -0.733    mouse/clk_25
    SLICE_X5Y145         FDRE                                         r  mouse/shift1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y145         FDRE (Prop_fdre_C_Q)         0.141    -0.592 r  mouse/shift1_reg[7]/Q
                         net (fo=2, routed)           0.166    -0.426    mouse/p_0_in[6]
    SLICE_X7Y145         FDRE                                         r  mouse/y_mouse_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.948    -1.155    mouse/clk_25
    SLICE_X7Y145         FDRE                                         r  mouse/y_mouse_v_reg[6]/C
                         clock pessimism              0.438    -0.717    
    SLICE_X7Y145         FDRE (Hold_fdre_C_D)         0.076    -0.641    mouse/y_mouse_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y146     mouse/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y146     mouse/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y146     mouse/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X22Y115    player/left_m_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y146     mouse/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y144     mouse/bit_count1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y144     mouse/bit_count1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y144     mouse/bit_count1_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y146     mouse/shift3_reg[8]_srl3___mouse_shift3_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y146     mouse/shift3_reg[8]_srl3___mouse_shift3_reg_r_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y146     mouse/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y146     mouse/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y146     mouse/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y146     mouse/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y144     mouse/bit_count1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y144     mouse/bit_count1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y143     mouse/byte3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y143     mouse/byte3_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y146     mouse/shift3_reg[8]_srl3___mouse_shift3_reg_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y146     mouse/shift3_reg[8]_srl3___mouse_shift3_reg_r_1/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     mouse/ps2c_filter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y142     mouse/ps2c_filter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y141     mouse/ps2c_filter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y141     mouse/ps2d_filter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y141     mouse/ps2d_filter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y141     mouse/ps2d_filter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y141     mouse/ps2d_filter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X0Y141     mouse/ps2d_filter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data0_reg[839]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.855ns  (logic 0.828ns (5.976%)  route 13.027ns (94.024%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.775ns = ( 12.609 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.549    -2.421    vgac/clk_out1
    SLICE_X28Y85         FDRE                                         r  vgac/h_count_reg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  vgac/h_count_reg_reg[0]_rep__7/Q
                         net (fo=117, routed)         8.703     6.737    vgac/h_count_reg_reg[0]_rep__7_n_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I3_O)        0.124     6.861 f  vgac/w_data0[7]_i_2/O
                         net (fo=32, routed)          3.849    10.710    vgac/w_data0[7]_i_2_n_0
    SLICE_X23Y113        LUT4 (Prop_lut4_I3_O)        0.124    10.834 r  vgac/w_data0[839]_i_2/O
                         net (fo=1, routed)           0.475    11.309    player/h_count_reg_reg[8]_148
    SLICE_X23Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.433 r  player/w_data0[839]_i_1/O
                         net (fo=1, routed)           0.000    11.433    gm/right_m_reg_70
    SLICE_X23Y114        FDRE                                         r  gm/w_data0_reg[839]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.608    12.609    gm/clk_out1
    SLICE_X23Y114        FDRE                                         r  gm/w_data0_reg[839]/C
                         clock pessimism              0.420    13.029    
                         clock uncertainty           -0.087    12.942    
    SLICE_X23Y114        FDRE (Setup_fdre_C_D)        0.031    12.973    gm/w_data0_reg[839]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data0_reg[871]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.766ns  (logic 0.828ns (6.015%)  route 12.938ns (93.985%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.777ns = ( 12.607 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.549    -2.421    vgac/clk_out1
    SLICE_X28Y85         FDRE                                         r  vgac/h_count_reg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  vgac/h_count_reg_reg[0]_rep__7/Q
                         net (fo=117, routed)         8.703     6.737    vgac/h_count_reg_reg[0]_rep__7_n_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I3_O)        0.124     6.861 f  vgac/w_data0[7]_i_2/O
                         net (fo=32, routed)          3.662    10.524    vgac/w_data0[7]_i_2_n_0
    SLICE_X22Y112        LUT4 (Prop_lut4_I3_O)        0.124    10.648 r  vgac/w_data0[871]_i_2/O
                         net (fo=1, routed)           0.573    11.221    player/h_count_reg_reg[8]_147
    SLICE_X23Y116        LUT6 (Prop_lut6_I2_O)        0.124    11.345 r  player/w_data0[871]_i_1/O
                         net (fo=1, routed)           0.000    11.345    gm/right_m_reg_102
    SLICE_X23Y116        FDRE                                         r  gm/w_data0_reg[871]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.606    12.607    gm/clk_out1
    SLICE_X23Y116        FDRE                                         r  gm/w_data0_reg[871]/C
                         clock pessimism              0.420    13.027    
                         clock uncertainty           -0.087    12.940    
    SLICE_X23Y116        FDRE (Setup_fdre_C_D)        0.031    12.971    gm/w_data0_reg[871]
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data0_reg[410]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.760ns  (logic 0.704ns (5.116%)  route 13.056ns (94.884%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.779ns = ( 12.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.549    -2.421    vgac/clk_out1
    SLICE_X28Y85         FDRE                                         r  vgac/h_count_reg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  vgac/h_count_reg_reg[0]_rep__7/Q
                         net (fo=117, routed)         7.829     5.864    vgac/h_count_reg_reg[0]_rep__7_n_0
    SLICE_X6Y126         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  vgac/w_data0[26]_i_2/O
                         net (fo=32, routed)          5.227    11.215    vgac/w_data0[26]_i_2_n_0
    SLICE_X16Y118        LUT4 (Prop_lut4_I3_O)        0.124    11.339 r  vgac/w_data0[410]_i_1/O
                         net (fo=1, routed)           0.000    11.339    gm/h_count_reg_reg[9]_154
    SLICE_X16Y118        FDSE                                         r  gm/w_data0_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.604    12.605    gm/clk_out1
    SLICE_X16Y118        FDSE                                         r  gm/w_data0_reg[410]/C
                         clock pessimism              0.420    13.025    
                         clock uncertainty           -0.087    12.938    
    SLICE_X16Y118        FDSE (Setup_fdse_C_D)        0.031    12.969    gm/w_data0_reg[410]
  -------------------------------------------------------------------
                         required time                         12.969    
                         arrival time                         -11.339    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data0_reg[807]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.746ns  (logic 0.828ns (6.023%)  route 12.918ns (93.977%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.779ns = ( 12.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.549    -2.421    vgac/clk_out1
    SLICE_X28Y85         FDRE                                         r  vgac/h_count_reg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  vgac/h_count_reg_reg[0]_rep__7/Q
                         net (fo=117, routed)         8.703     6.737    vgac/h_count_reg_reg[0]_rep__7_n_0
    SLICE_X6Y116         LUT5 (Prop_lut5_I3_O)        0.124     6.861 f  vgac/w_data0[7]_i_2/O
                         net (fo=32, routed)          3.452    10.314    vgac/w_data0[7]_i_2_n_0
    SLICE_X33Y118        LUT4 (Prop_lut4_I3_O)        0.124    10.438 r  vgac/w_data0[807]_i_2/O
                         net (fo=1, routed)           0.763    11.201    player/h_count_reg_reg[8]_149
    SLICE_X24Y117        LUT6 (Prop_lut6_I2_O)        0.124    11.325 r  player/w_data0[807]_i_1/O
                         net (fo=1, routed)           0.000    11.325    gm/right_m_reg_38
    SLICE_X24Y117        FDRE                                         r  gm/w_data0_reg[807]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.604    12.605    gm/clk_out1
    SLICE_X24Y117        FDRE                                         r  gm/w_data0_reg[807]/C
                         clock pessimism              0.420    13.025    
                         clock uncertainty           -0.087    12.938    
    SLICE_X24Y117        FDRE (Setup_fdre_C_D)        0.031    12.969    gm/w_data0_reg[807]
  -------------------------------------------------------------------
                         required time                         12.969    
                         arrival time                         -11.325    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.683ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data0_reg[730]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.708ns  (logic 0.704ns (5.136%)  route 13.004ns (94.864%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 12.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.549    -2.421    vgac/clk_out1
    SLICE_X28Y85         FDRE                                         r  vgac/h_count_reg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  vgac/h_count_reg_reg[0]_rep__7/Q
                         net (fo=117, routed)         7.829     5.864    vgac/h_count_reg_reg[0]_rep__7_n_0
    SLICE_X6Y126         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  vgac/w_data0[26]_i_2/O
                         net (fo=32, routed)          5.175    11.163    vgac/w_data0[26]_i_2_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I3_O)        0.124    11.287 r  vgac/w_data0[730]_i_1/O
                         net (fo=1, routed)           0.000    11.287    gm/h_count_reg_reg[9]_439
    SLICE_X9Y118         FDSE                                         r  gm/w_data0_reg[730]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.605    12.606    gm/clk_out1
    SLICE_X9Y118         FDSE                                         r  gm/w_data0_reg[730]/C
                         clock pessimism              0.420    13.026    
                         clock uncertainty           -0.087    12.939    
    SLICE_X9Y118         FDSE (Setup_fdse_C_D)        0.031    12.970    gm/w_data0_reg[730]
  -------------------------------------------------------------------
                         required time                         12.970    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data0_reg[977]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.683ns  (logic 0.828ns (6.051%)  route 12.855ns (93.949%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.781ns = ( 12.603 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.549    -2.421    vgac/clk_out1
    SLICE_X28Y85         FDRE                                         r  vgac/h_count_reg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.965 f  vgac/h_count_reg_reg[0]_rep__7/Q
                         net (fo=117, routed)         8.342     6.377    vgac/h_count_reg_reg[0]_rep__7_n_0
    SLICE_X9Y113         LUT5 (Prop_lut5_I1_O)        0.124     6.501 f  vgac/w_data0[17]_i_2/O
                         net (fo=32, routed)          4.118    10.619    vgac/w_data0[17]_i_2_n_0
    SLICE_X33Y115        LUT4 (Prop_lut4_I3_O)        0.124    10.743 r  vgac/w_data0[977]_i_2/O
                         net (fo=1, routed)           0.395    11.138    player/h_count_reg_reg[8]_91
    SLICE_X31Y116        LUT6 (Prop_lut6_I2_O)        0.124    11.262 r  player/w_data0[977]_i_1/O
                         net (fo=1, routed)           0.000    11.262    gm/right_m_reg_208
    SLICE_X31Y116        FDRE                                         r  gm/w_data0_reg[977]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.602    12.603    gm/clk_out1
    SLICE_X31Y116        FDRE                                         r  gm/w_data0_reg[977]/C
                         clock pessimism              0.420    13.023    
                         clock uncertainty           -0.087    12.936    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.029    12.965    gm/w_data0_reg[977]
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                         -11.262    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[3]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data1_reg[876]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.569ns  (logic 0.952ns (7.016%)  route 12.617ns (92.984%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.787ns = ( 12.597 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.736    -2.234    vgac/clk_out1
    SLICE_X11Y113        FDRE                                         r  vgac/h_count_reg_reg[3]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.778 f  vgac/h_count_reg_reg[3]_rep__8/Q
                         net (fo=115, routed)         2.078     0.300    vgac/game_win_reg
    SLICE_X15Y90         LUT2 (Prop_lut2_I0_O)        0.124     0.424 r  vgac/w_data0[0]_i_7/O
                         net (fo=37, routed)          5.492     5.917    vgac/w_data0[0]_i_7_n_0
    SLICE_X38Y136        LUT6 (Prop_lut6_I3_O)        0.124     6.041 f  vgac/w_data0[864]_i_4/O
                         net (fo=60, routed)          3.656     9.697    vgac/w_data0[864]_i_4_n_0
    SLICE_X7Y117         LUT6 (Prop_lut6_I5_O)        0.124     9.821 r  vgac/w_data1[876]_i_2/O
                         net (fo=1, routed)           1.390    11.211    player/h_count_reg_reg[2]_rep__2_46
    SLICE_X21Y124        LUT6 (Prop_lut6_I5_O)        0.124    11.335 r  player/w_data1[876]_i_1/O
                         net (fo=1, routed)           0.000    11.335    gm/h_count_reg_reg[4]_rep__0_3[147]
    SLICE_X21Y124        FDRE                                         r  gm/w_data1_reg[876]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.596    12.597    gm/clk_out1
    SLICE_X21Y124        FDRE                                         r  gm/w_data1_reg[876]/C
                         clock pessimism              0.500    13.098    
                         clock uncertainty           -0.087    13.011    
    SLICE_X21Y124        FDRE (Setup_fdre_C_D)        0.031    13.042    gm/w_data1_reg[876]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                         -11.335    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data0_reg[762]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.679ns  (logic 0.704ns (5.147%)  route 12.975ns (94.853%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.779ns = ( 12.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.549    -2.421    vgac/clk_out1
    SLICE_X28Y85         FDRE                                         r  vgac/h_count_reg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  vgac/h_count_reg_reg[0]_rep__7/Q
                         net (fo=117, routed)         7.829     5.864    vgac/h_count_reg_reg[0]_rep__7_n_0
    SLICE_X6Y126         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  vgac/w_data0[26]_i_2/O
                         net (fo=32, routed)          5.146    11.134    vgac/w_data0[26]_i_2_n_0
    SLICE_X9Y119         LUT4 (Prop_lut4_I3_O)        0.124    11.258 r  vgac/w_data0[762]_i_1/O
                         net (fo=1, routed)           0.000    11.258    gm/h_count_reg_reg[8]_249
    SLICE_X9Y119         FDSE                                         r  gm/w_data0_reg[762]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.604    12.605    gm/clk_out1
    SLICE_X9Y119         FDSE                                         r  gm/w_data0_reg[762]/C
                         clock pessimism              0.420    13.025    
                         clock uncertainty           -0.087    12.938    
    SLICE_X9Y119         FDSE (Setup_fdse_C_D)        0.031    12.969    gm/w_data0_reg[762]
  -------------------------------------------------------------------
                         required time                         12.969    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data0_reg[474]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.696ns  (logic 0.704ns (5.140%)  route 12.992ns (94.860%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.772ns = ( 12.612 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.549    -2.421    vgac/clk_out1
    SLICE_X28Y85         FDRE                                         r  vgac/h_count_reg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  vgac/h_count_reg_reg[0]_rep__7/Q
                         net (fo=117, routed)         7.829     5.864    vgac/h_count_reg_reg[0]_rep__7_n_0
    SLICE_X6Y126         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  vgac/w_data0[26]_i_2/O
                         net (fo=32, routed)          5.163    11.151    vgac/w_data0[26]_i_2_n_0
    SLICE_X14Y112        LUT4 (Prop_lut4_I3_O)        0.124    11.275 r  vgac/w_data0[474]_i_1/O
                         net (fo=1, routed)           0.000    11.275    gm/h_count_reg_reg[9]_218
    SLICE_X14Y112        FDSE                                         r  gm/w_data0_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.611    12.612    gm/clk_out1
    SLICE_X14Y112        FDSE                                         r  gm/w_data0_reg[474]/C
                         clock pessimism              0.420    13.032    
                         clock uncertainty           -0.087    12.945    
    SLICE_X14Y112        FDSE (Setup_fdse_C_D)        0.077    13.022    gm/w_data0_reg[474]
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 vgac/h_count_reg_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            gm/w_data0_reg[58]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.681ns  (logic 0.704ns (5.146%)  route 12.977ns (94.854%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.778ns = ( 12.606 - 15.385 ) 
    Source Clock Delay      (SCD):    -2.421ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233     1.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.549    -2.421    vgac/clk_out1
    SLICE_X28Y85         FDRE                                         r  vgac/h_count_reg_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456    -1.965 r  vgac/h_count_reg_reg[0]_rep__7/Q
                         net (fo=117, routed)         7.829     5.864    vgac/h_count_reg_reg[0]_rep__7_n_0
    SLICE_X6Y126         LUT5 (Prop_lut5_I3_O)        0.124     5.988 f  vgac/w_data0[26]_i_2/O
                         net (fo=32, routed)          5.147    11.135    vgac/w_data0[26]_i_2_n_0
    SLICE_X8Y118         LUT4 (Prop_lut4_I3_O)        0.124    11.259 r  vgac/w_data0[58]_i_1/O
                         net (fo=1, routed)           0.000    11.259    gm/h_count_reg_reg[8]_25
    SLICE_X8Y118         FDSE                                         r  gm/w_data0_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                   IBUF                         0.000    15.385 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162    16.547    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     9.329 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.910    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.001 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.605    12.606    gm/clk_out1
    SLICE_X8Y118         FDSE                                         r  gm/w_data0_reg[58]/C
                         clock pessimism              0.420    13.026    
                         clock uncertainty           -0.087    12.939    
    SLICE_X8Y118         FDSE (Setup_fdse_C_D)        0.081    13.020    gm/w_data0_reg[58]
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  1.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ball3/r_addr_msb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.843%)  route 0.331ns (70.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.646    -0.761    ball3/clk_out1
    SLICE_X53Y102        FDRE                                         r  ball3/r_addr_msb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  ball3/r_addr_msb_reg[6]/Q
                         net (fo=4, routed)           0.331    -0.289    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y19         RAMB36E1                                     r  ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.877    -1.227    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.691    -0.535    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.352    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ball3/r_addr_msb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.313%)  route 0.340ns (70.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.646    -0.761    ball3/clk_out1
    SLICE_X48Y101        FDRE                                         r  ball3/r_addr_msb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  ball3/r_addr_msb_reg[8]/Q
                         net (fo=4, routed)           0.340    -0.280    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y19         RAMB36E1                                     r  ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.877    -1.227    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.691    -0.535    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.352    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ball1/ball_xstart_delta_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ball1/ball_xstart_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.250ns (52.171%)  route 0.229ns (47.829%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.640    -0.767    ball1/clk_out1
    SLICE_X39Y111        FDRE                                         r  ball1/ball_xstart_delta_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  ball1/ball_xstart_delta_reg_reg[16]/Q
                         net (fo=29, routed)          0.229    -0.397    ball1/ball_xstart_delta_reg_reg_n_0_[16]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.045    -0.352 r  ball1/ball_xstart_reg[6]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.352    ball1/ball_xstart_reg[6]_i_2__1_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.288 r  ball1/ball_xstart_reg_reg[6]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.288    ball1/ball_xstart_reg_reg[6]_i_1__1_n_4
    SLICE_X34Y111        FDRE                                         r  ball1/ball_xstart_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.914    -1.189    ball1/clk_out1
    SLICE_X34Y111        FDRE                                         r  ball1/ball_xstart_reg_reg[9]/C
                         clock pessimism              0.687    -0.503    
    SLICE_X34Y111        FDRE (Hold_fdre_C_D)         0.134    -0.369    ball1/ball_xstart_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ball3/r_addr_msb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.641%)  route 0.351ns (71.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.226ns
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.646    -0.761    ball3/clk_out1
    SLICE_X53Y102        FDRE                                         r  ball3/r_addr_msb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.620 r  ball3/r_addr_msb_reg[6]/Q
                         net (fo=4, routed)           0.351    -0.269    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y19         RAMB36E1                                     r  ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.878    -1.226    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.691    -0.534    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.351    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ball1/ball_xstart_delta_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ball1/ball_xstart_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.252ns (52.153%)  route 0.231ns (47.847%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.640    -0.767    ball1/clk_out1
    SLICE_X39Y111        FDRE                                         r  ball1/ball_xstart_delta_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  ball1/ball_xstart_delta_reg_reg[16]/Q
                         net (fo=29, routed)          0.231    -0.395    ball1/ball_xstart_delta_reg_reg_n_0_[16]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.045    -0.350 r  ball1/ball_xstart_reg[6]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.350    ball1/ball_xstart_reg[6]_i_4__1_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.284 r  ball1/ball_xstart_reg_reg[6]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.284    ball1/ball_xstart_reg_reg[6]_i_1__1_n_6
    SLICE_X34Y111        FDSE                                         r  ball1/ball_xstart_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.914    -1.189    ball1/clk_out1
    SLICE_X34Y111        FDSE                                         r  ball1/ball_xstart_reg_reg[7]/C
                         clock pessimism              0.687    -0.503    
    SLICE_X34Y111        FDSE (Hold_fdse_C_D)         0.134    -0.369    ball1/ball_xstart_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ball1/ball_xstart_delta_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ball1/ball_xstart_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.256ns (52.331%)  route 0.233ns (47.669%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.640    -0.767    ball1/clk_out1
    SLICE_X39Y111        FDRE                                         r  ball1/ball_xstart_delta_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  ball1/ball_xstart_delta_reg_reg[16]/Q
                         net (fo=29, routed)          0.233    -0.393    ball1/ball_xstart_delta_reg_reg_n_0_[16]
    SLICE_X34Y111        LUT2 (Prop_lut2_I0_O)        0.045    -0.348 r  ball1/ball_xstart_reg[6]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.348    ball1/ball_xstart_reg[6]_i_5__1_n_0
    SLICE_X34Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.278 r  ball1/ball_xstart_reg_reg[6]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.278    ball1/ball_xstart_reg_reg[6]_i_1__1_n_7
    SLICE_X34Y111        FDRE                                         r  ball1/ball_xstart_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.914    -1.189    ball1/clk_out1
    SLICE_X34Y111        FDRE                                         r  ball1/ball_xstart_reg_reg[6]/C
                         clock pessimism              0.687    -0.503    
    SLICE_X34Y111        FDRE (Hold_fdre_C_D)         0.134    -0.369    ball1/ball_xstart_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ball1/ball_xstart_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ball1/ball_xstart_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.291ns (58.345%)  route 0.208ns (41.655%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.640    -0.767    ball1/clk_out1
    SLICE_X39Y111        FDRE                                         r  ball1/ball_xstart_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  ball1/ball_xstart_delta_reg_reg[2]/Q
                         net (fo=5, routed)           0.208    -0.419    ball1/ball_xstart_delta_reg_reg_n_0_[2]
    SLICE_X34Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.374 r  ball1/ball_xstart_reg[3]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.374    ball1/ball_xstart_reg[3]_i_5__1_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.269 r  ball1/ball_xstart_reg_reg[3]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.269    ball1/ball_xstart_reg_reg[3]_i_1__1_n_6
    SLICE_X34Y110        FDRE                                         r  ball1/ball_xstart_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.914    -1.189    ball1/clk_out1
    SLICE_X34Y110        FDRE                                         r  ball1/ball_xstart_reg_reg[3]/C
                         clock pessimism              0.687    -0.503    
    SLICE_X34Y110        FDRE (Hold_fdre_C_D)         0.134    -0.369    ball1/ball_xstart_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gm/w_data1_reg[940]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            player_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.819%)  route 0.534ns (74.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.635    -0.772    gm/clk_out1
    SLICE_X28Y130        FDRE                                         r  gm/w_data1_reg[940]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  gm/w_data1_reg[940]/Q
                         net (fo=1, routed)           0.118    -0.513    gm/w_data1[940]
    SLICE_X30Y130        LUT5 (Prop_lut5_I1_O)        0.045    -0.468 r  gm/bRAM_i_119/O
                         net (fo=6, routed)           0.416    -0.052    player_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[66]
    RAMB36_X1Y25         RAMB36E1                                     r  player_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.947    -1.157    player_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  player_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.687    -0.470    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.296    -0.174    player_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.174    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ball1/ball_xstart_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ball1/ball_xstart_reg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.331ns (61.437%)  route 0.208ns (38.563%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.640    -0.767    ball1/clk_out1
    SLICE_X39Y111        FDRE                                         r  ball1/ball_xstart_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  ball1/ball_xstart_delta_reg_reg[2]/Q
                         net (fo=5, routed)           0.208    -0.419    ball1/ball_xstart_delta_reg_reg_n_0_[2]
    SLICE_X34Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.374 r  ball1/ball_xstart_reg[3]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.374    ball1/ball_xstart_reg[3]_i_5__1_n_0
    SLICE_X34Y110        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145    -0.229 r  ball1/ball_xstart_reg_reg[3]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.229    ball1/ball_xstart_reg_reg[3]_i_1__1_n_5
    SLICE_X34Y110        FDSE                                         r  ball1/ball_xstart_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.914    -1.189    ball1/clk_out1
    SLICE_X34Y110        FDSE                                         r  ball1/ball_xstart_reg_reg[4]/C
                         clock pessimism              0.687    -0.503    
    SLICE_X34Y110        FDSE (Hold_fdse_C_D)         0.134    -0.369    ball1/ball_xstart_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 gm/w_addr0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.568%)  route 0.245ns (63.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.563    -0.845    gm/clk_out1
    SLICE_X48Y91         FDRE                                         r  gm/w_addr0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  gm/w_addr0_reg[4]/Q
                         net (fo=24, routed)          0.245    -0.459    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y18         RAMB36E1                                     r  ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.875    -1.229    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.786    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.603    ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y25     ball1_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y25     ball1_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y18     ball3_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     ball4_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y21     ball4_bram/bRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y20     lives_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y20     lives_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y7      mainScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y7      mainScreen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X16Y134    gm/w_data1_reg[267]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X16Y134    gm/w_data1_reg[273]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X16Y134    gm/w_data1_reg[285]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X17Y134    gm/w_data1_reg[309]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X19Y134    gm/w_data1_reg[357]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y98     player/player_ystart_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y98     player/player_ystart_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y98     player/player_ystart_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y98     player/player_ystart_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X28Y99     player/player_ystart_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y105     ball2/doutb1_up_msb_reg[1007]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y105     ball2/doutb1_up_msb_reg[1007]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y104     ball2/doutb1_up_msb_reg[1015]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y104     ball2/doutb1_up_msb_reg[1015]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y105     ball2/doutb1_up_msb_reg[1023]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y105     ball2/doutb1_up_msb_reg[1023]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y109     ball2/doutb1_up_msb_reg[103]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y109     ball2/doutb1_up_msb_reg[103]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y109     ball2/doutb1_up_msb_reg[111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y109     ball2/doutb1_up_msb_reg[111]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         3110  Failing Endpoints,  Worst Slack       -4.415ns,  Total Violation    -9093.124ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.415ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[626]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.544ns  (logic 1.324ns (20.232%)  route 5.220ns (79.768%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.772ns = ( 120.305 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.310   123.533    player/w_data0[680]_i_6_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I2_O)        0.124   123.657 r  player/w_data0[624]_i_1/O
                         net (fo=8, routed)           0.643   124.300    gm/right_m_reg_333
    SLICE_X12Y112        FDSE                                         r  gm/w_data0_reg[626]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.611   120.305    gm/clk_out1
    SLICE_X12Y112        FDSE                                         r  gm/w_data0_reg[626]/C
                         clock pessimism              0.328   120.632    
                         clock uncertainty           -0.223   120.410    
    SLICE_X12Y112        FDSE (Setup_fdse_C_S)       -0.524   119.886    gm/w_data0_reg[626]
  -------------------------------------------------------------------
                         required time                        119.886    
                         arrival time                        -124.300    
  -------------------------------------------------------------------
                         slack                                 -4.415    

Slack (VIOLATED) :        -4.415ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[629]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.544ns  (logic 1.324ns (20.232%)  route 5.220ns (79.768%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.772ns = ( 120.305 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.310   123.533    player/w_data0[680]_i_6_n_0
    SLICE_X17Y112        LUT6 (Prop_lut6_I2_O)        0.124   123.657 r  player/w_data0[624]_i_1/O
                         net (fo=8, routed)           0.643   124.300    gm/right_m_reg_333
    SLICE_X12Y112        FDSE                                         r  gm/w_data0_reg[629]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.611   120.305    gm/clk_out1
    SLICE_X12Y112        FDSE                                         r  gm/w_data0_reg[629]/C
                         clock pessimism              0.328   120.632    
                         clock uncertainty           -0.223   120.410    
    SLICE_X12Y112        FDSE (Setup_fdse_C_S)       -0.524   119.886    gm/w_data0_reg[629]
  -------------------------------------------------------------------
                         required time                        119.886    
                         arrival time                        -124.300    
  -------------------------------------------------------------------
                         slack                                 -4.415    

Slack (VIOLATED) :        -4.390ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[592]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.616ns  (logic 1.324ns (20.013%)  route 5.292ns (79.987%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 120.306 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.539   123.762    player/w_data0[680]_i_6_n_0
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.124   123.886 r  player/w_data0[592]_i_1/O
                         net (fo=8, routed)           0.486   124.372    gm/right_m_reg_329
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[592]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.612   120.306    gm/clk_out1
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[592]/C
                         clock pessimism              0.328   120.633    
                         clock uncertainty           -0.223   120.411    
    SLICE_X17Y109        FDSE (Setup_fdse_C_S)       -0.429   119.982    gm/w_data0_reg[592]
  -------------------------------------------------------------------
                         required time                        119.982    
                         arrival time                        -124.372    
  -------------------------------------------------------------------
                         slack                                 -4.390    

Slack (VIOLATED) :        -4.390ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[593]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.616ns  (logic 1.324ns (20.013%)  route 5.292ns (79.987%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 120.306 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.539   123.762    player/w_data0[680]_i_6_n_0
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.124   123.886 r  player/w_data0[592]_i_1/O
                         net (fo=8, routed)           0.486   124.372    gm/right_m_reg_329
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[593]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.612   120.306    gm/clk_out1
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[593]/C
                         clock pessimism              0.328   120.633    
                         clock uncertainty           -0.223   120.411    
    SLICE_X17Y109        FDSE (Setup_fdse_C_S)       -0.429   119.982    gm/w_data0_reg[593]
  -------------------------------------------------------------------
                         required time                        119.982    
                         arrival time                        -124.372    
  -------------------------------------------------------------------
                         slack                                 -4.390    

Slack (VIOLATED) :        -4.390ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[594]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.616ns  (logic 1.324ns (20.013%)  route 5.292ns (79.987%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 120.306 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.539   123.762    player/w_data0[680]_i_6_n_0
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.124   123.886 r  player/w_data0[592]_i_1/O
                         net (fo=8, routed)           0.486   124.372    gm/right_m_reg_329
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[594]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.612   120.306    gm/clk_out1
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[594]/C
                         clock pessimism              0.328   120.633    
                         clock uncertainty           -0.223   120.411    
    SLICE_X17Y109        FDSE (Setup_fdse_C_S)       -0.429   119.982    gm/w_data0_reg[594]
  -------------------------------------------------------------------
                         required time                        119.982    
                         arrival time                        -124.372    
  -------------------------------------------------------------------
                         slack                                 -4.390    

Slack (VIOLATED) :        -4.390ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[595]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.616ns  (logic 1.324ns (20.013%)  route 5.292ns (79.987%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 120.306 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.539   123.762    player/w_data0[680]_i_6_n_0
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.124   123.886 r  player/w_data0[592]_i_1/O
                         net (fo=8, routed)           0.486   124.372    gm/right_m_reg_329
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[595]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.612   120.306    gm/clk_out1
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[595]/C
                         clock pessimism              0.328   120.633    
                         clock uncertainty           -0.223   120.411    
    SLICE_X17Y109        FDSE (Setup_fdse_C_S)       -0.429   119.982    gm/w_data0_reg[595]
  -------------------------------------------------------------------
                         required time                        119.982    
                         arrival time                        -124.372    
  -------------------------------------------------------------------
                         slack                                 -4.390    

Slack (VIOLATED) :        -4.390ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[596]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.616ns  (logic 1.324ns (20.013%)  route 5.292ns (79.987%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 120.306 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.539   123.762    player/w_data0[680]_i_6_n_0
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.124   123.886 r  player/w_data0[592]_i_1/O
                         net (fo=8, routed)           0.486   124.372    gm/right_m_reg_329
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[596]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.612   120.306    gm/clk_out1
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[596]/C
                         clock pessimism              0.328   120.633    
                         clock uncertainty           -0.223   120.411    
    SLICE_X17Y109        FDSE (Setup_fdse_C_S)       -0.429   119.982    gm/w_data0_reg[596]
  -------------------------------------------------------------------
                         required time                        119.982    
                         arrival time                        -124.372    
  -------------------------------------------------------------------
                         slack                                 -4.390    

Slack (VIOLATED) :        -4.390ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[597]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.616ns  (logic 1.324ns (20.013%)  route 5.292ns (79.987%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 120.306 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.539   123.762    player/w_data0[680]_i_6_n_0
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.124   123.886 r  player/w_data0[592]_i_1/O
                         net (fo=8, routed)           0.486   124.372    gm/right_m_reg_329
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[597]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.612   120.306    gm/clk_out1
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[597]/C
                         clock pessimism              0.328   120.633    
                         clock uncertainty           -0.223   120.411    
    SLICE_X17Y109        FDSE (Setup_fdse_C_S)       -0.429   119.982    gm/w_data0_reg[597]
  -------------------------------------------------------------------
                         required time                        119.982    
                         arrival time                        -124.372    
  -------------------------------------------------------------------
                         slack                                 -4.390    

Slack (VIOLATED) :        -4.390ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[598]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.616ns  (logic 1.324ns (20.013%)  route 5.292ns (79.987%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 120.306 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.539   123.762    player/w_data0[680]_i_6_n_0
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.124   123.886 r  player/w_data0[592]_i_1/O
                         net (fo=8, routed)           0.486   124.372    gm/right_m_reg_329
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[598]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.612   120.306    gm/clk_out1
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[598]/C
                         clock pessimism              0.328   120.633    
                         clock uncertainty           -0.223   120.411    
    SLICE_X17Y109        FDSE (Setup_fdse_C_S)       -0.429   119.982    gm/w_data0_reg[598]
  -------------------------------------------------------------------
                         required time                        119.982    
                         arrival time                        -124.372    
  -------------------------------------------------------------------
                         slack                                 -4.390    

Slack (VIOLATED) :        -4.390ns  (required time - arrival time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[599]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out1_clk_wiz_0 rise@123.077ns - clk_25_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        6.616ns  (logic 1.324ns (20.013%)  route 5.292ns (79.987%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.771ns = ( 120.306 - 123.077 ) 
    Source Clock Delay      (SCD):    -2.244ns = ( 117.756 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.233   121.233    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961   114.272 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661   115.934    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   116.030 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         1.726   117.756    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.456   118.212 f  player/right_m_reg/Q
                         net (fo=4, routed)           0.443   118.655    gd/right_m
    SLICE_X25Y118        LUT3 (Prop_lut3_I2_O)        0.124   118.779 f  gd/bRAM_i_539/O
                         net (fo=3, routed)           0.605   119.384    gd/bRAM_i_539_n_0
    SLICE_X22Y116        LUT6 (Prop_lut6_I2_O)        0.124   119.508 r  gd/bRAM_i_585/O
                         net (fo=1, routed)           0.574   120.082    gd/bRAM_i_585_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I2_O)        0.124   120.206 r  gd/bRAM_i_542/O
                         net (fo=1, routed)           0.348   120.553    player/up_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.124   120.677 r  player/bRAM_i_522/O
                         net (fo=27, routed)          0.869   121.547    player/bRAM_i_522_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I1_O)        0.124   121.671 r  player/rom_screen_addr0[9]_i_3/O
                         net (fo=89, routed)          0.428   122.099    player/rom_screen_addr0_reg[5]_0
    SLICE_X20Y123        LUT2 (Prop_lut2_I0_O)        0.124   122.223 r  player/w_data0[680]_i_6/O
                         net (fo=84, routed)          1.539   123.762    player/w_data0[680]_i_6_n_0
    SLICE_X13Y108        LUT6 (Prop_lut6_I2_O)        0.124   123.886 r  player/w_data0[592]_i_1/O
                         net (fo=8, routed)           0.486   124.372    gm/right_m_reg_329
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[599]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    123.077   123.077 r  
    W5                   IBUF                         0.000   123.077 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          1.162   124.239    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   117.021 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   118.602    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   118.693 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        1.612   120.306    gm/clk_out1
    SLICE_X17Y109        FDSE                                         r  gm/w_data0_reg[599]/C
                         clock pessimism              0.328   120.633    
                         clock uncertainty           -0.223   120.411    
    SLICE_X17Y109        FDSE (Setup_fdse_C_S)       -0.429   119.982    gm/w_data0_reg[599]
  -------------------------------------------------------------------
                         required time                        119.982    
                         arrival time                        -124.372    
  -------------------------------------------------------------------
                         slack                                 -4.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 player/up_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/player_ystart_delta_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.620%)  route 0.636ns (77.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.185ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.639    -0.768    player/clk_25
    SLICE_X20Y117        FDRE                                         r  player/up_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  player/up_m_reg/Q
                         net (fo=2, routed)           0.136    -0.492    gd/up_m
    SLICE_X20Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.447 r  gd/player_ystart_delta_reg[16]_i_2/O
                         net (fo=5, routed)           0.501     0.054    player/D[0]
    SLICE_X29Y102        FDRE                                         r  player/player_ystart_delta_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.918    -1.185    player/clk_out1
    SLICE_X29Y102        FDRE                                         r  player/player_ystart_delta_reg_reg[16]/C
                         clock pessimism              0.743    -0.443    
                         clock uncertainty            0.223    -0.220    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.070    -0.150    player/player_ystart_delta_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 player/left_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/player_xstart_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.276ns (30.961%)  route 0.615ns (69.039%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.641    -0.766    player/clk_25
    SLICE_X22Y115        FDRE                                         r  player/left_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  player/left_m_reg/Q
                         net (fo=3, routed)           0.167    -0.458    gd/left_m
    SLICE_X21Y113        LUT3 (Prop_lut3_I2_O)        0.045    -0.413 r  gd/player_xstart_delta_reg[9]_i_2/O
                         net (fo=3, routed)           0.302    -0.112    player/left_p_reg
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.045    -0.067 r  player/player_xstart_delta_reg[9]_i_1/O
                         net (fo=2, routed)           0.147     0.080    player/player_xstart_delta_next18_out
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.045     0.125 r  player/player_xstart_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.125    player/player_xstart_delta_reg[2]_i_1_n_0
    SLICE_X23Y106        FDRE                                         r  player/player_xstart_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.919    -1.184    player/clk_out1
    SLICE_X23Y106        FDRE                                         r  player/player_xstart_delta_reg_reg[2]/C
                         clock pessimism              0.743    -0.442    
                         clock uncertainty            0.223    -0.219    
    SLICE_X23Y106        FDRE (Hold_fdre_C_D)         0.091    -0.128    player/player_xstart_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 player/left_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/player_xstart_delta_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.231ns (26.229%)  route 0.650ns (73.771%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.641    -0.766    player/clk_25
    SLICE_X22Y115        FDRE                                         r  player/left_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  player/left_m_reg/Q
                         net (fo=3, routed)           0.167    -0.458    gd/left_m
    SLICE_X21Y113        LUT3 (Prop_lut3_I2_O)        0.045    -0.413 r  gd/player_xstart_delta_reg[9]_i_2/O
                         net (fo=3, routed)           0.302    -0.112    player/left_p_reg
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.045    -0.067 r  player/player_xstart_delta_reg[9]_i_1/O
                         net (fo=2, routed)           0.181     0.114    player/player_xstart_delta_next18_out
    SLICE_X23Y106        FDRE                                         r  player/player_xstart_delta_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.919    -1.184    player/clk_out1
    SLICE_X23Y106        FDRE                                         r  player/player_xstart_delta_reg_reg[9]/C
                         clock pessimism              0.743    -0.442    
                         clock uncertainty            0.223    -0.219    
    SLICE_X23Y106        FDRE (Hold_fdre_C_D)         0.075    -0.144    player/player_xstart_delta_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 player/up_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            player/player_ystart_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.231ns (20.822%)  route 0.878ns (79.178%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.187ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.639    -0.768    player/clk_25
    SLICE_X20Y117        FDRE                                         r  player/up_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  player/up_m_reg/Q
                         net (fo=2, routed)           0.136    -0.492    gd/up_m
    SLICE_X20Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.447 r  gd/player_ystart_delta_reg[16]_i_2/O
                         net (fo=5, routed)           0.743     0.296    player/D[0]
    SLICE_X30Y104        LUT6 (Prop_lut6_I0_O)        0.045     0.341 r  player/player_ystart_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.341    player/player_ystart_delta_reg[2]_i_1_n_0
    SLICE_X30Y104        FDRE                                         r  player/player_ystart_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.916    -1.187    player/clk_out1
    SLICE_X30Y104        FDRE                                         r  player/player_ystart_delta_reg_reg[2]/C
                         clock pessimism              0.743    -0.445    
                         clock uncertainty            0.223    -0.222    
    SLICE_X30Y104        FDRE (Hold_fdre_C_D)         0.121    -0.101    player/player_ystart_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 player/up_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[960]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.321ns (29.418%)  route 0.770ns (70.582%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.639    -0.768    player/clk_25
    SLICE_X20Y117        FDRE                                         r  player/up_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.627 f  player/up_m_reg/Q
                         net (fo=2, routed)           0.136    -0.492    gd/up_m
    SLICE_X20Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.447 f  gd/player_ystart_delta_reg[16]_i_2/O
                         net (fo=5, routed)           0.206    -0.241    gd/up
    SLICE_X22Y117        LUT6 (Prop_lut6_I2_O)        0.045    -0.196 f  gd/bRAM_i_521/O
                         net (fo=27, routed)          0.261     0.066    player/right_p_reg
    SLICE_X23Y119        LUT6 (Prop_lut6_I2_O)        0.045     0.111 f  player/w_data0[904]_i_3/O
                         net (fo=135, routed)         0.167     0.278    player/w_data0_reg[1017]
    SLICE_X23Y119        LUT6 (Prop_lut6_I0_O)        0.045     0.323 r  player/w_data0[960]_i_2/O
                         net (fo=1, routed)           0.000     0.323    gm/h_count_reg_reg[4]_rep__5_1
    SLICE_X23Y119        FDRE                                         r  gm/w_data0_reg[960]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.909    -1.194    gm/clk_out1
    SLICE_X23Y119        FDRE                                         r  gm/w_data0_reg[960]/C
                         clock pessimism              0.743    -0.452    
                         clock uncertainty            0.223    -0.229    
    SLICE_X23Y119        FDRE (Hold_fdre_C_D)         0.091    -0.138    gm/w_data0_reg[960]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 player/up_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data1_reg[849]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.321ns (27.767%)  route 0.835ns (72.233%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.639    -0.768    player/clk_25
    SLICE_X20Y117        FDRE                                         r  player/up_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.627 f  player/up_m_reg/Q
                         net (fo=2, routed)           0.136    -0.492    gd/up_m
    SLICE_X20Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.447 f  gd/player_ystart_delta_reg[16]_i_2/O
                         net (fo=5, routed)           0.206    -0.241    gd/up
    SLICE_X22Y117        LUT6 (Prop_lut6_I2_O)        0.045    -0.196 f  gd/bRAM_i_521/O
                         net (fo=27, routed)          0.203     0.007    player/right_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I2_O)        0.045     0.052 r  player/w_data1[768]_i_2/O
                         net (fo=128, routed)         0.290     0.343    player/w_data1[768]_i_2_n_0
    SLICE_X14Y119        LUT6 (Prop_lut6_I3_O)        0.045     0.388 r  player/w_data1[849]_i_1/O
                         net (fo=1, routed)           0.000     0.388    gm/h_count_reg_reg[4]_rep__0_3[174]
    SLICE_X14Y119        FDRE                                         r  gm/w_data1_reg[849]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.910    -1.193    gm/clk_out1
    SLICE_X14Y119        FDRE                                         r  gm/w_data1_reg[849]/C
                         clock pessimism              0.743    -0.451    
                         clock uncertainty            0.223    -0.228    
    SLICE_X14Y119        FDRE (Hold_fdre_C_D)         0.121    -0.107    gm/w_data1_reg[849]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.388    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[848]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.276ns (24.447%)  route 0.853ns (75.553%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.636    -0.771    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  player/right_m_reg/Q
                         net (fo=4, routed)           0.352    -0.278    gd/right_m
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.045    -0.233 f  gd/bRAM_i_520/O
                         net (fo=27, routed)          0.289     0.056    player/right_m_reg_1
    SLICE_X20Y119        LUT6 (Prop_lut6_I3_O)        0.045     0.101 r  player/w_data0[784]_i_4/O
                         net (fo=130, routed)         0.212     0.313    player/w_data0_reg[640]
    SLICE_X20Y119        LUT6 (Prop_lut6_I2_O)        0.045     0.358 r  player/w_data0[848]_i_2/O
                         net (fo=1, routed)           0.000     0.358    gm/h_count_reg_reg[4]_rep__4_1
    SLICE_X20Y119        FDRE                                         r  gm/w_data0_reg[848]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.909    -1.194    gm/clk_out1
    SLICE_X20Y119        FDRE                                         r  gm/w_data0_reg[848]/C
                         clock pessimism              0.743    -0.452    
                         clock uncertainty            0.223    -0.229    
    SLICE_X20Y119        FDRE (Hold_fdre_C_D)         0.091    -0.138    gm/w_data0_reg[848]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 player/up_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[994]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.321ns (28.001%)  route 0.825ns (71.999%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.639    -0.768    player/clk_25
    SLICE_X20Y117        FDRE                                         r  player/up_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  player/up_m_reg/Q
                         net (fo=2, routed)           0.136    -0.492    gd/up_m
    SLICE_X20Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.447 r  gd/player_ystart_delta_reg[16]_i_2/O
                         net (fo=5, routed)           0.206    -0.241    gd/up
    SLICE_X22Y117        LUT6 (Prop_lut6_I2_O)        0.045    -0.196 r  gd/bRAM_i_521/O
                         net (fo=27, routed)          0.265     0.070    player/right_p_reg
    SLICE_X25Y118        LUT6 (Prop_lut6_I2_O)        0.045     0.115 f  player/w_data0[800]_i_3/O
                         net (fo=135, routed)         0.219     0.333    player/w_data0_reg[987]
    SLICE_X24Y119        LUT6 (Prop_lut6_I0_O)        0.045     0.378 r  player/w_data0[994]_i_1/O
                         net (fo=1, routed)           0.000     0.378    gm/right_m_reg_225
    SLICE_X24Y119        FDRE                                         r  gm/w_data0_reg[994]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.908    -1.195    gm/clk_out1
    SLICE_X24Y119        FDRE                                         r  gm/w_data0_reg[994]/C
                         clock pessimism              0.743    -0.453    
                         clock uncertainty            0.223    -0.230    
    SLICE_X24Y119        FDRE (Hold_fdre_C_D)         0.092    -0.138    gm/w_data0_reg[994]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 player/up_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data1_reg[864]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.321ns (27.869%)  route 0.831ns (72.131%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.639    -0.768    player/clk_25
    SLICE_X20Y117        FDRE                                         r  player/up_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.627 f  player/up_m_reg/Q
                         net (fo=2, routed)           0.136    -0.492    gd/up_m
    SLICE_X20Y117        LUT3 (Prop_lut3_I2_O)        0.045    -0.447 f  gd/player_ystart_delta_reg[16]_i_2/O
                         net (fo=5, routed)           0.206    -0.241    gd/up
    SLICE_X22Y117        LUT6 (Prop_lut6_I2_O)        0.045    -0.196 f  gd/bRAM_i_521/O
                         net (fo=27, routed)          0.203     0.007    player/right_p_reg
    SLICE_X22Y118        LUT6 (Prop_lut6_I2_O)        0.045     0.052 r  player/w_data1[768]_i_2/O
                         net (fo=128, routed)         0.286     0.339    player/w_data1[768]_i_2_n_0
    SLICE_X21Y120        LUT6 (Prop_lut6_I3_O)        0.045     0.384 r  player/w_data1[864]_i_1/O
                         net (fo=1, routed)           0.000     0.384    gm/h_count_reg_reg[4]_rep__0_3[159]
    SLICE_X21Y120        FDRE                                         r  gm/w_data1_reg[864]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.908    -1.195    gm/clk_out1
    SLICE_X21Y120        FDRE                                         r  gm/w_data1_reg[864]/C
                         clock pessimism              0.743    -0.453    
                         clock uncertainty            0.223    -0.230    
    SLICE_X21Y120        FDRE (Hold_fdre_C_D)         0.092    -0.138    gm/w_data1_reg[864]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 player/right_m_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gm/w_data0_reg[299]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.279ns (23.470%)  route 0.910ns (76.530%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.195ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.223ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.440     0.440    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.919 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.433    clk_wiz/inst/clk_25_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=122, routed)         0.636    -0.771    player/clk_25
    SLICE_X25Y119        FDRE                                         r  player/right_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  player/right_m_reg/Q
                         net (fo=4, routed)           0.352    -0.278    gd/right_m
    SLICE_X22Y118        LUT6 (Prop_lut6_I0_O)        0.045    -0.233 f  gd/bRAM_i_520/O
                         net (fo=27, routed)          0.329     0.096    player/right_m_reg_1
    SLICE_X17Y120        LUT6 (Prop_lut6_I3_O)        0.045     0.141 r  player/w_data0[0]_i_4/O
                         net (fo=135, routed)         0.229     0.369    vgac/right_m_reg_12
    SLICE_X17Y120        LUT4 (Prop_lut4_I0_O)        0.048     0.417 r  vgac/w_data0[299]_i_1/O
                         net (fo=1, routed)           0.000     0.417    gm/h_count_reg_reg[9]_43
    SLICE_X17Y120        FDSE                                         r  gm/w_data0_reg[299]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100M_IBUF_inst/O
                         net (fo=21, routed)          0.480     0.480    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=5027, routed)        0.908    -1.195    gm/clk_out1
    SLICE_X17Y120        FDSE                                         r  gm/w_data0_reg[299]/C
                         clock pessimism              0.743    -0.453    
                         clock uncertainty            0.223    -0.230    
    SLICE_X17Y120        FDSE (Hold_fdse_C_D)         0.107    -0.123    gm/w_data0_reg[299]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.540    





