0.7
2020.2
May  7 2023
15:24:31
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sim_1/new/tb.sv,1697956102,systemVerilog,,,,tb,,uvm,,,,,,
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sources_1/new/spi_master.sv,1697955967,systemVerilog,D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sim_1/new/tb.sv;D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sources_1/new/spi_slave.sv;D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sources_1/new/top.sv,D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sources_1/new/spi_slave.sv,,$unit_spi_master_sv_4154514992;spi_master,,uvm,,,,,,
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sources_1/new/spi_slave.sv,1697956007,systemVerilog,,D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sources_1/new/top.sv,,spi_slave,,uvm,,,,,,
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sources_1/new/top.sv,1697959210,systemVerilog,,D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfSPI/VerificationOfSPI.srcs/sim_1/new/tb.sv,,spi_if;top,,uvm,,,,,,
