<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 2023.1.0.6</text>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)</text>
<text>Date: Thu May 25 14:11:44 2023
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>BaseDesign</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPF300TS</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_lt,fast_hv_lt,slow_lv_ht</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>SYS_CLK</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>8.479</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>166.670</cell>
 <cell>6.000</cell>
 <cell>67.959</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
</section>
<section>
<name>Clock Domain SYS_CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[3]:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0/INST_RAM1K20_IP:A_WEN[0]</cell>
 <cell>10.725</cell>
 <cell>8.479</cell>
 <cell>13.565</cell>
 <cell>22.044</cell>
 <cell>0.833</cell>
 <cell>11.509</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[0]:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0/INST_RAM1K20_IP:A_WEN[0]</cell>
 <cell>10.671</cell>
 <cell>8.536</cell>
 <cell>13.547</cell>
 <cell>22.083</cell>
 <cell>0.833</cell>
 <cell>11.452</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[2]:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0/INST_RAM1K20_IP:A_WEN[0]</cell>
 <cell>10.631</cell>
 <cell>8.555</cell>
 <cell>13.489</cell>
 <cell>22.044</cell>
 <cell>0.833</cell>
 <cell>11.433</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[3]:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0/INST_RAM1K20_IP:A_WEN[0]</cell>
 <cell>10.638</cell>
 <cell>8.577</cell>
 <cell>13.478</cell>
 <cell>22.055</cell>
 <cell>0.833</cell>
 <cell>11.411</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[1]:CLK</cell>
 <cell>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0/INST_RAM1K20_IP:A_WEN[0]</cell>
 <cell>10.579</cell>
 <cell>8.580</cell>
 <cell>13.464</cell>
 <cell>22.044</cell>
 <cell>0.833</cell>
 <cell>11.408</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[3]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0/INST_RAM1K20_IP:A_WEN[0]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.044</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.565</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.479</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>1.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>1.621</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.788</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB19:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.418</cell>
 <cell>2.206</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB19:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>2.265</cell>
 <cell>936</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[3]:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB19_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.575</cell>
 <cell>2.840</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState[3]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>3.041</cell>
 <cell>23</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.m5:A</cell>
 <cell>net</cell>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/currState_Z[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.970</cell>
 <cell>4.011</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.m5:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>4.062</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d118_RNIK3RN1:A</cell>
 <cell>net</cell>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0__N_6</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>4.196</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.un1_wrFIFORdAddr_d118_RNIK3RN1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>4.246</cell>
 <cell>29</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[28]:A</cell>
 <cell>net</cell>
 <cell>CoreAXITOAHBL_C1_0_AHBMasterIF_HTRANS[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.716</cell>
 <cell>4.962</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/HTRANS_1_1_0_.HADDR[28]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>5.015</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[28]:C</cell>
 <cell>net</cell>
 <cell>CoreAXITOAHBL_C1_0_AHBMasterIF_HADDR[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.813</cell>
 <cell>5.828</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[28]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>5.881</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_i_0_o2[8]:A</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR_Z[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.972</cell>
 <cell>6.853</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_i_0_o2[8]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>6.906</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_i_0_o2_RNIO91F[8]:D</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/N_303</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.825</cell>
 <cell>7.731</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_i_0_o2_RNIO91F[8]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.051</cell>
 <cell>7.782</cell>
 <cell>7</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[4]:D</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/N_72_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.722</cell>
 <cell>8.504</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_ns_i_0_a2[4]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>8.556</cell>
 <cell>30</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWRITE_0_a2_0_a2:C</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0_AHBmslave8_HSELx</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>8.687</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HWRITE_0_a2_0_a2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>8.739</cell>
 <cell>21</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[0]:A</cell>
 <cell>net</cell>
 <cell>CoreAHBL_C0_0_AHBmslave8_HWRITE</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.824</cell>
 <cell>9.563</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>9.615</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIK4K81[0]:C</cell>
 <cell>net</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_Z[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.749</cell>
 <cell>10.364</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIK4K81[0]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>10.416</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIH29L1_0[1]:C</cell>
 <cell>net</cell>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/N_28</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.731</cell>
 <cell>11.147</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/ahbsram_addr_t_RNIH29L1_0[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>11.197</cell>
 <cell>64</cell>
 <cell>r</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0/INST_RAM1K20_IP:A_WEN[0]</cell>
 <cell>net</cell>
 <cell>PF_SRAM_AHB_C0_0/N_22_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.368</cell>
 <cell>13.565</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.565</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>20.528</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>20.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>21.019</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>21.443</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>21.595</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB11:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.376</cell>
 <cell>21.971</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB11:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>22.023</cell>
 <cell>1663</cell>
 <cell>f</cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0/INST_RAM1K20_IP:B_CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB11_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.666</cell>
 <cell>22.689</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>22.889</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.012</cell>
 <cell>22.877</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0/INST_RAM1K20_IP:A_WEN[0]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM1K20_IP</cell>
 <cell>-</cell>
 <cell>0.833</cell>
 <cell>22.044</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.044</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>SW_7</cell>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>4.632</cell>
 <cell></cell>
 <cell>4.632</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>2.076</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>SW_8</cell>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_1_.gpin1:D</cell>
 <cell>3.971</cell>
 <cell></cell>
 <cell>3.971</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>1.426</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RX</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</cell>
 <cell>1.826</cell>
 <cell></cell>
 <cell>1.826</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.204</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: SW_7</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>4.632</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SW_7</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SW_7_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SW_7</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SW_7_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.752</cell>
 <cell>0.752</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>SW_7_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>SW_7_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.752</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>SW_7_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.338</cell>
 <cell>1.090</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>net</cell>
 <cell>SW_7_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.542</cell>
 <cell>4.632</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.632</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>N/C</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB19:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.379</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB19:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>N/C</cell>
 <cell>936</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB19_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.530</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.012</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>LED_5</cell>
 <cell>7.201</cell>
 <cell></cell>
 <cell>10.079</cell>
 <cell></cell>
 <cell>10.079</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</cell>
 <cell>LED_6</cell>
 <cell>6.915</cell>
 <cell></cell>
 <cell>9.769</cell>
 <cell></cell>
 <cell>9.769</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</cell>
 <cell>LED_7</cell>
 <cell>6.634</cell>
 <cell></cell>
 <cell>9.460</cell>
 <cell></cell>
 <cell>9.460</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</cell>
 <cell>LED_4</cell>
 <cell>6.103</cell>
 <cell></cell>
 <cell>8.963</cell>
 <cell></cell>
 <cell>8.963</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:CLK</cell>
 <cell>TX</cell>
 <cell>5.017</cell>
 <cell></cell>
 <cell>7.869</cell>
 <cell></cell>
 <cell>7.869</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: LED_5</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.079</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>1.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>1.621</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_GB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.788</cell>
 <cell>12</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB15:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.417</cell>
 <cell>2.205</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB15:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>2.264</cell>
 <cell>2142</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB15_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.614</cell>
 <cell>2.878</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.194</cell>
 <cell>3.072</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>LED_5_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>4.023</cell>
 <cell>7.095</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.918</cell>
 <cell>8.013</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>LED_5_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.013</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.066</cell>
 <cell>10.079</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>LED_5</cell>
 <cell>net</cell>
 <cell>LED_5</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.079</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.079</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>LED_5</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET TCK to SYS_CLK</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell>4.979</cell>
 <cell>14.733</cell>
 <cell>7.793</cell>
 <cell>22.526</cell>
 <cell>0.196</cell>
 <cell>5.255</cell>
 <cell>0.080</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/q:ALn</cell>
 <cell>4.502</cell>
 <cell>15.176</cell>
 <cell>7.316</cell>
 <cell>22.492</cell>
 <cell>0.209</cell>
 <cell>4.812</cell>
 <cell>0.101</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/q:ALn</cell>
 <cell>4.470</cell>
 <cell>15.269</cell>
 <cell>7.284</cell>
 <cell>22.553</cell>
 <cell>0.209</cell>
 <cell>4.719</cell>
 <cell>0.040</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/q:ALn</cell>
 <cell>4.369</cell>
 <cell>15.333</cell>
 <cell>7.183</cell>
 <cell>22.516</cell>
 <cell>0.196</cell>
 <cell>4.655</cell>
 <cell>0.090</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15_rep:CLK</cell>
 <cell>COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/hwdataReg[21]:ALn</cell>
 <cell>4.356</cell>
 <cell>15.337</cell>
 <cell>7.185</cell>
 <cell>22.522</cell>
 <cell>0.209</cell>
 <cell>4.651</cell>
 <cell>0.086</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.526</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.793</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14.733</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.407</cell>
 <cell>1.016</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.140</cell>
 <cell>1.156</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.465</cell>
 <cell>1.621</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.167</cell>
 <cell>1.788</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB10:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>2.203</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB10:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.059</cell>
 <cell>2.262</cell>
 <cell>902</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB10_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.552</cell>
 <cell>2.814</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.201</cell>
 <cell>3.015</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/un1_reset_debug:B</cell>
 <cell>net</cell>
 <cell>CORERESET_PF_C0_0_CoreRESET_PF_C0_0_dff</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.437</cell>
 <cell>4.452</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/un1_reset_debug:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.171</cell>
 <cell>4.623</cell>
 <cell>25</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/un1_reset_debug_RNI5KLF:A</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/un1_reset_debug_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.134</cell>
 <cell>4.757</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/un1_reset_debug_RNI5KLF:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.073</cell>
 <cell>4.830</cell>
 <cell>17</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:B</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/un1_reset_debug_data_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.417</cell>
 <cell>5.247</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/_T_49:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>5.413</cell>
 <cell>30</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK__T_49_arst_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.380</cell>
 <cell>7.793</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.793</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>20.528</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>20.898</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>21.019</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>21.443</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>21.595</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB10:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.377</cell>
 <cell>21.972</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB10:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>22.024</cell>
 <cell>902</cell>
 <cell>f</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB10_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.472</cell>
 <cell>22.496</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>22.734</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.012</cell>
 <cell>22.722</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/q:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.196</cell>
 <cell>22.526</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.526</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>External Recovery (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_9:ALn</cell>
 <cell>7.268</cell>
 <cell></cell>
 <cell>7.268</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>4.935</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_13:ALn</cell>
 <cell>7.177</cell>
 <cell></cell>
 <cell>7.177</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>4.825</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:ALn</cell>
 <cell>7.151</cell>
 <cell></cell>
 <cell>7.151</cell>
 <cell></cell>
 <cell>0.196</cell>
 <cell>4.816</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:ALn</cell>
 <cell>6.801</cell>
 <cell></cell>
 <cell>6.801</cell>
 <cell></cell>
 <cell>0.196</cell>
 <cell>4.486</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>USER_RST</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_11:ALn</cell>
 <cell>6.650</cell>
 <cell></cell>
 <cell>6.650</cell>
 <cell></cell>
 <cell>0.209</cell>
 <cell>4.315</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_9:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.268</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>USER_RST</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.609</cell>
 <cell>0.609</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:YIN</cell>
 <cell>net</cell>
 <cell>USER_RST_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.609</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>USER_RST_ibuf/U_IOIN:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOIN_IB_E</cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>0.945</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_D:B</cell>
 <cell>net</cell>
 <cell>USER_RST_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.767</cell>
 <cell>4.712</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_D:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>4.765</cell>
 <cell>17</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_9:ALn</cell>
 <cell>net</cell>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_INTERNAL_RST_i</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.503</cell>
 <cell>7.268</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.268</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>SYS_CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:PAD</cell>
 <cell>net</cell>
 <cell>SYS_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>SYS_CLK_ibuf/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_IN</cell>
 <cell>+</cell>
 <cell>0.528</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.370</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_IOBA:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.121</cell>
 <cell>N/C</cell>
 <cell>2</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:A</cell>
 <cell>net</cell>
 <cell>SYS_CLK_ibuf_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.152</cell>
 <cell>N/C</cell>
 <cell>14</cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB14:A</cell>
 <cell>net</cell>
 <cell>I_1/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.378</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>I_1/U0_RGB1_RGB14:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>N/C</cell>
 <cell>1357</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_9:CLK</cell>
 <cell>net</cell>
 <cell>I_1/U0_RGB1_RGB14_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.517</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.012</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_9:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.209</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain TCK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</cell>
 <cell>22.839</cell>
 <cell>67.959</cell>
 <cell>22.839</cell>
 <cell>90.798</cell>
 <cell>0.000</cell>
 <cell>30.736</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:D</cell>
 <cell>22.146</cell>
 <cell>68.289</cell>
 <cell>22.146</cell>
 <cell>90.435</cell>
 <cell>0.000</cell>
 <cell>30.076</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:D</cell>
 <cell>22.038</cell>
 <cell>68.392</cell>
 <cell>22.038</cell>
 <cell>90.430</cell>
 <cell>0.000</cell>
 <cell>29.870</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D</cell>
 <cell>21.922</cell>
 <cell>68.521</cell>
 <cell>21.922</cell>
 <cell>90.443</cell>
 <cell>0.000</cell>
 <cell>29.612</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</cell>
 <cell>21.848</cell>
 <cell>68.923</cell>
 <cell>21.848</cell>
 <cell>90.771</cell>
 <cell>0.000</cell>
 <cell>28.808</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>90.798</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>22.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>67.959</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>8.220</cell>
 <cell>8.220</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt_UTDI</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.294</cell>
 <cell>9.514</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>9.714</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt_UTDI_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.162</cell>
 <cell>9.876</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>10.076</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt_UTDI_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.153</cell>
 <cell>10.229</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>10.429</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.654</cell>
 <cell>11.083</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.136</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.113</cell>
 <cell>11.249</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.302</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>11.419</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.472</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.115</cell>
 <cell>11.587</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.640</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.065</cell>
 <cell>11.705</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>11.758</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>11.887</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.090</cell>
 <cell>11.977</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>12.104</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>12.157</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>12.282</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>12.335</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.125</cell>
 <cell>12.460</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>12.513</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.304</cell>
 <cell>13.817</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>13.870</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.321</cell>
 <cell>15.191</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.156</cell>
 <cell>15.347</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>15.461</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>15.514</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.367</cell>
 <cell>15.881</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>15.934</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.056</cell>
 <cell>15.990</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>16.043</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>16.170</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>16.223</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>16.349</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>16.402</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>16.516</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>16.569</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.126</cell>
 <cell>16.695</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>16.748</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.116</cell>
 <cell>16.864</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>16.917</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.123</cell>
 <cell>17.040</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>17.093</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>17.217</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>17.270</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>17.384</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>17.437</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.112</cell>
 <cell>17.549</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>17.602</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.351</cell>
 <cell>17.953</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>18.006</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>18.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>18.183</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>18.297</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>18.350</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>18.474</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>18.527</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.129</cell>
 <cell>18.656</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>18.709</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.124</cell>
 <cell>18.833</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>18.886</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.054</cell>
 <cell>18.940</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>18.993</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.113</cell>
 <cell>19.106</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>19.159</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.117</cell>
 <cell>19.276</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>19.329</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.233</cell>
 <cell>19.562</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>19.615</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.127</cell>
 <cell>19.742</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>19.795</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0_TGT_TDI_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.831</cell>
 <cell>21.626</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.200</cell>
 <cell>21.826</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</cell>
 <cell>net</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40_6_0_0_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.013</cell>
 <cell>22.839</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22.839</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.340</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.340</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>1.698</cell>
 <cell>85.038</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.161</cell>
 <cell>85.199</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.164</cell>
 <cell>85.363</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.443</cell>
 <cell>85.806</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.154</cell>
 <cell>85.960</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB6:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.375</cell>
 <cell>86.335</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>86.387</cell>
 <cell>3</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB6_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.491</cell>
 <cell>86.878</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.114</cell>
 <cell>86.992</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/un1_DUT_TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.773</cell>
 <cell>89.765</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.110</cell>
 <cell>89.875</cell>
 <cell>10</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB4:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.380</cell>
 <cell>90.255</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>90.310</cell>
 <cell>51</cell>
 <cell>r</cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB4_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.500</cell>
 <cell>90.810</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>90.810</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.012</cell>
 <cell>90.798</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>90.798</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>90.798</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET SYS_CLK to TCK</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</cell>
 <cell>6.502</cell>
 <cell>80.378</cell>
 <cell>6.502</cell>
 <cell>86.880</cell>
 <cell>0.196</cell>
 <cell>5.880</cell>
 <cell>-3.758</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</cell>
 <cell>6.502</cell>
 <cell>80.378</cell>
 <cell>6.502</cell>
 <cell>86.880</cell>
 <cell>0.196</cell>
 <cell>5.880</cell>
 <cell>-3.758</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:ALn</cell>
 <cell>19.262</cell>
 <cell>154.678</cell>
 <cell>19.262</cell>
 <cell>173.940</cell>
 <cell>0.209</cell>
 <cell>11.980</cell>
 <cell>-7.491</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:ALn</cell>
 <cell>18.818</cell>
 <cell>155.117</cell>
 <cell>18.818</cell>
 <cell>173.935</cell>
 <cell>0.209</cell>
 <cell>11.541</cell>
 <cell>-7.486</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:ALn</cell>
 <cell>18.584</cell>
 <cell>155.367</cell>
 <cell>18.584</cell>
 <cell>173.951</cell>
 <cell>0.196</cell>
 <cell>11.291</cell>
 <cell>-7.489</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>86.880</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>6.502</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>80.378</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>3.274</cell>
 <cell>3.274</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB_URSTB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.430</cell>
 <cell>4.704</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>4.942</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB_URSTB_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.159</cell>
 <cell>5.101</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>5.339</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB_URSTB_3</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>5.485</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1D</cell>
 <cell>+</cell>
 <cell>0.238</cell>
 <cell>5.723</cell>
 <cell>18</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.779</cell>
 <cell>6.502</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6.502</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>83.330</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>TCK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</cell>
 <cell>net</cell>
 <cell>TCK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>83.330</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:UJTAG_SEC</cell>
 <cell>+</cell>
 <cell>1.919</cell>
 <cell>85.249</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.166</cell>
 <cell>85.415</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.184</cell>
 <cell>85.599</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.438</cell>
 <cell>86.037</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>86.183</cell>
 <cell>8</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB6:A</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.383</cell>
 <cell>86.566</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB6:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>86.621</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK</cell>
 <cell>net</cell>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB6_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.467</cell>
 <cell>87.088</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>87.088</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.012</cell>
 <cell>87.076</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.196</cell>
 <cell>86.880</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>86.880</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
