===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.5989 seconds

  ----Wall Time----  ----Name----
    4.5171 ( 12.0%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.7545 ( 10.0%)    Parse modules
    0.7284 (  1.9%)    Verify circuit
   21.6710 ( 57.6%)  'firrtl.circuit' Pipeline
    0.6969 (  1.9%)    LowerFIRRTLAnnotations
    0.0648 (  0.2%)    LowerIntrinsics
    0.0648 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.4308 (  6.5%)    'firrtl.module' Pipeline
    0.7966 (  2.1%)      DropName
    1.6342 (  4.3%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0777 (  0.2%)    'firrtl.module' Pipeline
    0.0777 (  0.2%)      LowerCHIRRTLPass
    0.1213 (  0.3%)    InferWidths
    0.6727 (  1.8%)    MemToRegOfVec
    0.9329 (  2.5%)    InferResets
    0.0623 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1004 (  0.3%)    WireDFT
    0.6018 (  1.6%)    'firrtl.module' Pipeline
    0.6018 (  1.6%)      FlattenMemory
    0.8402 (  2.2%)    LowerFIRRTLTypes
    0.8918 (  2.4%)    'firrtl.module' Pipeline
    0.8554 (  2.3%)      ExpandWhens
    0.0364 (  0.1%)      SFCCompat
    0.8263 (  2.2%)    Inliner
    0.9332 (  2.5%)    'firrtl.module' Pipeline
    0.9332 (  2.5%)      RandomizeRegisterInit
    0.4461 (  1.2%)    CheckCombCycles
    0.0616 (  0.2%)      (A) circt::firrtl::InstanceGraph
    8.0233 ( 21.3%)    'firrtl.module' Pipeline
    7.5616 ( 20.1%)      Canonicalizer
    0.4616 (  1.2%)      InferReadWrite
    0.1772 (  0.5%)    PrefixModules
    0.0726 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.1916 (  3.2%)    IMConstProp
    0.0667 (  0.2%)    AddSeqMemPorts
    0.0667 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4700 (  1.3%)    CreateSiFiveMetadata
    0.0342 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.6403 (  1.7%)    SymbolDCE
    0.0675 (  0.2%)    BlackBoxReader
    0.0675 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3768 (  1.0%)    'firrtl.module' Pipeline
    0.3768 (  1.0%)      DropName
    0.5861 (  1.6%)  InnerSymbolDCE
    6.2737 ( 16.7%)  'firrtl.circuit' Pipeline
    5.2514 ( 14.0%)    'firrtl.module' Pipeline
    5.2514 ( 14.0%)      Canonicalizer
    0.6298 (  1.7%)    IMDeadCodeElim
    0.0698 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0394 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.2180 (  0.6%)    LowerXMR
    0.0258 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6045 (  1.6%)  LowerFIRRTLToHW
    0.0237 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.9674 (  2.6%)  'hw.module' Pipeline
    0.1556 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2486 (  0.7%)    Canonicalizer
    0.1279 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4353 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.9099 (  2.4%)  'hw.module' Pipeline
    0.2709 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.3183 (  0.8%)    Canonicalizer
    0.1407 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1800 (  0.5%)    HWCleanup
    0.2357 (  0.6%)  'hw.module' Pipeline
    0.0275 (  0.1%)    HWLegalizeModules
    0.2082 (  0.6%)    PrettifyVerilog
    0.1882 (  0.5%)  StripDebugInfoWithPred
    1.5535 (  4.1%)  ExportVerilog
    0.4438 (  1.2%)  'builtin.module' Pipeline
    0.4069 (  1.1%)    'hw.module' Pipeline
    0.4069 (  1.1%)      PrepareForEmission
   -0.4400 ( -1.2%)  Rest
   37.5989 (100.0%)  Total

{
  totalTime: 37.637,
  maxMemory: 613666816
}
