[INFO][FLOW] Using platform directory /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45
/opt/openroad/openroad_flow_scripts/flow/util/markDontUse.py -p "TAPCELL_X1 FILLCELL_X1 AOI211_X1 OAI211_X1" -i /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Marked 4 cells as dont_use
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/lib/NangateOpenCellLibrary_typical.lib
mkdir -p /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/yosys/bin/yosys -v 3 -c /opt/openroad/openroad_flow_scripts/flow/scripts/synth.tcl) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/1_1_yosys.log
1. Executing Verilog-2005 frontend: ./main_kernel.v
2. Executing Liberty frontend.
3. Executing Verilog-2005 frontend: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/cells_clkgate.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\main_kernel'.
4.2.1. Analyzing design hierarchy..
4.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_main_kernel'.
4.2.3. Analyzing design hierarchy..
4.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\flipflop_AR'.
4.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\datapath_main_kernel'.
4.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\controller_main_kernel'.
4.2.7. Analyzing design hierarchy..
4.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\split_signal'.
4.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\split_signal'.
4.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\split_signal'.
4.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\register_SE'.
4.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\register_STD'.
4.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\join_signal'.
4.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\join_signal'.
4.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\join_signal'.
4.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\UUdata_converter_FU'.
4.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_pointer_plus_expr_FU'.
4.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_pointer_plus_expr_FU'.
4.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_pointer_plus_expr_FU'.
4.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_pointer_plus_expr_FU'.
4.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_pointer_plus_expr_FU'.
4.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\UUdata_converter_FU'.
4.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\UUdata_converter_FU'.
4.2.24. Executing AST frontend in derive mode using pre-parsed AST for module `\UUdata_converter_FU'.
4.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.30. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.31. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.32. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.33. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.34. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.35. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.36. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.37. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.38. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.39. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.40. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.41. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.42. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.43. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.44. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.45. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.46. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.47. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.48. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.49. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.50. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.51. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.52. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.53. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.54. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.55. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.56. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.57. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.58. Executing AST frontend in derive mode using pre-parsed AST for module `\bus_merger'.
4.2.59. Executing AST frontend in derive mode using pre-parsed AST for module `\bus_merger'.
4.2.60. Executing AST frontend in derive mode using pre-parsed AST for module `\bus_merger'.
4.2.61. Executing AST frontend in derive mode using pre-parsed AST for module `\__float_mule8m23b_127nih'.
4.2.62. Executing AST frontend in derive mode using pre-parsed AST for module `\__float_adde8m23b_127nih'.
4.2.63. Executing AST frontend in derive mode using pre-parsed AST for module `\MUX_GATE'.
4.2.64. Executing AST frontend in derive mode using pre-parsed AST for module `\MUX_GATE'.
4.2.65. Executing AST frontend in derive mode using pre-parsed AST for module `\BMEMORY_CTRLN'.
4.2.66. Executing AST frontend in derive mode using pre-parsed AST for module `\ASSIGN_VECTOR_BOOL_FU'.
4.2.67. Analyzing design hierarchy..
4.2.68. Executing AST frontend in derive mode using pre-parsed AST for module `\register_STD'.
4.2.69. Executing AST frontend in derive mode using pre-parsed AST for module `\datapath___float_adde8m23b_127nih'.
4.2.70. Executing AST frontend in derive mode using pre-parsed AST for module `\controller___float_adde8m23b_127nih'.
4.2.71. Executing AST frontend in derive mode using pre-parsed AST for module `\datapath___float_mule8m23b_127nih'.
4.2.72. Executing AST frontend in derive mode using pre-parsed AST for module `\controller___float_mule8m23b_127nih'.
4.2.73. Analyzing design hierarchy..
4.2.74. Executing AST frontend in derive mode using pre-parsed AST for module `\register_STD'.
4.2.75. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.76. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.77. Executing AST frontend in derive mode using pre-parsed AST for module `\truth_and_expr_FU'.
4.2.78. Executing AST frontend in derive mode using pre-parsed AST for module `\truth_or_expr_FU'.
4.2.79. Executing AST frontend in derive mode using pre-parsed AST for module `\UUdata_converter_FU'.
4.2.80. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.81. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.82. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.83. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.84. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.85. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.86. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.87. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_extract_bit_expr_FU'.
4.2.88. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.89. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.90. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.91. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.92. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.93. Executing AST frontend in derive mode using pre-parsed AST for module `\truth_xor_expr_FU'.
4.2.94. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.95. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_eq_expr_FU'.
4.2.96. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_ne_expr_FU'.
4.2.97. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_eq_expr_FU'.
4.2.98. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_ne_expr_FU'.
4.2.99. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_eq_expr_FU'.
4.2.100. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_eq_expr_FU'.
4.2.101. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_eq_expr_FU'.
4.2.102. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_eq_expr_FU'.
4.2.103. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.104. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.105. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.106. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.107. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.108. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.109. Executing AST frontend in derive mode using pre-parsed AST for module `\UUdata_converter_FU'.
4.2.110. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.111. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.112. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_xor_expr_FU'.
4.2.113. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.114. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.115. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.116. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.117. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.118. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.119. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_plus_expr_FU'.
4.2.120. Executing AST frontend in derive mode using pre-parsed AST for module `\UUdata_converter_FU'.
4.2.121. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.122. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_xor_expr_FU'.
4.2.123. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.124. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_mult_expr_FU'.
4.2.125. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.126. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.127. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.128. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.129. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.130. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_ternary_plus_expr_FU'.
4.2.131. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.132. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.133. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.134. Executing AST frontend in derive mode using pre-parsed AST for module `\UUdata_converter_FU'.
4.2.135. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.136. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.137. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_plus_expr_FU'.
4.2.138. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.139. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.140. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.141. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.142. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.143. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.144. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.145. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.146. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.147. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.148. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.149. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.150. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.151. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.152. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.153. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.154. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.155. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.156. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.157. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.158. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.159. Executing AST frontend in derive mode using pre-parsed AST for module `\register_STD'.
4.2.160. Executing AST frontend in derive mode using pre-parsed AST for module `\register_SE'.
4.2.161. Executing AST frontend in derive mode using pre-parsed AST for module `\register_SE'.
4.2.162. Executing AST frontend in derive mode using pre-parsed AST for module `\register_STD'.
4.2.163. Executing AST frontend in derive mode using pre-parsed AST for module `\register_STD'.
4.2.164. Executing AST frontend in derive mode using pre-parsed AST for module `\register_STD'.
4.2.165. Executing AST frontend in derive mode using pre-parsed AST for module `\ASSIGN_UNSIGNED_FU'.
4.2.166. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.167. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.168. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.169. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.170. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.171. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.172. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.173. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.174. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.175. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.176. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.177. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.178. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.179. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.180. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.181. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.182. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_plus_expr_FU'.
4.2.183. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.184. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.185. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.186. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.187. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.188. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.189. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.190. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lt_expr_FU'.
4.2.191. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_eq_expr_FU'.
4.2.192. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_eq_expr_FU'.
4.2.193. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_eq_expr_FU'.
4.2.194. Executing AST frontend in derive mode using pre-parsed AST for module `\UIdata_converter_FU'.
4.2.195. Executing AST frontend in derive mode using pre-parsed AST for module `\lshift_expr_FU'.
4.2.196. Executing AST frontend in derive mode using pre-parsed AST for module `\lshift_expr_FU'.
4.2.197. Executing AST frontend in derive mode using pre-parsed AST for module `\IUdata_converter_FU'.
4.2.198. Executing AST frontend in derive mode using pre-parsed AST for module `\rshift_expr_FU'.
4.2.199. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_ne_expr_FU'.
4.2.200. Executing AST frontend in derive mode using pre-parsed AST for module `\IUdata_converter_FU'.
4.2.201. Executing AST frontend in derive mode using pre-parsed AST for module `\rshift_expr_FU'.
4.2.202. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_ne_expr_FU'.
4.2.203. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lt_expr_FU'.
4.2.204. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.205. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.206. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.207. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.208. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.209. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.210. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.211. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.212. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.213. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.214. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_plus_expr_FU'.
4.2.215. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.216. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.217. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.218. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.219. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.220. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.221. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_ternary_pm_expr_FU'.
4.2.222. Executing AST frontend in derive mode using pre-parsed AST for module `\UUdata_converter_FU'.
4.2.223. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.224. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.225. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.226. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.227. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.228. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.229. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.230. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.231. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.232. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.233. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.234. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.235. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.236. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_cond_expr_FU'.
4.2.237. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.238. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.239. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.240. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_plus_expr_FU'.
4.2.241. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_concat_expr_FU'.
4.2.242. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_xor_expr_FU'.
4.2.243. Executing AST frontend in derive mode using pre-parsed AST for module `\IIdata_converter_FU'.
4.2.244. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.245. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.246. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.247. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_xor_expr_FU'.
4.2.248. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.249. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.250. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_ior_expr_FU'.
4.2.251. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_rshift_expr_FU'.
4.2.252. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_lshift_expr_FU'.
4.2.253. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_minus_expr_FU'.
4.2.254. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.255. Executing AST frontend in derive mode using pre-parsed AST for module `\ui_bit_and_expr_FU'.
4.2.256. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.257. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.258. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.259. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.260. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.261. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.262. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.263. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.264. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.265. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.266. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.267. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.268. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.269. Executing AST frontend in derive mode using pre-parsed AST for module `\constant_value'.
4.2.270. Analyzing design hierarchy..
4.2.271. Analyzing design hierarchy..
4.3. Executing PROC pass (convert processes to netlists).
4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.3.4. Executing PROC_INIT pass (extract init attributes).
4.3.5. Executing PROC_ARST pass (detect async resets in processes).
4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
4.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.3.11. Executing OPT_EXPR pass (perform const folding).
4.4. Executing FLATTEN pass (flatten design).
4.5. Executing OPT_EXPR pass (perform const folding).
4.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7. Executing CHECK pass (checking for obvious problems).
4.8. Executing OPT pass (performing simple optimizations).
4.8.1. Executing OPT_EXPR pass (perform const folding).
4.8.2. Executing OPT_MERGE pass (detect identical cells).
4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.8.5. Executing OPT_MERGE pass (detect identical cells).
4.8.6. Executing OPT_DFF pass (perform DFF optimizations).
4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.8. Executing OPT_EXPR pass (perform const folding).
4.8.9. Rerunning OPT passes. (Maybe there is more to do..)
4.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.8.12. Executing OPT_MERGE pass (detect identical cells).
4.8.13. Executing OPT_DFF pass (perform DFF optimizations).
4.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.15. Executing OPT_EXPR pass (perform const folding).
4.8.16. Finished OPT passes. (There is nothing left to do.)
4.9. Executing FSM pass (extract and optimize FSM).
4.9.1. Executing FSM_DETECT pass (finding FSMs in design).
4.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.10. Executing OPT pass (performing simple optimizations).
4.10.1. Executing OPT_EXPR pass (perform const folding).
4.10.2. Executing OPT_MERGE pass (detect identical cells).
4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.10.5. Executing OPT_MERGE pass (detect identical cells).
4.10.6. Executing OPT_DFF pass (perform DFF optimizations).
4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.10.8. Executing OPT_EXPR pass (perform const folding).
4.10.9. Rerunning OPT passes. (Maybe there is more to do..)
4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.10.12. Executing OPT_MERGE pass (detect identical cells).
4.10.13. Executing OPT_DFF pass (perform DFF optimizations).
4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.10.15. Executing OPT_EXPR pass (perform const folding).
4.10.16. Rerunning OPT passes. (Maybe there is more to do..)
4.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.10.19. Executing OPT_MERGE pass (detect identical cells).
4.10.20. Executing OPT_DFF pass (perform DFF optimizations).
4.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
4.10.22. Executing OPT_EXPR pass (perform const folding).
4.10.23. Finished OPT passes. (There is nothing left to do.)
4.11. Executing WREDUCE pass (reducing word size of cells).
4.12. Executing PEEPOPT pass (run peephole optimizers).
4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
4.14. Executing ALUMACC pass (create $alu and $macc cells).
4.15. Executing SHARE pass (SAT-based resource sharing).
4.16. Executing OPT pass (performing simple optimizations).
4.16.1. Executing OPT_EXPR pass (perform const folding).
4.16.2. Executing OPT_MERGE pass (detect identical cells).
4.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.16.5. Executing OPT_MERGE pass (detect identical cells).
4.16.6. Executing OPT_DFF pass (perform DFF optimizations).
4.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.8. Executing OPT_EXPR pass (perform const folding).
4.16.9. Rerunning OPT passes. (Maybe there is more to do..)
4.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.16.12. Executing OPT_MERGE pass (detect identical cells).
4.16.13. Executing OPT_DFF pass (perform DFF optimizations).
4.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.15. Executing OPT_EXPR pass (perform const folding).
4.16.16. Finished OPT passes. (There is nothing left to do.)
4.17. Executing MEMORY pass.
4.17.1. Executing OPT_MEM pass (optimize memories).
4.17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.17.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.17.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.17.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.17.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
4.17.9. Executing MEMORY_COLLECT pass (generating $mem cells).
4.18. Executing OPT_CLEAN pass (remove unused cells and wires).
4.19. Executing OPT pass (performing simple optimizations).
4.19.1. Executing OPT_EXPR pass (perform const folding).
4.19.2. Executing OPT_MERGE pass (detect identical cells).
4.19.3. Executing OPT_DFF pass (perform DFF optimizations).
4.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.19.5. Finished fast OPT passes.
4.20. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
4.21. Executing OPT pass (performing simple optimizations).
4.21.1. Executing OPT_EXPR pass (perform const folding).
4.21.2. Executing OPT_MERGE pass (detect identical cells).
4.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.21.5. Executing OPT_MERGE pass (detect identical cells).
4.21.6. Executing OPT_SHARE pass.
4.21.7. Executing OPT_DFF pass (perform DFF optimizations).
4.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
4.21.9. Executing OPT_EXPR pass (perform const folding).
4.21.10. Rerunning OPT passes. (Maybe there is more to do..)
4.21.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.21.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.21.13. Executing OPT_MERGE pass (detect identical cells).
4.21.14. Executing OPT_SHARE pass.
4.21.15. Executing OPT_DFF pass (perform DFF optimizations).
4.21.16. Executing OPT_CLEAN pass (remove unused cells and wires).
4.21.17. Executing OPT_EXPR pass (perform const folding).
4.21.18. Rerunning OPT passes. (Maybe there is more to do..)
4.21.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.21.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.21.21. Executing OPT_MERGE pass (detect identical cells).
4.21.22. Executing OPT_SHARE pass.
4.21.23. Executing OPT_DFF pass (perform DFF optimizations).
4.21.24. Executing OPT_CLEAN pass (remove unused cells and wires).
4.21.25. Executing OPT_EXPR pass (perform const folding).
4.21.26. Finished OPT passes. (There is nothing left to do.)
4.22. Executing TECHMAP pass (map to technology primitives).
4.22.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v
4.22.2. Continuing TECHMAP pass.
4.23. Executing OPT pass (performing simple optimizations).
4.23.1. Executing OPT_EXPR pass (perform const folding).
4.23.2. Executing OPT_MERGE pass (detect identical cells).
4.23.3. Executing OPT_DFF pass (perform DFF optimizations).
4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.23.5. Finished fast OPT passes.
4.24. Executing ABC pass (technology mapping using ABC).
4.24.1. Extracting gate netlist of module `\main_kernel' to `<abc-temp-dir>/input.blif'..
4.25. Executing OPT pass (performing simple optimizations).
4.25.1. Executing OPT_EXPR pass (perform const folding).
4.25.2. Executing OPT_MERGE pass (detect identical cells).
4.25.3. Executing OPT_DFF pass (perform DFF optimizations).
4.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.25.5. Finished fast OPT passes.
4.26. Executing HIERARCHY pass (managing design hierarchy).
4.26.1. Analyzing design hierarchy..
4.26.2. Analyzing design hierarchy..
4.27. Printing statistics.
4.28. Executing CHECK pass (checking for obvious problems).
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
5.2. Executing OPT_MERGE pass (detect identical cells).
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.5. Executing OPT_MERGE pass (detect identical cells).
5.6. Executing OPT_DFF pass (perform DFF optimizations).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
5.8. Executing OPT_EXPR pass (perform const folding).
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.12. Executing OPT_MERGE pass (detect identical cells).
5.13. Executing OPT_DFF pass (perform DFF optimizations).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
5.15. Executing OPT_EXPR pass (perform const folding).
5.16. Finished OPT passes. (There is nothing left to do.)
6. Executing EXTRACT_FA pass (find and extract full/half adders).
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/cells_adders.v
7.2. Continuing TECHMAP pass.
8. Executing TECHMAP pass (map to technology primitives).
8.1. Executing Verilog-2005 frontend: /opt/openroad/yosys/bin/../share/yosys/techmap.v
8.2. Continuing TECHMAP pass.
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_DFF pass (perform DFF optimizations).
9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
9.5. Finished fast OPT passes.
10. Executing TECHMAP pass (map to technology primitives).
10.1. Executing Verilog-2005 frontend: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/cells_latch.v
10.2. Continuing TECHMAP pass.
11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
11.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
12. Executing OPT pass (performing simple optimizations).
12.1. Executing OPT_EXPR pass (perform const folding).
12.2. Executing OPT_MERGE pass (detect identical cells).
12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.5. Executing OPT_MERGE pass (detect identical cells).
12.6. Executing OPT_DFF pass (perform DFF optimizations).
12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
12.8. Executing OPT_EXPR pass (perform const folding).
12.9. Rerunning OPT passes. (Maybe there is more to do..)
12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
12.12. Executing OPT_MERGE pass (detect identical cells).
12.13. Executing OPT_DFF pass (perform DFF optimizations).
12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
12.15. Executing OPT_EXPR pass (perform const folding).
12.16. Finished OPT passes. (There is nothing left to do.)
Using ABC speed script.
[FLOW] Set ABC_CLOCK_PERIOD_IN_PS to: 5000
13. Executing ABC pass (technology mapping using ABC).
13.1. Extracting gate netlist of module `\main_kernel' to `<abc-temp-dir>/input.blif'..
13.1.1. Executing ABC.
13.1.2. Re-integrating ABC results.
14. Executing SETUNDEF pass (replace undef values with defined constants).
15. Executing SPLITNETS pass (splitting up multi-bit signals).
16. Executing OPT_CLEAN pass (remove unused cells and wires).
17. Executing HILOMAP pass (mapping to constant drivers).
18. Executing INSBUF pass (insert buffer cells for connected wires).
19. Executing CHECK pass (checking for obvious problems).
20. Printing statistics.
21. Executing Verilog backend.
Warnings: 8 unique messages, 72 total
End of script. Logfile hash: 3331913d08, CPU: user 305.97s system 1.50s, MEM: 1233.88 MB peak
Yosys 0.13+15 (git sha1 bc027b2, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 31% 2x abc (139 sec), 17% 36x opt_clean (78 sec), ...
Elapsed time: 7:21.62[h:]min:sec. CPU time: user 434.72 sys 6.84 (99%). Peak memory: 1263492KB.
mkdir -p /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/1_1_yosys.v /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/1_synth.v
mkdir -p /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base
cp HLS_output/Synthesis/nangate45_constraints.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/1_synth.sdc
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/floorplan.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_1_floorplan.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_1_floorplan.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
number instances in verilog is 114352
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.090, 2.800).
[INFO IFP-0001] Added 1062 rows of 7829 sites.
[INFO RSZ-0026] Removed 8036 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -177074.05

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -50.11

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -50.11

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_221757_/CK ^
   0.00
_221821_/CK ^
   0.00      0.00       0.00


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _235966_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235694_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235966_/CK (DFF_X1)
                  0.02    0.10    0.10 v _235966_/Q (DFF_X1)
     9   12.78                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i0.Datapath_i.reg_14.reg_out1[31] (net)
                  0.02    0.00    0.10 v _235694_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _235694_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _235865_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: Mout_addr_ram[38] (output port clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235865_/CK (DFF_X1)
                  0.33    0.42    0.42 ^ _235865_/Q (DFF_X1)
    54  141.33                           _main_kernel_i0.Controller_i._present_state[2] (net)
                  0.33    0.00    0.42 ^ _141723_/A2 (NAND4_X1)
                  3.97    4.99    5.41 v _141723_/ZN (NAND4_X1)
   454 1200.40                           _054432_ (net)
                  3.97    0.00    5.41 v _156294_/A2 (NOR2_X1)
                  7.73   47.79   53.20 ^ _156294_/ZN (NOR2_X1)
   614 1701.10                           _021218_ (net)
                  7.73    0.00   53.20 ^ _156528_/B1 (AOI221_X1)
                  1.34    0.11   53.31 v _156528_/ZN (AOI221_X1)
     1    1.72                           _021449_ (net)
                  1.34    0.00   53.31 v _156529_/B2 (AOI21_X1)
                  0.19    0.40   53.70 ^ _156529_/ZN (AOI21_X1)
     1    1.99                           _021450_ (net)
                  0.19    0.00   53.70 ^ _156530_/A (AOI221_X1)
                  1.29    0.02   53.72 v _156530_/ZN (AOI221_X1)
     1    1.72                           _021451_ (net)
                  1.29    0.00   53.72 v _156531_/B2 (AOI21_X1)
                  0.18    0.38   54.11 ^ _156531_/ZN (AOI21_X1)
     1    1.93                           _021452_ (net)
                  0.18    0.00   54.11 ^ _156532_/A3 (NOR3_X1)
                  0.08    0.00   54.11 v _156532_/ZN (NOR3_X1)
     1    0.31                           Mout_addr_ram[38] (net)
                  0.08    0.00   54.11 v Mout_addr_ram[38] (out)
                                 54.11   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -1.00    4.00   output external delay
                                  4.00   data required time
-----------------------------------------------------------------------------
                                  4.00   data required time
                                -54.11   data arrival time
-----------------------------------------------------------------------------
                                -50.11   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _235865_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: Mout_addr_ram[38] (output port clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235865_/CK (DFF_X1)
                  0.33    0.42    0.42 ^ _235865_/Q (DFF_X1)
    54  141.33                           _main_kernel_i0.Controller_i._present_state[2] (net)
                  0.33    0.00    0.42 ^ _141723_/A2 (NAND4_X1)
                  3.97    4.99    5.41 v _141723_/ZN (NAND4_X1)
   454 1200.40                           _054432_ (net)
                  3.97    0.00    5.41 v _156294_/A2 (NOR2_X1)
                  7.73   47.79   53.20 ^ _156294_/ZN (NOR2_X1)
   614 1701.10                           _021218_ (net)
                  7.73    0.00   53.20 ^ _156528_/B1 (AOI221_X1)
                  1.34    0.11   53.31 v _156528_/ZN (AOI221_X1)
     1    1.72                           _021449_ (net)
                  1.34    0.00   53.31 v _156529_/B2 (AOI21_X1)
                  0.19    0.40   53.70 ^ _156529_/ZN (AOI21_X1)
     1    1.99                           _021450_ (net)
                  0.19    0.00   53.70 ^ _156530_/A (AOI221_X1)
                  1.29    0.02   53.72 v _156530_/ZN (AOI221_X1)
     1    1.72                           _021451_ (net)
                  1.29    0.00   53.72 v _156531_/B2 (AOI21_X1)
                  0.18    0.38   54.11 ^ _156531_/ZN (AOI21_X1)
     1    1.93                           _021452_ (net)
                  0.18    0.00   54.11 ^ _156532_/A3 (NOR3_X1)
                  0.08    0.00   54.11 v _156532_/ZN (NOR3_X1)
     1    0.31                           Mout_addr_ram[38] (net)
                  0.08    0.00   54.11 v Mout_addr_ram[38] (out)
                                 54.11   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                         -1.00    4.00   output external delay
                                  4.00   data required time
-----------------------------------------------------------------------------
                                  4.00   data required time
                                -54.11   data arrival time
-----------------------------------------------------------------------------
                                -50.11   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.74e-02   2.73e-03   1.31e-03   2.14e-02  44.3%
Combinational          1.72e-02   6.87e-03   2.94e-03   2.70e-02  55.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.46e-02   9.60e-03   4.25e-03   4.84e-02 100.0%
                          71.4%      19.8%       8.8%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 214810 u^2 10% utilization.
Core area = 8846519472000

Elapsed time: 0:20.08[h:]min:sec. CPU time: user 19.76 sys 0.31 (99%). Peak memory: 497860KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/io_placement_random.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_2_floorplan_io.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_2_floorplan_io.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:01.01[h:]min:sec. CPU time: user 0.88 sys 0.12 (99%). Peak memory: 258480KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/tdms_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_3_tdms.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_3_tdms_place.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
No macros found: Skipping global_placement
Elapsed time: 0:01.07[h:]min:sec. CPU time: user 0.93 sys 0.14 (99%). Peak memory: 254756KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/macro_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_4_mplace.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_4_mplace.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
No macros found: Skipping macro_placement
Elapsed time: 0:01.09[h:]min:sec. CPU time: user 0.96 sys 0.12 (99%). Peak memory: 254908KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/tapcell.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_5_tapcell.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_5_tapcell.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO TAP-0004] Inserted 2124 endcaps.
[INFO TAP-0005] Inserted 6384 tapcells.
Elapsed time: 0:00.90[h:]min:sec. CPU time: user 0.77 sys 0.13 (100%). Peak memory: 193056KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/pdn.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_6_pdn.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/2_6_pdn.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING PDN-1024] -verbose has been deprecated.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:02.01[h:]min:sec. CPU time: user 1.88 sys 0.12 (99%). Peak memory: 284136KB.
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/2_6_floorplan_pdn.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/2_floorplan.odb
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/global_place_skip_io.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_1_place_gp_skip_io.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_1_place_gp_skip_io.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 2979200 2979200
[INFO GPL-0006] NumInstances: 114824
[INFO GPL-0007] NumPlaceInstances: 106316
[INFO GPL-0008] NumFixedInstances: 8508
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 137493
[INFO GPL-0011] NumPins: 392914
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 2983510 2983510
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 2979200 2979200
[INFO GPL-0016] CoreArea: 8846519472000
[INFO GPL-0017] NonPlaceInstsArea: 9052512000
[INFO GPL-0018] PlaceInstsArea: 859239584000
[INFO GPL-0019] Util(%): 9.72
[INFO GPL-0020] StdInstsArea: 859239584000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 109436
[INFO GPL-0032] FillerInit: NumGNets: 137493
[INFO GPL-0033] FillerInit: NumGPins: 392914
[INFO GPL-0023] TargetDensity: 0.10
[INFO GPL-0024] AveragePlaceInstArea: 8081940
[INFO GPL-0025] IdealBinArea: 80819400
[INFO GPL-0026] IdealBinCnt: 109460
[INFO GPL-0027] TotalBinArea: 8846519472000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 11622 11616
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.999724 HPWL: 225415857
[NesterovSolve] Iter: 10 overflow: 0.999681 HPWL: 189148218
[NesterovSolve] Iter: 20 overflow: 0.999661 HPWL: 185242498
[NesterovSolve] Iter: 30 overflow: 0.999661 HPWL: 185647324
[NesterovSolve] Iter: 40 overflow: 0.999598 HPWL: 224692862
[NesterovSolve] Iter: 50 overflow: 0.999339 HPWL: 340274869
[NesterovSolve] Iter: 60 overflow: 0.998827 HPWL: 511020253
[NesterovSolve] Iter: 70 overflow: 0.997639 HPWL: 727368722
[NesterovSolve] Iter: 80 overflow: 0.995777 HPWL: 933381565
[NesterovSolve] Iter: 90 overflow: 0.99319 HPWL: 1116702001
[NesterovSolve] Iter: 100 overflow: 0.989548 HPWL: 1294591417
[NesterovSolve] Iter: 110 overflow: 0.984911 HPWL: 1503906314
[NesterovSolve] Iter: 120 overflow: 0.976777 HPWL: 1784415068
[NesterovSolve] Iter: 130 overflow: 0.962979 HPWL: 2140829316
[NesterovSolve] Iter: 140 overflow: 0.943796 HPWL: 2554410485
[NesterovSolve] Iter: 150 overflow: 0.919664 HPWL: 3006628154
[NesterovSolve] Iter: 160 overflow: 0.890255 HPWL: 3482636243
[NesterovSolve] Iter: 170 overflow: 0.856318 HPWL: 3942444569
[NesterovSolve] Iter: 180 overflow: 0.821857 HPWL: 4361456582
[NesterovSolve] Iter: 190 overflow: 0.78464 HPWL: 4745237706
[NesterovSolve] Iter: 200 overflow: 0.748084 HPWL: 5106598927
[NesterovSolve] Iter: 210 overflow: 0.713781 HPWL: 5457368619
[NesterovSolve] Iter: 220 overflow: 0.676076 HPWL: 5785127956
[NesterovSolve] Iter: 230 overflow: 0.640845 HPWL: 6061323342
[NesterovSolve] Iter: 240 overflow: 0.608843 HPWL: 6340686282
[NesterovSolve] Iter: 250 overflow: 0.570933 HPWL: 6500079721
[NesterovSolve] Iter: 260 overflow: 0.538556 HPWL: 6466407517
[NesterovSolve] Iter: 270 overflow: 0.499245 HPWL: 6484772487
[NesterovSolve] Iter: 280 overflow: 0.466758 HPWL: 6411261870
[NesterovSolve] Iter: 290 overflow: 0.431238 HPWL: 6333032995
[NesterovSolve] Iter: 300 overflow: 0.395752 HPWL: 6439322484
[NesterovSolve] Iter: 310 overflow: 0.362011 HPWL: 6338345444
[NesterovSolve] Iter: 320 overflow: 0.329596 HPWL: 6261627823
[NesterovSolve] Iter: 330 overflow: 0.302805 HPWL: 6230251670
[NesterovSolve] Iter: 340 overflow: 0.274558 HPWL: 6171443095
[NesterovSolve] Iter: 350 overflow: 0.24615 HPWL: 6138309171
[NesterovSolve] Iter: 360 overflow: 0.219237 HPWL: 6108572016
[NesterovSolve] Iter: 370 overflow: 0.194421 HPWL: 6092260267
[NesterovSolve] Iter: 380 overflow: 0.171304 HPWL: 6082888233
[NesterovSolve] Iter: 390 overflow: 0.149435 HPWL: 6080822974
[NesterovSolve] Iter: 400 overflow: 0.130953 HPWL: 6082269701
[NesterovSolve] Iter: 410 overflow: 0.113755 HPWL: 6087272510
[NesterovSolve] Iter: 420 overflow: 0.0984787 HPWL: 6096601305
[NesterovSolve] Finished with Overflow: 0.098479
Elapsed time: 0:39.43[h:]min:sec. CPU time: user 39.06 sys 0.37 (99%). Peak memory: 414772KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/io_placement.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_2_place_iop.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_2_place_iop.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots          18492
[INFO PPL-0002] Number of I/O            310
[INFO PPL-0003] Number of I/O w/sink     310
[INFO PPL-0004] Number of I/O w/o sink   2
[INFO PPL-0005] Slots per section        200
[INFO PPL-0006] Slots increase factor    0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 221615.80 um.
Elapsed time: 0:01.11[h:]min:sec. CPU time: user 0.95 sys 0.16 (100%). Peak memory: 267900KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/global_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_3_place_gp.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_3_place_gp.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 2979200 2979200
[INFO GPL-0006] NumInstances: 114824
[INFO GPL-0007] NumPlaceInstances: 106316
[INFO GPL-0008] NumFixedInstances: 8508
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 137493
[INFO GPL-0011] NumPins: 393224
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 2983510 2983510
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 2979200 2979200
[INFO GPL-0016] CoreArea: 8846519472000
[INFO GPL-0017] NonPlaceInstsArea: 9052512000
[INFO GPL-0018] PlaceInstsArea: 859239584000
[INFO GPL-0019] Util(%): 9.72
[INFO GPL-0020] StdInstsArea: 859239584000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00285811 HPWL: 7127206473
[InitialPlace]  Iter: 2 CG residual: 0.00131693 HPWL: 1674688447
[InitialPlace]  Iter: 3 CG residual: 0.00025011 HPWL: 1676041530
[InitialPlace]  Iter: 4 CG residual: 0.00022569 HPWL: 1672687328
[InitialPlace]  Iter: 5 CG residual: 0.00021242 HPWL: 1667702686
[InitialPlace]  Iter: 6 CG residual: 0.00018095 HPWL: 1664845474
[InitialPlace]  Iter: 7 CG residual: 0.00016271 HPWL: 1660048903
[InitialPlace]  Iter: 8 CG residual: 0.00025570 HPWL: 1656004022
[InitialPlace]  Iter: 9 CG residual: 0.00018636 HPWL: 1650534320
[InitialPlace]  Iter: 10 CG residual: 0.00018523 HPWL: 1646830841
[InitialPlace]  Iter: 11 CG residual: 0.00013071 HPWL: 1643944929
[InitialPlace]  Iter: 12 CG residual: 0.00017442 HPWL: 1640364016
[InitialPlace]  Iter: 13 CG residual: 0.00015639 HPWL: 1637088070
[InitialPlace]  Iter: 14 CG residual: 0.00014843 HPWL: 1634706915
[InitialPlace]  Iter: 15 CG residual: 0.00015789 HPWL: 1631803572
[InitialPlace]  Iter: 16 CG residual: 0.00016029 HPWL: 1629066580
[InitialPlace]  Iter: 17 CG residual: 0.00016507 HPWL: 1625448924
[InitialPlace]  Iter: 18 CG residual: 0.00014968 HPWL: 1622799544
[InitialPlace]  Iter: 19 CG residual: 0.00015604 HPWL: 1619289141
[InitialPlace]  Iter: 20 CG residual: 0.00014748 HPWL: 1618132272
[INFO GPL-0031] FillerInit: NumGCells: 109436
[INFO GPL-0032] FillerInit: NumGNets: 137493
[INFO GPL-0033] FillerInit: NumGPins: 393224
[INFO GPL-0023] TargetDensity: 0.10
[INFO GPL-0024] AveragePlaceInstArea: 8081940
[INFO GPL-0025] IdealBinArea: 80819400
[INFO GPL-0026] IdealBinCnt: 109460
[INFO GPL-0027] TotalBinArea: 8846519472000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 11622 11616
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.997756 HPWL: 752151398
[NesterovSolve] Iter: 10 overflow: 0.993622 HPWL: 1046713823
[NesterovSolve] Iter: 20 overflow: 0.991281 HPWL: 1173519696
[NesterovSolve] Iter: 30 overflow: 0.989948 HPWL: 1271212824
[NesterovSolve] Iter: 40 overflow: 0.989055 HPWL: 1335014748
[NesterovSolve] Iter: 50 overflow: 0.988301 HPWL: 1373733997
[NesterovSolve] Iter: 60 overflow: 0.987895 HPWL: 1393237507
[NesterovSolve] Iter: 70 overflow: 0.987489 HPWL: 1395800517
[NesterovSolve] Iter: 80 overflow: 0.987539 HPWL: 1389034618
[NesterovSolve] Iter: 90 overflow: 0.987275 HPWL: 1383577025
[NesterovSolve] Iter: 100 overflow: 0.987131 HPWL: 1383644121
[NesterovSolve] Iter: 110 overflow: 0.986969 HPWL: 1387158654
[NesterovSolve] Iter: 120 overflow: 0.986596 HPWL: 1391564438
[NesterovSolve] Iter: 130 overflow: 0.986424 HPWL: 1395543304
[NesterovSolve] Iter: 140 overflow: 0.986285 HPWL: 1399010854
[NesterovSolve] Iter: 150 overflow: 0.986183 HPWL: 1401816576
[NesterovSolve] Iter: 160 overflow: 0.986137 HPWL: 1404754321
[NesterovSolve] Iter: 170 overflow: 0.985841 HPWL: 1410921810
[NesterovSolve] Iter: 180 overflow: 0.985473 HPWL: 1424249199
[NesterovSolve] Iter: 190 overflow: 0.984794 HPWL: 1449575538
[NesterovSolve] Iter: 200 overflow: 0.983566 HPWL: 1493352543
[NesterovSolve] Iter: 210 overflow: 0.981554 HPWL: 1564391419
[NesterovSolve] Iter: 220 overflow: 0.978162 HPWL: 1673840603
[NesterovSolve] Iter: 230 overflow: 0.972747 HPWL: 1832042515
[NesterovSolve] Iter: 240 overflow: 0.96422 HPWL: 2048462116
[NesterovSolve] Iter: 250 overflow: 0.951272 HPWL: 2328117389
[NesterovSolve] Iter: 260 overflow: 0.933742 HPWL: 2670870652
[NesterovSolve] Iter: 270 overflow: 0.910797 HPWL: 3074569289
[NesterovSolve] Iter: 280 overflow: 0.88376 HPWL: 3527207203
[NesterovSolve] Iter: 290 overflow: 0.853115 HPWL: 4013644076
[NesterovSolve] Iter: 300 overflow: 0.81988 HPWL: 4526225344
[NesterovSolve] Iter: 310 overflow: 0.787347 HPWL: 5056904455
[INFO GPL-0100] worst slack 1.54e-09
[INFO GPL-0103] Weighted 13760 nets.
[NesterovSolve] Iter: 320 overflow: 0.756008 HPWL: 5129437465
[NesterovSolve] Iter: 330 overflow: 0.727407 HPWL: 5455539226
[NesterovSolve] Iter: 340 overflow: 0.689934 HPWL: 5751743255
[NesterovSolve] Iter: 350 overflow: 0.651866 HPWL: 5912959508
[INFO GPL-0100] worst slack 1.33e-09
[INFO GPL-0103] Weighted 13760 nets.
[NesterovSolve] Iter: 360 overflow: 0.61806 HPWL: 5990252884
[NesterovSolve] Snapshot saved at iter = 365
[NesterovSolve] Iter: 370 overflow: 0.584528 HPWL: 6194577668
[NesterovSolve] Iter: 380 overflow: 0.55176 HPWL: 6511075320
[NesterovSolve] Iter: 390 overflow: 0.519135 HPWL: 6536439146
[NesterovSolve] Iter: 400 overflow: 0.481918 HPWL: 6314563629
[INFO GPL-0100] worst slack 1.36e-09
[INFO GPL-0103] Weighted 13760 nets.
[NesterovSolve] Iter: 410 overflow: 0.444306 HPWL: 6885519510
[NesterovSolve] Iter: 420 overflow: 0.41155 HPWL: 6570698062
[NesterovSolve] Iter: 430 overflow: 0.380171 HPWL: 6997696308
[NesterovSolve] Iter: 440 overflow: 0.349704 HPWL: 6570698649
[NesterovSolve] Iter: 450 overflow: 0.317899 HPWL: 6523382422
[NesterovSolve] Iter: 460 overflow: 0.296849 HPWL: 6440698160
[INFO GPL-0100] worst slack 1.57e-09
[INFO GPL-0103] Weighted 13760 nets.
[NesterovSolve] Iter: 470 overflow: 0.270178 HPWL: 6333138836
[NesterovSolve] Iter: 480 overflow: 0.244893 HPWL: 6240426606
[NesterovSolve] Iter: 490 overflow: 0.217921 HPWL: 6192334643
[INFO GPL-0100] worst slack 1.58e-09
[INFO GPL-0103] Weighted 13758 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 710 710
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 504100
[INFO GPL-0063] TotalRouteOverflowH2: 0.0
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 1.0
[INFO GPL-0067] 1.0%RC: 1.0
[INFO GPL-0068] 2.0%RC: 1.0
[INFO GPL-0069] 5.0%RC: 0.9641693624234792
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0
[NesterovSolve] Iter: 500 overflow: 0.192137 HPWL: 6165800321
[NesterovSolve] Iter: 510 overflow: 0.167833 HPWL: 6150788192
[NesterovSolve] Iter: 520 overflow: 0.146467 HPWL: 6145561640
[INFO GPL-0100] worst slack 1.65e-09
[INFO GPL-0103] Weighted 13758 nets.
[NesterovSolve] Iter: 530 overflow: 0.127371 HPWL: 6145783818
[NesterovSolve] Iter: 540 overflow: 0.111104 HPWL: 6153385759
[NesterovSolve] Finished with Overflow: 0.098567

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -583705.88

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -300.57

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -300.57

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_221757_/CK ^
   0.00
_221821_/CK ^
   0.00      0.00       0.00


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _236396_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _236542_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _236396_/CK (DFF_X1)
                  0.01    0.09    0.09 ^ _236396_/Q (DFF_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i12.Datapath_i.reg_2.reg_out1 (net)
                  0.01    0.00    0.09 ^ _165309_/B2 (AOI21_X1)
                  0.01    0.01    0.10 v _165309_/ZN (AOI21_X1)
     1    1.30                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i12.Datapath_i.fu___float_adde8m23b_127nih_497281_498302.out1 (net)
                  0.01    0.00    0.10 v _236542_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _236542_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _235866_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _237351_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235866_/CK (DFF_X1)
                  0.67    0.75    0.75 v _235866_/Q (DFF_X1)
   129  736.99                           _main_kernel_i0.Controller_i._present_state[3] (net)
                  0.67    0.01    0.76 v _137927_/A1 (NAND2_X1)
                  0.14    0.21    0.97 ^ _137927_/ZN (NAND2_X1)
     6    9.52                           _051080_ (net)
                  0.14    0.00    0.97 ^ _140235_/A1 (OR2_X1)
                  4.80    4.50    5.47 ^ _140235_/ZN (OR2_X1)
   519 2583.39                           _053072_ (net)
                  4.80    0.03    5.49 ^ _140237_/A2 (NOR2_X1)
                 21.13   20.26   25.76 v _140237_/ZN (NOR2_X1)
   146 1015.70                           _053074_ (net)
                 21.13    0.35   26.11 v _140243_/A1 (NOR2_X1)
                  0.00  271.37  297.48 ^ _140243_/ZN (NOR2_X1)
   266 1436.07                           _053080_ (net)
                  0.00    1.92  299.39 ^ _140245_/A2 (NAND2_X1)
                  1.89    1.56  300.96 v _140245_/ZN (NAND2_X1)
   262 1301.41                           _053082_ (net)
                  2.95    1.77  302.72 v _145984_/A1 (NOR2_X1)
                  0.13    2.60  305.33 ^ _145984_/ZN (NOR2_X1)
     9   58.68                           _058179_ (net)
                  0.13    0.02  305.35 ^ _146083_/A1 (AOI22_X1)
                  0.29    0.09  305.43 v _146083_/ZN (AOI22_X1)
     1   19.53                           _main_kernel_i0.Datapath_i.MUX_799___float_adde8m23b_127nih_806_i4_0_2_0.out1[10] (net)
                  0.29    0.01  305.44 v _237351_/D (DFF_X1)
                                305.44   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ _237351_/CK (DFF_X1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                               -305.44   data arrival time
-----------------------------------------------------------------------------
                               -300.57   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _235866_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _237351_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235866_/CK (DFF_X1)
                  0.67    0.75    0.75 v _235866_/Q (DFF_X1)
   129  736.99                           _main_kernel_i0.Controller_i._present_state[3] (net)
                  0.67    0.01    0.76 v _137927_/A1 (NAND2_X1)
                  0.14    0.21    0.97 ^ _137927_/ZN (NAND2_X1)
     6    9.52                           _051080_ (net)
                  0.14    0.00    0.97 ^ _140235_/A1 (OR2_X1)
                  4.80    4.50    5.47 ^ _140235_/ZN (OR2_X1)
   519 2583.39                           _053072_ (net)
                  4.80    0.03    5.49 ^ _140237_/A2 (NOR2_X1)
                 21.13   20.26   25.76 v _140237_/ZN (NOR2_X1)
   146 1015.70                           _053074_ (net)
                 21.13    0.35   26.11 v _140243_/A1 (NOR2_X1)
                  0.00  271.37  297.48 ^ _140243_/ZN (NOR2_X1)
   266 1436.07                           _053080_ (net)
                  0.00    1.92  299.39 ^ _140245_/A2 (NAND2_X1)
                  1.89    1.56  300.96 v _140245_/ZN (NAND2_X1)
   262 1301.41                           _053082_ (net)
                  2.95    1.77  302.72 v _145984_/A1 (NOR2_X1)
                  0.13    2.60  305.33 ^ _145984_/ZN (NOR2_X1)
     9   58.68                           _058179_ (net)
                  0.13    0.02  305.35 ^ _146083_/A1 (AOI22_X1)
                  0.29    0.09  305.43 v _146083_/ZN (AOI22_X1)
     1   19.53                           _main_kernel_i0.Datapath_i.MUX_799___float_adde8m23b_127nih_806_i4_0_2_0.out1[10] (net)
                  0.29    0.01  305.44 v _237351_/D (DFF_X1)
                                305.44   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ _237351_/CK (DFF_X1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                               -305.44   data arrival time
-----------------------------------------------------------------------------
                               -300.57   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.76e-02   4.26e-03   1.31e-03   2.31e-02  41.3%
Combinational          2.00e-02   9.94e-03   2.94e-03   3.28e-02  58.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.75e-02   1.42e-02   4.25e-03   5.60e-02 100.0%
                          67.1%      25.4%       7.6%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 217073 u^2 10% utilization.
Core area = 8846519472000

Elapsed time: 8:53.55[h:]min:sec. CPU time: user 530.70 sys 2.77 (99%). Peak memory: 2172484KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/resize.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_4_resizer.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_4_resizer.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -583705.88

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -300.57

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -300.57

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_221757_/CK ^
   0.00
_221821_/CK ^
   0.00      0.00       0.00


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _236396_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _236542_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _236396_/CK (DFF_X1)
                  0.01    0.09    0.09 ^ _236396_/Q (DFF_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i12.Datapath_i.reg_2.reg_out1 (net)
                  0.01    0.00    0.09 ^ _165309_/B2 (AOI21_X1)
                  0.01    0.01    0.10 v _165309_/ZN (AOI21_X1)
     1    1.30                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i12.Datapath_i.fu___float_adde8m23b_127nih_497281_498302.out1 (net)
                  0.01    0.00    0.10 v _236542_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _236542_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _235866_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _237351_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235866_/CK (DFF_X1)
                  0.67    0.75    0.75 v _235866_/Q (DFF_X1)
   129  736.99                           _main_kernel_i0.Controller_i._present_state[3] (net)
                  0.67    0.01    0.76 v _137927_/A1 (NAND2_X1)
                  0.14    0.21    0.97 ^ _137927_/ZN (NAND2_X1)
     6    9.52                           _051080_ (net)
                  0.14    0.00    0.97 ^ _140235_/A1 (OR2_X1)
                  4.80    4.50    5.47 ^ _140235_/ZN (OR2_X1)
   519 2583.39                           _053072_ (net)
                  4.80    0.03    5.49 ^ _140237_/A2 (NOR2_X1)
                 21.13   20.26   25.76 v _140237_/ZN (NOR2_X1)
   146 1015.70                           _053074_ (net)
                 21.13    0.35   26.11 v _140243_/A1 (NOR2_X1)
                  0.00  271.37  297.48 ^ _140243_/ZN (NOR2_X1)
   266 1436.07                           _053080_ (net)
                  0.00    1.92  299.39 ^ _140245_/A2 (NAND2_X1)
                  1.89    1.56  300.96 v _140245_/ZN (NAND2_X1)
   262 1301.41                           _053082_ (net)
                  2.95    1.77  302.72 v _145984_/A1 (NOR2_X1)
                  0.13    2.60  305.33 ^ _145984_/ZN (NOR2_X1)
     9   58.68                           _058179_ (net)
                  0.13    0.02  305.35 ^ _146083_/A1 (AOI22_X1)
                  0.29    0.09  305.43 v _146083_/ZN (AOI22_X1)
     1   19.53                           _main_kernel_i0.Datapath_i.MUX_799___float_adde8m23b_127nih_806_i4_0_2_0.out1[10] (net)
                  0.29    0.01  305.44 v _237351_/D (DFF_X1)
                                305.44   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ _237351_/CK (DFF_X1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                               -305.44   data arrival time
-----------------------------------------------------------------------------
                               -300.57   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _235866_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _237351_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235866_/CK (DFF_X1)
                  0.67    0.75    0.75 v _235866_/Q (DFF_X1)
   129  736.99                           _main_kernel_i0.Controller_i._present_state[3] (net)
                  0.67    0.01    0.76 v _137927_/A1 (NAND2_X1)
                  0.14    0.21    0.97 ^ _137927_/ZN (NAND2_X1)
     6    9.52                           _051080_ (net)
                  0.14    0.00    0.97 ^ _140235_/A1 (OR2_X1)
                  4.80    4.50    5.47 ^ _140235_/ZN (OR2_X1)
   519 2583.39                           _053072_ (net)
                  4.80    0.03    5.49 ^ _140237_/A2 (NOR2_X1)
                 21.13   20.26   25.76 v _140237_/ZN (NOR2_X1)
   146 1015.70                           _053074_ (net)
                 21.13    0.35   26.11 v _140243_/A1 (NOR2_X1)
                  0.00  271.37  297.48 ^ _140243_/ZN (NOR2_X1)
   266 1436.07                           _053080_ (net)
                  0.00    1.92  299.39 ^ _140245_/A2 (NAND2_X1)
                  1.89    1.56  300.96 v _140245_/ZN (NAND2_X1)
   262 1301.41                           _053082_ (net)
                  2.95    1.77  302.72 v _145984_/A1 (NOR2_X1)
                  0.13    2.60  305.33 ^ _145984_/ZN (NOR2_X1)
     9   58.68                           _058179_ (net)
                  0.13    0.02  305.35 ^ _146083_/A1 (AOI22_X1)
                  0.29    0.09  305.43 v _146083_/ZN (AOI22_X1)
     1   19.53                           _main_kernel_i0.Datapath_i.MUX_799___float_adde8m23b_127nih_806_i4_0_2_0.out1[10] (net)
                  0.29    0.01  305.44 v _237351_/D (DFF_X1)
                                305.44   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ _237351_/CK (DFF_X1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                               -305.44   data arrival time
-----------------------------------------------------------------------------
                               -300.57   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.76e-02   4.26e-03   1.31e-03   2.31e-02  41.3%
Combinational          2.00e-02   9.94e-03   2.94e-03   3.28e-02  58.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.75e-02   1.42e-02   4.25e-03   5.60e-02 100.0%
                          67.1%      25.4%       7.6%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 217073 u^2 10% utilization.
Core area = 8846519472000


==========================================================================
instance_count
--------------------------------------------------------------------------
114824

==========================================================================
pin_count
--------------------------------------------------------------------------
392914

Perform port buffering...
[INFO RSZ-0027] Inserted 162 input buffers.
[INFO RSZ-0028] Inserted 135 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0034] Found 24763 slew violations.
[INFO RSZ-0036] Found 722 capacitance violations.
[INFO RSZ-0037] Found 461 long wires.
[INFO RSZ-0038] Inserted 3228 buffers in 25310 nets.
[INFO RSZ-0039] Resized 12698 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 10 tie LOGIC0_X1 instances.
Repair tie hi fanout...
[INFO RSZ-0042] Inserted 1 tie LOGIC1_X1 instances.

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 1.64

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_221757_/CK ^
   0.00
_221821_/CK ^
   0.00      0.00       0.00


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _236396_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _236542_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _236396_/CK (DFF_X1)
                  0.01    0.09    0.09 ^ _236396_/Q (DFF_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i12.Datapath_i.reg_2.reg_out1 (net)
                  0.01    0.00    0.09 ^ _165309_/B2 (AOI21_X1)
                  0.01    0.01    0.10 v _165309_/ZN (AOI21_X1)
     1    1.30                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i12.Datapath_i.fu___float_adde8m23b_127nih_497281_498302.out1 (net)
                  0.01    0.00    0.10 v _236542_/D (DFF_X2)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _236542_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _238269_/CK (DFF_X2)
                  0.11    0.21    0.21 ^ _238269_/Q (DFF_X2)
    27  103.64                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.00    0.21 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.25 ^ wire2859/Z (BUF_X8)
    23   92.63                           net2859 (net)
                  0.06    0.05    0.30 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.32 v _170510_/ZN (NAND2_X1)
     1    3.70                           _075248_ (net)
                  0.03    0.00    0.32 v _207471_/B (FA_X1)
                  0.01    0.13    0.45 ^ _207471_/S (FA_X1)
     1    1.88                           _075251_ (net)
                  0.01    0.00    0.45 ^ _182289_/A (INV_X1)
                  0.01    0.01    0.46 v _182289_/ZN (INV_X1)
     1    3.58                           _075309_ (net)
                  0.01    0.00    0.46 v _207486_/CI (FA_X1)
                  0.01    0.11    0.57 ^ _207486_/S (FA_X1)
     1    2.51                           _075311_ (net)
                  0.01    0.00    0.57 ^ _173358_/A (INV_X1)
                  0.01    0.01    0.58 v _173358_/ZN (INV_X1)
     1    4.77                           _075323_ (net)
                  0.01    0.00    0.59 v _207489_/B (FA_X1)
                  0.01    0.12    0.70 ^ _207489_/S (FA_X1)
     1    2.47                           _075326_ (net)
                  0.01    0.00    0.70 ^ _173359_/A (INV_X1)
                  0.01    0.01    0.72 v _173359_/ZN (INV_X1)
     1    4.37                           _075353_ (net)
                  0.01    0.00    0.72 v _207497_/A (FA_X1)
                  0.01    0.11    0.83 ^ _207497_/S (FA_X1)
     1    2.15                           _075355_ (net)
                  0.01    0.00    0.83 ^ _173361_/A (INV_X1)
                  0.01    0.01    0.84 v _173361_/ZN (INV_X1)
     1    3.89                           _075428_ (net)
                  0.01    0.00    0.84 v _207515_/CI (FA_X1)
                  0.01    0.11    0.95 ^ _207515_/S (FA_X1)
     1    1.95                           _075430_ (net)
                  0.01    0.00    0.95 ^ _173368_/A (INV_X1)
                  0.01    0.01    0.96 v _173368_/ZN (INV_X1)
     1    4.50                           _075506_ (net)
                  0.01    0.00    0.96 v _207534_/CI (FA_X1)
                  0.02    0.09    1.05 v _207534_/S (FA_X1)
     1    3.38                           _075508_ (net)
                  0.02    0.00    1.05 v _207552_/CI (FA_X1)
                  0.01    0.11    1.17 ^ _207552_/S (FA_X1)
     1    2.16                           _075583_ (net)
                  0.01    0.00    1.17 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.18 v _182315_/ZN (INV_X1)
     1    3.83                           _109485_ (net)
                  0.01    0.00    1.18 v _215769_/B (HA_X1)
                  0.01    0.03    1.21 v _215769_/CO (HA_X1)
     2    3.44                           _109486_ (net)
                  0.01    0.00    1.21 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.26 v _124460_/ZN (OR2_X1)
     1    3.30                           _042707_ (net)
                  0.01    0.00    1.26 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.34 ^ _124462_/ZN (AOI221_X2)
     2    5.45                           _042709_ (net)
                  0.05    0.00    1.34 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.37 v _124471_/ZN (AOI22_X1)
     2    3.31                           _042718_ (net)
                  0.02    0.00    1.37 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.40 ^ _124472_/ZN (NAND2_X1)
     3    5.61                           _042719_ (net)
                  0.02    0.00    1.40 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.42 v _177240_/ZN (NOR3_X1)
     1    3.19                           _031112_ (net)
                  0.01    0.00    1.42 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.45 ^ _177241_/ZN (OAI21_X2)
     1    7.63                           _031113_ (net)
                  0.03    0.00    1.45 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    1.48 v _177247_/ZN (NAND3_X4)
     3   17.75                           _076630_ (net)
                  0.02    0.00    1.48 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    1.58 ^ _177254_/ZN (AOI221_X2)
     2    8.30                           _031125_ (net)
                  0.06    0.00    1.58 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    1.63 v _177255_/ZN (OAI211_X2)
     2    7.54                           _076610_ (net)
                  0.03    0.00    1.63 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    1.67 ^ _177256_/ZN (AOI21_X1)
     1    3.70                           _031126_ (net)
                  0.03    0.00    1.67 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    1.70 v _177258_/ZN (OAI21_X2)
     2    8.41                           _076605_ (net)
                  0.02    0.00    1.70 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    1.78 ^ _177260_/ZN (AOI221_X2)
     2    5.27                           _031129_ (net)
                  0.05    0.00    1.78 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    1.81 v _177261_/ZN (OAI21_X1)
     1    4.52                           _076595_ (net)
                  0.02    0.00    1.81 v _207796_/A (FA_X1)
                  0.01    0.08    1.89 v _207796_/CO (FA_X1)
     1    2.51                           _076598_ (net)
                  0.01    0.00    1.89 v _124484_/B (XNOR2_X1)
                  0.01    0.04    1.93 v _124484_/ZN (XNOR2_X1)
     1    2.54                           _042727_ (net)
                  0.01    0.00    1.93 v _124486_/A (XNOR2_X1)
                  0.02    0.05    1.98 v _124486_/ZN (XNOR2_X1)
     1    4.81                           _042729_ (net)
                  0.02    0.00    1.98 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.10 ^ _124487_/ZN (XNOR2_X2)
     6   36.92                           _042730_ (net)
                  0.09    0.01    2.10 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.14 ^ max_cap440/Z (BUF_X8)
    22   50.18                           net440 (net)
                  0.02    0.01    2.15 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.17 v _124496_/ZN (NAND2_X1)
     1    2.09                           _042737_ (net)
                  0.01    0.00    2.17 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.20 ^ _124497_/ZN (OAI21_X1)
     2    6.10                           _120204_ (net)
                  0.04    0.00    2.20 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.22 v _140124_/ZN (NOR4_X1)
     2    3.41                           _052965_ (net)
                  0.01    0.00    2.22 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.29 ^ _140125_/ZN (NOR3_X1)
     1    4.24                           _052966_ (net)
                  0.04    0.00    2.29 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.34 ^ _140128_/ZN (OR2_X4)
     2   53.49                           _120203_ (net)
                  0.02    0.00    2.34 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.38 ^ _220163_/CO (HA_X1)
     1    3.51                           _120168_ (net)
                  0.01    0.00    2.38 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.42 ^ _220151_/CO (HA_X1)
     2    5.73                           _120170_ (net)
                  0.02    0.00    2.42 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.44 v _124507_/ZN (NAND2_X1)
     2    4.08                           _042746_ (net)
                  0.01    0.00    2.44 v _124508_/A2 (NOR2_X1)
                  0.02    0.04    2.48 ^ _124508_/ZN (NOR2_X1)
     2    3.10                           _042747_ (net)
                  0.02    0.00    2.48 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    2.54 ^ _124510_/ZN (AND4_X1)
     2    3.30                           _042749_ (net)
                  0.02    0.00    2.54 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    2.63 ^ _124515_/ZN (AND4_X1)
     3   10.13                           _120182_ (net)
                  0.03    0.00    2.63 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    2.71 ^ _124529_/ZN (AND4_X1)
     3    9.82                           _120191_ (net)
                  0.03    0.00    2.71 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    2.78 ^ _124542_/ZN (AND4_X4)
     2   44.36                           _120200_ (net)
                  0.05    0.03    2.81 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    2.88 ^ _124545_/ZN (AND3_X1)
     2    5.24                           _109704_ (net)
                  0.02    0.00    2.88 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    2.93 ^ _124546_/ZN (AND3_X1)
     2    4.71                           _109701_ (net)
                  0.02    0.00    2.93 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    2.99 ^ _124548_/ZN (AND3_X1)
     2    4.68                           _109698_ (net)
                  0.02    0.00    2.99 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.04 ^ _124550_/ZN (AND3_X1)
     2    6.13                           _109695_ (net)
                  0.02    0.00    3.04 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.10 ^ _215854_/S (HA_X1)
     2    3.67                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.10 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.14 ^ _140133_/ZN (AND2_X1)
     1    1.76                           _052972_ (net)
                  0.01    0.00    3.14 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.17 v _140134_/ZN (NAND4_X1)
     1    2.43                           _052973_ (net)
                  0.02    0.00    3.17 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.23 ^ _140135_/ZN (OAI21_X1)
     2    4.98                           _052974_ (net)
                  0.03    0.00    3.23 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.25 v _140139_/ZN (NAND2_X1)
     1    1.86                           _052977_ (net)
                  0.01    0.00    3.25 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.30 v _140140_/ZN (OR2_X1)
     1    2.62                           _052978_ (net)
                  0.01    0.00    3.30 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.33 ^ _140141_/ZN (OAI21_X1)
     1    1.39                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.33 ^ _235630_/D (DFF_X2)
                                  3.33   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ _235630_/CK (DFF_X2)
                         -0.03    4.97   library setup time
                                  4.97   data required time
-----------------------------------------------------------------------------
                                  4.97   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  1.64   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _238269_/CK (DFF_X2)
                  0.11    0.21    0.21 ^ _238269_/Q (DFF_X2)
    27  103.64                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.00    0.21 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.25 ^ wire2859/Z (BUF_X8)
    23   92.63                           net2859 (net)
                  0.06    0.05    0.30 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.32 v _170510_/ZN (NAND2_X1)
     1    3.70                           _075248_ (net)
                  0.03    0.00    0.32 v _207471_/B (FA_X1)
                  0.01    0.13    0.45 ^ _207471_/S (FA_X1)
     1    1.88                           _075251_ (net)
                  0.01    0.00    0.45 ^ _182289_/A (INV_X1)
                  0.01    0.01    0.46 v _182289_/ZN (INV_X1)
     1    3.58                           _075309_ (net)
                  0.01    0.00    0.46 v _207486_/CI (FA_X1)
                  0.01    0.11    0.57 ^ _207486_/S (FA_X1)
     1    2.51                           _075311_ (net)
                  0.01    0.00    0.57 ^ _173358_/A (INV_X1)
                  0.01    0.01    0.58 v _173358_/ZN (INV_X1)
     1    4.77                           _075323_ (net)
                  0.01    0.00    0.59 v _207489_/B (FA_X1)
                  0.01    0.12    0.70 ^ _207489_/S (FA_X1)
     1    2.47                           _075326_ (net)
                  0.01    0.00    0.70 ^ _173359_/A (INV_X1)
                  0.01    0.01    0.72 v _173359_/ZN (INV_X1)
     1    4.37                           _075353_ (net)
                  0.01    0.00    0.72 v _207497_/A (FA_X1)
                  0.01    0.11    0.83 ^ _207497_/S (FA_X1)
     1    2.15                           _075355_ (net)
                  0.01    0.00    0.83 ^ _173361_/A (INV_X1)
                  0.01    0.01    0.84 v _173361_/ZN (INV_X1)
     1    3.89                           _075428_ (net)
                  0.01    0.00    0.84 v _207515_/CI (FA_X1)
                  0.01    0.11    0.95 ^ _207515_/S (FA_X1)
     1    1.95                           _075430_ (net)
                  0.01    0.00    0.95 ^ _173368_/A (INV_X1)
                  0.01    0.01    0.96 v _173368_/ZN (INV_X1)
     1    4.50                           _075506_ (net)
                  0.01    0.00    0.96 v _207534_/CI (FA_X1)
                  0.02    0.09    1.05 v _207534_/S (FA_X1)
     1    3.38                           _075508_ (net)
                  0.02    0.00    1.05 v _207552_/CI (FA_X1)
                  0.01    0.11    1.17 ^ _207552_/S (FA_X1)
     1    2.16                           _075583_ (net)
                  0.01    0.00    1.17 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.18 v _182315_/ZN (INV_X1)
     1    3.83                           _109485_ (net)
                  0.01    0.00    1.18 v _215769_/B (HA_X1)
                  0.01    0.03    1.21 v _215769_/CO (HA_X1)
     2    3.44                           _109486_ (net)
                  0.01    0.00    1.21 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.26 v _124460_/ZN (OR2_X1)
     1    3.30                           _042707_ (net)
                  0.01    0.00    1.26 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.34 ^ _124462_/ZN (AOI221_X2)
     2    5.45                           _042709_ (net)
                  0.05    0.00    1.34 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.37 v _124471_/ZN (AOI22_X1)
     2    3.31                           _042718_ (net)
                  0.02    0.00    1.37 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.40 ^ _124472_/ZN (NAND2_X1)
     3    5.61                           _042719_ (net)
                  0.02    0.00    1.40 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.42 v _177240_/ZN (NOR3_X1)
     1    3.19                           _031112_ (net)
                  0.01    0.00    1.42 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.45 ^ _177241_/ZN (OAI21_X2)
     1    7.63                           _031113_ (net)
                  0.03    0.00    1.45 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    1.48 v _177247_/ZN (NAND3_X4)
     3   17.75                           _076630_ (net)
                  0.02    0.00    1.48 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    1.58 ^ _177254_/ZN (AOI221_X2)
     2    8.30                           _031125_ (net)
                  0.06    0.00    1.58 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    1.63 v _177255_/ZN (OAI211_X2)
     2    7.54                           _076610_ (net)
                  0.03    0.00    1.63 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    1.67 ^ _177256_/ZN (AOI21_X1)
     1    3.70                           _031126_ (net)
                  0.03    0.00    1.67 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    1.70 v _177258_/ZN (OAI21_X2)
     2    8.41                           _076605_ (net)
                  0.02    0.00    1.70 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    1.78 ^ _177260_/ZN (AOI221_X2)
     2    5.27                           _031129_ (net)
                  0.05    0.00    1.78 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    1.81 v _177261_/ZN (OAI21_X1)
     1    4.52                           _076595_ (net)
                  0.02    0.00    1.81 v _207796_/A (FA_X1)
                  0.01    0.08    1.89 v _207796_/CO (FA_X1)
     1    2.51                           _076598_ (net)
                  0.01    0.00    1.89 v _124484_/B (XNOR2_X1)
                  0.01    0.04    1.93 v _124484_/ZN (XNOR2_X1)
     1    2.54                           _042727_ (net)
                  0.01    0.00    1.93 v _124486_/A (XNOR2_X1)
                  0.02    0.05    1.98 v _124486_/ZN (XNOR2_X1)
     1    4.81                           _042729_ (net)
                  0.02    0.00    1.98 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.10 ^ _124487_/ZN (XNOR2_X2)
     6   36.92                           _042730_ (net)
                  0.09    0.01    2.10 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.14 ^ max_cap440/Z (BUF_X8)
    22   50.18                           net440 (net)
                  0.02    0.01    2.15 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.17 v _124496_/ZN (NAND2_X1)
     1    2.09                           _042737_ (net)
                  0.01    0.00    2.17 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.20 ^ _124497_/ZN (OAI21_X1)
     2    6.10                           _120204_ (net)
                  0.04    0.00    2.20 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.22 v _140124_/ZN (NOR4_X1)
     2    3.41                           _052965_ (net)
                  0.01    0.00    2.22 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.29 ^ _140125_/ZN (NOR3_X1)
     1    4.24                           _052966_ (net)
                  0.04    0.00    2.29 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.34 ^ _140128_/ZN (OR2_X4)
     2   53.49                           _120203_ (net)
                  0.02    0.00    2.34 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.38 ^ _220163_/CO (HA_X1)
     1    3.51                           _120168_ (net)
                  0.01    0.00    2.38 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.42 ^ _220151_/CO (HA_X1)
     2    5.73                           _120170_ (net)
                  0.02    0.00    2.42 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.44 v _124507_/ZN (NAND2_X1)
     2    4.08                           _042746_ (net)
                  0.01    0.00    2.44 v _124508_/A2 (NOR2_X1)
                  0.02    0.04    2.48 ^ _124508_/ZN (NOR2_X1)
     2    3.10                           _042747_ (net)
                  0.02    0.00    2.48 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    2.54 ^ _124510_/ZN (AND4_X1)
     2    3.30                           _042749_ (net)
                  0.02    0.00    2.54 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    2.63 ^ _124515_/ZN (AND4_X1)
     3   10.13                           _120182_ (net)
                  0.03    0.00    2.63 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    2.71 ^ _124529_/ZN (AND4_X1)
     3    9.82                           _120191_ (net)
                  0.03    0.00    2.71 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    2.78 ^ _124542_/ZN (AND4_X4)
     2   44.36                           _120200_ (net)
                  0.05    0.03    2.81 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    2.88 ^ _124545_/ZN (AND3_X1)
     2    5.24                           _109704_ (net)
                  0.02    0.00    2.88 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    2.93 ^ _124546_/ZN (AND3_X1)
     2    4.71                           _109701_ (net)
                  0.02    0.00    2.93 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    2.99 ^ _124548_/ZN (AND3_X1)
     2    4.68                           _109698_ (net)
                  0.02    0.00    2.99 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.04 ^ _124550_/ZN (AND3_X1)
     2    6.13                           _109695_ (net)
                  0.02    0.00    3.04 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.10 ^ _215854_/S (HA_X1)
     2    3.67                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.10 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.14 ^ _140133_/ZN (AND2_X1)
     1    1.76                           _052972_ (net)
                  0.01    0.00    3.14 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.17 v _140134_/ZN (NAND4_X1)
     1    2.43                           _052973_ (net)
                  0.02    0.00    3.17 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.23 ^ _140135_/ZN (OAI21_X1)
     2    4.98                           _052974_ (net)
                  0.03    0.00    3.23 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.25 v _140139_/ZN (NAND2_X1)
     1    1.86                           _052977_ (net)
                  0.01    0.00    3.25 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.30 v _140140_/ZN (OR2_X1)
     1    2.62                           _052978_ (net)
                  0.01    0.00    3.30 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.33 ^ _140141_/ZN (OAI21_X1)
     1    1.39                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.33 ^ _235630_/D (DFF_X2)
                                  3.33   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ _235630_/CK (DFF_X2)
                         -0.03    4.97   library setup time
                                  4.97   data required time
-----------------------------------------------------------------------------
                                  4.97   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  1.64   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_137599_/ZN                            28.99   33.38   -4.39 (VIOLATED)
_140637_/ZN                           106.81  108.36   -1.55 (VIOLATED)


==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.059593427926301956

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3002

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
-4.391977787017822

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1515

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
3.3274

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
1.6396

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
49.275711

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.79e-02   3.82e-03   1.41e-03   2.31e-02  43.6%
Combinational          1.20e-02   1.34e-02   4.41e-03   2.99e-02  56.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.99e-02   1.73e-02   5.82e-03   5.30e-02 100.0%
                          56.4%      32.6%      11.0%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 252494 u^2 11% utilization.
Core area = 8846519472000


==========================================================================
instance_count
--------------------------------------------------------------------------
118358

==========================================================================
pin_count
--------------------------------------------------------------------------
399973

Elapsed time: 1:28.33[h:]min:sec. CPU time: user 87.36 sys 0.96 (99%). Peak memory: 987260KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/detail_place.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_5_opendp.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/3_5_opendp.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement      78119.5 u
average displacement        0.7 u
max displacement           12.4 u
original HPWL         3761992.7 u
legalized HPWL        3808869.7 u
delta HPWL                    1 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 118358 cells, 310 terminals, 141027 edges and 400283 pins.
[INFO DPO-0109] Network stats: inst 118668, edges 141027, pins 400283
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 8818 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 109850 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (4180, 5600) - (2979200, 2979200)
[INFO DPO-0310] Assigned 109850 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 7.605583e+09.
[INFO DPO-0302] End of matching; objective is 7.604751e+09, improvement is 0.01 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 7.527914e+09.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 7.510516e+09.
[INFO DPO-0307] End of global swaps; objective is 7.510516e+09, improvement is 1.24 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 7.495757e+09.
[INFO DPO-0309] End of vertical swaps; objective is 7.495757e+09, improvement is 0.20 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 7.495105e+09.
[INFO DPO-0305] End of reordering; objective is 7.495105e+09, improvement is 0.01 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 2197000 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 2197000, swaps 50448, moves 1078413 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 7.489400e+09, Scratch cost 7.440832e+09, Incremental cost 7.440832e+09, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 7.440832e+09.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.65 percent.
[INFO DPO-0328] End of random improver; improvement is 0.648496 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 55023 cell orientations for row compatibility.
[INFO DPO-0383] Performed 36304 cell flips.
[INFO DPO-0384] End of flipping; objective is 7.414864e+09, improvement is 0.43 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL          3808869.7 u
Final HPWL             3698083.8 u
Delta HPWL                  -2.9 %

[INFO DPL-0020] Mirrored 7806 instances
[INFO DPL-0021] HPWL before          3698083.8 u
[INFO DPL-0022] HPWL after           3696285.9 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 1.68

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_221757_/CK ^
   0.00
_221821_/CK ^
   0.00      0.00       0.00


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _236396_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _236542_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _236396_/CK (DFF_X1)
                  0.01    0.09    0.09 ^ _236396_/Q (DFF_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i12.Datapath_i.reg_2.reg_out1 (net)
                  0.01    0.00    0.09 ^ _165309_/B2 (AOI21_X1)
                  0.01    0.01    0.10 v _165309_/ZN (AOI21_X1)
     1    1.22                           _main_kernel_i0.Datapath_i.__float_adde8m23b_127nih_806_i12.Datapath_i.fu___float_adde8m23b_127nih_497281_498302.out1 (net)
                  0.01    0.00    0.10 v _236542_/D (DFF_X2)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _236542_/CK (DFF_X2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _238269_/CK (DFF_X2)
                  0.11    0.21    0.21 ^ _238269_/Q (DFF_X2)
    27  104.78                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.00    0.21 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.24 ^ wire2859/Z (BUF_X8)
    23   92.57                           net2859 (net)
                  0.06    0.04    0.29 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.31 v _170510_/ZN (NAND2_X1)
     1    3.53                           _075248_ (net)
                  0.03    0.00    0.31 v _207471_/B (FA_X1)
                  0.01    0.13    0.44 ^ _207471_/S (FA_X1)
     1    2.12                           _075251_ (net)
                  0.01    0.00    0.44 ^ _182289_/A (INV_X1)
                  0.01    0.01    0.45 v _182289_/ZN (INV_X1)
     1    3.21                           _075309_ (net)
                  0.01    0.00    0.45 v _207486_/CI (FA_X1)
                  0.01    0.11    0.56 ^ _207486_/S (FA_X1)
     1    2.18                           _075311_ (net)
                  0.01    0.00    0.56 ^ _173358_/A (INV_X1)
                  0.01    0.01    0.57 v _173358_/ZN (INV_X1)
     1    4.64                           _075323_ (net)
                  0.01    0.00    0.58 v _207489_/B (FA_X1)
                  0.01    0.12    0.69 ^ _207489_/S (FA_X1)
     1    2.10                           _075326_ (net)
                  0.01    0.00    0.69 ^ _173359_/A (INV_X1)
                  0.01    0.01    0.70 v _173359_/ZN (INV_X1)
     1    3.75                           _075353_ (net)
                  0.01    0.00    0.70 v _207497_/A (FA_X1)
                  0.01    0.11    0.82 ^ _207497_/S (FA_X1)
     1    2.13                           _075355_ (net)
                  0.01    0.00    0.82 ^ _173361_/A (INV_X1)
                  0.01    0.01    0.83 v _173361_/ZN (INV_X1)
     1    3.72                           _075428_ (net)
                  0.01    0.00    0.83 v _207515_/CI (FA_X1)
                  0.01    0.11    0.94 ^ _207515_/S (FA_X1)
     1    2.25                           _075430_ (net)
                  0.01    0.00    0.94 ^ _173368_/A (INV_X1)
                  0.01    0.01    0.95 v _173368_/ZN (INV_X1)
     1    4.15                           _075506_ (net)
                  0.01    0.00    0.95 v _207534_/CI (FA_X1)
                  0.02    0.09    1.04 v _207534_/S (FA_X1)
     1    3.64                           _075508_ (net)
                  0.02    0.00    1.04 v _207552_/CI (FA_X1)
                  0.01    0.11    1.16 ^ _207552_/S (FA_X1)
     1    2.33                           _075583_ (net)
                  0.01    0.00    1.16 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.17 v _182315_/ZN (INV_X1)
     1    3.84                           _109485_ (net)
                  0.01    0.00    1.17 v _215769_/B (HA_X1)
                  0.01    0.03    1.20 v _215769_/CO (HA_X1)
     2    3.28                           _109486_ (net)
                  0.01    0.00    1.20 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.25 v _124460_/ZN (OR2_X1)
     1    3.20                           _042707_ (net)
                  0.01    0.00    1.25 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.33 ^ _124462_/ZN (AOI221_X2)
     2    5.64                           _042709_ (net)
                  0.05    0.00    1.33 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.36 v _124471_/ZN (AOI22_X1)
     2    3.60                           _042718_ (net)
                  0.02    0.00    1.36 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.39 ^ _124472_/ZN (NAND2_X1)
     3    5.16                           _042719_ (net)
                  0.02    0.00    1.39 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.41 v _177240_/ZN (NOR3_X1)
     1    3.30                           _031112_ (net)
                  0.01    0.00    1.41 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.43 ^ _177241_/ZN (OAI21_X2)
     1    7.58                           _031113_ (net)
                  0.03    0.00    1.43 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    1.47 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    1.47 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    1.57 ^ _177254_/ZN (AOI221_X2)
     2    8.05                           _031125_ (net)
                  0.06    0.00    1.57 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    1.62 v _177255_/ZN (OAI211_X2)
     2    7.65                           _076610_ (net)
                  0.03    0.00    1.62 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    1.66 ^ _177256_/ZN (AOI21_X1)
     1    3.56                           _031126_ (net)
                  0.03    0.00    1.66 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    1.69 v _177258_/ZN (OAI21_X2)
     2    8.56                           _076605_ (net)
                  0.02    0.00    1.69 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    1.76 ^ _177260_/ZN (AOI221_X2)
     2    4.77                           _031129_ (net)
                  0.05    0.00    1.76 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    1.80 v _177261_/ZN (OAI21_X1)
     1    4.24                           _076595_ (net)
                  0.02    0.00    1.80 v _207796_/A (FA_X1)
                  0.01    0.08    1.87 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    1.87 v _124484_/B (XNOR2_X1)
                  0.01    0.04    1.92 v _124484_/ZN (XNOR2_X1)
     1    2.38                           _042727_ (net)
                  0.01    0.00    1.92 v _124486_/A (XNOR2_X1)
                  0.02    0.04    1.96 v _124486_/ZN (XNOR2_X1)
     1    4.55                           _042729_ (net)
                  0.02    0.00    1.96 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.08 ^ _124487_/ZN (XNOR2_X2)
     6   36.42                           _042730_ (net)
                  0.09    0.01    2.08 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.12 ^ max_cap440/Z (BUF_X8)
    22   49.17                           net440 (net)
                  0.02    0.01    2.13 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.15 v _124496_/ZN (NAND2_X1)
     1    1.78                           _042737_ (net)
                  0.01    0.00    2.15 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.18 ^ _124497_/ZN (OAI21_X1)
     2    6.83                           _120204_ (net)
                  0.04    0.00    2.18 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.20 v _140124_/ZN (NOR4_X1)
     2    3.51                           _052965_ (net)
                  0.01    0.00    2.20 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.27 ^ _140125_/ZN (NOR3_X1)
     1    3.62                           _052966_ (net)
                  0.04    0.00    2.27 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.31 ^ _140128_/ZN (OR2_X4)
     2   53.75                           _120203_ (net)
                  0.02    0.00    2.32 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.36 ^ _220163_/CO (HA_X1)
     1    3.40                           _120168_ (net)
                  0.01    0.00    2.36 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.40 ^ _220151_/CO (HA_X1)
     2    5.16                           _120170_ (net)
                  0.02    0.00    2.40 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.41 v _124507_/ZN (NAND2_X1)
     2    3.62                           _042746_ (net)
                  0.01    0.00    2.42 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    2.45 ^ _124508_/ZN (NOR2_X1)
     2    2.76                           _042747_ (net)
                  0.02    0.00    2.45 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    2.51 ^ _124510_/ZN (AND4_X1)
     2    3.40                           _042749_ (net)
                  0.02    0.00    2.51 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    2.60 ^ _124515_/ZN (AND4_X1)
     3    9.79                           _120182_ (net)
                  0.03    0.00    2.60 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    2.68 ^ _124529_/ZN (AND4_X1)
     3   10.18                           _120191_ (net)
                  0.03    0.00    2.68 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    2.75 ^ _124542_/ZN (AND4_X4)
     2   44.82                           _120200_ (net)
                  0.05    0.03    2.79 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    2.85 ^ _124545_/ZN (AND3_X1)
     2    5.13                           _109704_ (net)
                  0.02    0.00    2.85 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    2.90 ^ _124546_/ZN (AND3_X1)
     2    4.39                           _109701_ (net)
                  0.02    0.00    2.90 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    2.96 ^ _124548_/ZN (AND3_X1)
     2    4.65                           _109698_ (net)
                  0.02    0.00    2.96 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.01 ^ _124550_/ZN (AND3_X1)
     2    6.17                           _109695_ (net)
                  0.02    0.00    3.01 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.07 ^ _215854_/S (HA_X1)
     2    3.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.07 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.11 ^ _140133_/ZN (AND2_X1)
     1    1.70                           _052972_ (net)
                  0.01    0.00    3.11 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.14 v _140134_/ZN (NAND4_X1)
     1    2.05                           _052973_ (net)
                  0.02    0.00    3.14 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.19 ^ _140135_/ZN (OAI21_X1)
     2    4.12                           _052974_ (net)
                  0.03    0.00    3.19 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.21 v _140139_/ZN (NAND2_X1)
     1    1.18                           _052977_ (net)
                  0.01    0.00    3.21 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.26 v _140140_/ZN (OR2_X1)
     1    1.92                           _052978_ (net)
                  0.01    0.00    3.26 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.29 ^ _140141_/ZN (OAI21_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.29 ^ _235630_/D (DFF_X2)
                                  3.29   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ _235630_/CK (DFF_X2)
                         -0.03    4.97   library setup time
                                  4.97   data required time
-----------------------------------------------------------------------------
                                  4.97   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _238269_/CK (DFF_X2)
                  0.11    0.21    0.21 ^ _238269_/Q (DFF_X2)
    27  104.78                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.00    0.21 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.24 ^ wire2859/Z (BUF_X8)
    23   92.57                           net2859 (net)
                  0.06    0.04    0.29 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.31 v _170510_/ZN (NAND2_X1)
     1    3.53                           _075248_ (net)
                  0.03    0.00    0.31 v _207471_/B (FA_X1)
                  0.01    0.13    0.44 ^ _207471_/S (FA_X1)
     1    2.12                           _075251_ (net)
                  0.01    0.00    0.44 ^ _182289_/A (INV_X1)
                  0.01    0.01    0.45 v _182289_/ZN (INV_X1)
     1    3.21                           _075309_ (net)
                  0.01    0.00    0.45 v _207486_/CI (FA_X1)
                  0.01    0.11    0.56 ^ _207486_/S (FA_X1)
     1    2.18                           _075311_ (net)
                  0.01    0.00    0.56 ^ _173358_/A (INV_X1)
                  0.01    0.01    0.57 v _173358_/ZN (INV_X1)
     1    4.64                           _075323_ (net)
                  0.01    0.00    0.58 v _207489_/B (FA_X1)
                  0.01    0.12    0.69 ^ _207489_/S (FA_X1)
     1    2.10                           _075326_ (net)
                  0.01    0.00    0.69 ^ _173359_/A (INV_X1)
                  0.01    0.01    0.70 v _173359_/ZN (INV_X1)
     1    3.75                           _075353_ (net)
                  0.01    0.00    0.70 v _207497_/A (FA_X1)
                  0.01    0.11    0.82 ^ _207497_/S (FA_X1)
     1    2.13                           _075355_ (net)
                  0.01    0.00    0.82 ^ _173361_/A (INV_X1)
                  0.01    0.01    0.83 v _173361_/ZN (INV_X1)
     1    3.72                           _075428_ (net)
                  0.01    0.00    0.83 v _207515_/CI (FA_X1)
                  0.01    0.11    0.94 ^ _207515_/S (FA_X1)
     1    2.25                           _075430_ (net)
                  0.01    0.00    0.94 ^ _173368_/A (INV_X1)
                  0.01    0.01    0.95 v _173368_/ZN (INV_X1)
     1    4.15                           _075506_ (net)
                  0.01    0.00    0.95 v _207534_/CI (FA_X1)
                  0.02    0.09    1.04 v _207534_/S (FA_X1)
     1    3.64                           _075508_ (net)
                  0.02    0.00    1.04 v _207552_/CI (FA_X1)
                  0.01    0.11    1.16 ^ _207552_/S (FA_X1)
     1    2.33                           _075583_ (net)
                  0.01    0.00    1.16 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.17 v _182315_/ZN (INV_X1)
     1    3.84                           _109485_ (net)
                  0.01    0.00    1.17 v _215769_/B (HA_X1)
                  0.01    0.03    1.20 v _215769_/CO (HA_X1)
     2    3.28                           _109486_ (net)
                  0.01    0.00    1.20 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.25 v _124460_/ZN (OR2_X1)
     1    3.20                           _042707_ (net)
                  0.01    0.00    1.25 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.33 ^ _124462_/ZN (AOI221_X2)
     2    5.64                           _042709_ (net)
                  0.05    0.00    1.33 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.36 v _124471_/ZN (AOI22_X1)
     2    3.60                           _042718_ (net)
                  0.02    0.00    1.36 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.39 ^ _124472_/ZN (NAND2_X1)
     3    5.16                           _042719_ (net)
                  0.02    0.00    1.39 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.41 v _177240_/ZN (NOR3_X1)
     1    3.30                           _031112_ (net)
                  0.01    0.00    1.41 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.43 ^ _177241_/ZN (OAI21_X2)
     1    7.58                           _031113_ (net)
                  0.03    0.00    1.43 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    1.47 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    1.47 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    1.57 ^ _177254_/ZN (AOI221_X2)
     2    8.05                           _031125_ (net)
                  0.06    0.00    1.57 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    1.62 v _177255_/ZN (OAI211_X2)
     2    7.65                           _076610_ (net)
                  0.03    0.00    1.62 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    1.66 ^ _177256_/ZN (AOI21_X1)
     1    3.56                           _031126_ (net)
                  0.03    0.00    1.66 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    1.69 v _177258_/ZN (OAI21_X2)
     2    8.56                           _076605_ (net)
                  0.02    0.00    1.69 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    1.76 ^ _177260_/ZN (AOI221_X2)
     2    4.77                           _031129_ (net)
                  0.05    0.00    1.76 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    1.80 v _177261_/ZN (OAI21_X1)
     1    4.24                           _076595_ (net)
                  0.02    0.00    1.80 v _207796_/A (FA_X1)
                  0.01    0.08    1.87 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    1.87 v _124484_/B (XNOR2_X1)
                  0.01    0.04    1.92 v _124484_/ZN (XNOR2_X1)
     1    2.38                           _042727_ (net)
                  0.01    0.00    1.92 v _124486_/A (XNOR2_X1)
                  0.02    0.04    1.96 v _124486_/ZN (XNOR2_X1)
     1    4.55                           _042729_ (net)
                  0.02    0.00    1.96 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.08 ^ _124487_/ZN (XNOR2_X2)
     6   36.42                           _042730_ (net)
                  0.09    0.01    2.08 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.12 ^ max_cap440/Z (BUF_X8)
    22   49.17                           net440 (net)
                  0.02    0.01    2.13 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.15 v _124496_/ZN (NAND2_X1)
     1    1.78                           _042737_ (net)
                  0.01    0.00    2.15 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.18 ^ _124497_/ZN (OAI21_X1)
     2    6.83                           _120204_ (net)
                  0.04    0.00    2.18 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.20 v _140124_/ZN (NOR4_X1)
     2    3.51                           _052965_ (net)
                  0.01    0.00    2.20 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.27 ^ _140125_/ZN (NOR3_X1)
     1    3.62                           _052966_ (net)
                  0.04    0.00    2.27 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.31 ^ _140128_/ZN (OR2_X4)
     2   53.75                           _120203_ (net)
                  0.02    0.00    2.32 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.36 ^ _220163_/CO (HA_X1)
     1    3.40                           _120168_ (net)
                  0.01    0.00    2.36 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.40 ^ _220151_/CO (HA_X1)
     2    5.16                           _120170_ (net)
                  0.02    0.00    2.40 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.41 v _124507_/ZN (NAND2_X1)
     2    3.62                           _042746_ (net)
                  0.01    0.00    2.42 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    2.45 ^ _124508_/ZN (NOR2_X1)
     2    2.76                           _042747_ (net)
                  0.02    0.00    2.45 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    2.51 ^ _124510_/ZN (AND4_X1)
     2    3.40                           _042749_ (net)
                  0.02    0.00    2.51 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    2.60 ^ _124515_/ZN (AND4_X1)
     3    9.79                           _120182_ (net)
                  0.03    0.00    2.60 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    2.68 ^ _124529_/ZN (AND4_X1)
     3   10.18                           _120191_ (net)
                  0.03    0.00    2.68 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    2.75 ^ _124542_/ZN (AND4_X4)
     2   44.82                           _120200_ (net)
                  0.05    0.03    2.79 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    2.85 ^ _124545_/ZN (AND3_X1)
     2    5.13                           _109704_ (net)
                  0.02    0.00    2.85 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    2.90 ^ _124546_/ZN (AND3_X1)
     2    4.39                           _109701_ (net)
                  0.02    0.00    2.90 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    2.96 ^ _124548_/ZN (AND3_X1)
     2    4.65                           _109698_ (net)
                  0.02    0.00    2.96 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.01 ^ _124550_/ZN (AND3_X1)
     2    6.17                           _109695_ (net)
                  0.02    0.00    3.01 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.07 ^ _215854_/S (HA_X1)
     2    3.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.07 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.11 ^ _140133_/ZN (AND2_X1)
     1    1.70                           _052972_ (net)
                  0.01    0.00    3.11 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.14 v _140134_/ZN (NAND4_X1)
     1    2.05                           _052973_ (net)
                  0.02    0.00    3.14 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.19 ^ _140135_/ZN (OAI21_X1)
     2    4.12                           _052974_ (net)
                  0.03    0.00    3.19 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.21 v _140139_/ZN (NAND2_X1)
     1    1.18                           _052977_ (net)
                  0.01    0.00    3.21 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.26 v _140140_/ZN (OR2_X1)
     1    1.92                           _052978_ (net)
                  0.01    0.00    3.26 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.29 ^ _140141_/ZN (OAI21_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.29 ^ _235630_/D (DFF_X2)
                                  3.29   data arrival time

                  0.00    5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ _235630_/CK (DFF_X2)
                         -0.03    4.97   library setup time
                                  4.97   data required time
-----------------------------------------------------------------------------
                                  4.97   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                  1.68   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_137599_/ZN                            28.99   34.19   -5.20 (VIOLATED)
_140637_/ZN                           106.81  108.16   -1.35 (VIOLATED)
_220256_/S                             25.25   25.65   -0.40 (VIOLATED)
_220258_/S                             25.25   25.63   -0.37 (VIOLATED)
_220176_/S                             25.25   25.52   -0.27 (VIOLATED)
_220151_/S                             25.25   25.31   -0.06 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.056877005845308304

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2865

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-5.2018561363220215

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1794

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 6

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
3.2893

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
1.6773

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
50.992612

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.79e-02   3.79e-03   1.41e-03   2.31e-02  44.6%
Combinational          1.16e-02   1.26e-02   4.41e-03   2.86e-02  55.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.94e-02   1.64e-02   5.82e-03   5.17e-02 100.0%
                          56.9%      31.8%      11.3%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 252494 u^2 11% utilization.
Core area = 8846519472000

Elapsed time: 1:32.67[h:]min:sec. CPU time: user 91.67 sys 0.98 (99%). Peak memory: 1217940KB.
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/3_5_place_dp.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/3_place.odb
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/2_floorplan.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/3_place.sdc
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/cts.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/4_1_cts.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/4_1_cts.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 11880.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           14          
[WARNING CTS-0043] 1584 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 11880.
[INFO CTS-0047]     Number of keys in characterization LUT: 1600.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clock" found for clock "clock".
[INFO CTS-0010]  Clock net "clock" has 16565 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clock.
[INFO CTS-0028]  Total number of sinks: 16565.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0019]  Total number of sinks after clustering: 645.
[INFO CTS-0024]  Normalized sink region: [(2.68117, 19.9095), (210.23, 210.903)].
[INFO CTS-0025]     Width:  207.5493.
[INFO CTS-0026]     Height: 190.9935.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 323
    Sub-region size: 103.7747 X 190.9935
[INFO CTS-0034]     Segment length (rounded): 52.
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 345 outSlew: 3 load: 1 length: 8 isBuffered: false
    Key: 311 outSlew: 1 load: 1 length: 8 isBuffered: true
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 61 outSlew: 3 load: 1 length: 4 isBuffered: false
 Level 2
    Direction: Vertical
    Sinks per sub-region: 162
    Sub-region size: 103.7747 X 95.4967
[INFO CTS-0034]     Segment length (rounded): 48.
    Key: 311 outSlew: 1 load: 1 length: 8 isBuffered: true
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 345 outSlew: 3 load: 1 length: 8 isBuffered: false
    Key: 311 outSlew: 1 load: 1 length: 8 isBuffered: true
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 81
    Sub-region size: 51.8873 X 95.4967
[INFO CTS-0034]     Segment length (rounded): 26.
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 345 outSlew: 3 load: 1 length: 8 isBuffered: false
    Key: 311 outSlew: 1 load: 1 length: 8 isBuffered: true
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Level 4
    Direction: Vertical
    Sinks per sub-region: 41
    Sub-region size: 51.8873 X 47.7484
[INFO CTS-0034]     Segment length (rounded): 24.
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 345 outSlew: 3 load: 1 length: 8 isBuffered: false
    Key: 311 outSlew: 1 load: 1 length: 8 isBuffered: true
 Out of 71 sinks, 2 sinks closer to other cluster.
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 21
    Sub-region size: 25.9437 X 47.7484
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 299 outSlew: 2 load: 1 length: 8 isBuffered: false
    Key: 56 outSlew: 2 load: 1 length: 4 isBuffered: false
 Out of 32 sinks, 2 sinks closer to other cluster.
 Level 6
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 25.9437 X 23.8742
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 345 outSlew: 3 load: 1 length: 8 isBuffered: false
    Key: 35 outSlew: 1 load: 1 length: 4 isBuffered: true
 Out of 14 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 645.
[INFO CTS-0036]  Average source sink dist: 61983.68 dbu.
[INFO CTS-0037]  Number of outlier sinks: 183.
[INFO CTS-0018]     Created 923 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 7.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 10.
[INFO CTS-0015]     Created 923 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:9, 3:7, 4:7, 5:3, 6:8, 7:6, 8:10, 9:14, 10:21, 11:20, 12:12, 13:11, 14:5, 15:4, 16:9, 17:2, 18:7, 19:5, 20:9, 21:10, 22:14, 23:11, 24:13, 25:12, 26:20, 27:16, 28:16, 29:14, 30:407..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0098] Clock net "clock"
[INFO CTS-0099]  Sinks 16565
[INFO CTS-0100]  Leaf buffers 638
[INFO CTS-0101]  Average sink wire length 2670.03 um
[INFO CTS-0102]  Path depth 7 - 10

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 1.70

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_221873_/CK ^
   0.59
_221823_/CK ^
   0.46      0.00       0.13


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _221823_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _232374_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1  158.35                           clock (net)
                  0.15    0.12    0.12 ^ clkbuf_0_clock/A (BUF_X4)
                  0.02    0.04    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.02    0.00    0.16 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   47.68                           clknet_1_1_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.03    0.04    0.28 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_2_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   29.99                           clknet_3_4_0_clock (net)
                  0.02    0.01    0.34 ^ clkbuf_4_8_0_clock/A (BUF_X4)
                  0.03    0.04    0.39 ^ clkbuf_4_8_0_clock/Z (BUF_X4)
     4   53.49                           clknet_4_8_0_clock (net)
                  0.03    0.01    0.40 ^ clkbuf_6_33_0_clock/A (BUF_X4)
                  0.03    0.06    0.46 ^ clkbuf_6_33_0_clock/Z (BUF_X4)
     7   56.49                           clknet_6_33_0_clock (net)
                  0.03    0.00    0.46 ^ _221823_/CK (DFF_X2)
                  0.01    0.11    0.57 v _221823_/Q (DFF_X2)
     1   12.07                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i11.Datapath_i.reg_2.reg_out1[0] (net)
                  0.01    0.00    0.57 v _187282_/A1 (NAND2_X4)
                  0.02    0.03    0.60 ^ _187282_/ZN (NAND2_X4)
     8   41.05                           _034655_ (net)
                  0.03    0.01    0.61 ^ _202483_/B1 (OAI21_X1)
                  0.01    0.02    0.63 v _202483_/ZN (OAI21_X1)
     1    1.24                           _013026_ (net)
                  0.01    0.00    0.63 v _232374_/D (DFF_X1)
                                  0.63   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1  158.35                           clock (net)
                  0.15    0.12    0.12 ^ clkbuf_0_clock/A (BUF_X4)
                  0.02    0.04    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.02    0.00    0.16 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   47.68                           clknet_1_1_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.03    0.04    0.28 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_2_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   29.99                           clknet_3_4_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_9_0_clock/A (BUF_X4)
                  0.04    0.06    0.40 ^ clkbuf_4_9_0_clock/Z (BUF_X4)
     4   62.92                           clknet_4_9_0_clock (net)
                  0.04    0.01    0.40 ^ clkbuf_6_36_0_clock/A (BUF_X4)
                  0.05    0.07    0.47 ^ clkbuf_6_36_0_clock/Z (BUF_X4)
    10   81.78                           clknet_6_36_0_clock (net)
                  0.05    0.00    0.48 ^ clkbuf_opt_111_0_clock/A (BUF_X4)
                  0.01    0.04    0.51 ^ clkbuf_opt_111_0_clock/Z (BUF_X4)
     1   21.59                           clknet_opt_111_0_clock (net)
                  0.02    0.00    0.52 ^ clkbuf_leaf_547_clock/A (BUF_X4)
                  0.04    0.06    0.57 ^ clkbuf_leaf_547_clock/Z (BUF_X4)
    30   60.27                           clknet_leaf_547_clock (net)
                  0.04    0.00    0.57 ^ _232374_/CK (DFF_X1)
                          0.00    0.57   clock reconvergence pessimism
                          0.01    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1  158.35                           clock (net)
                  0.15    0.12    0.12 ^ clkbuf_0_clock/A (BUF_X4)
                  0.02    0.04    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.02    0.00    0.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.65                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    0.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_0_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.43                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    0.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.78                           clknet_4_0_0_clock (net)
                  0.04    0.01    0.40 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.07    0.47 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   77.09                           clknet_6_2_0_clock (net)
                  0.05    0.00    0.47 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.06    0.53 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   56.84                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.53 ^ _238269_/CK (DFF_X2)
                  0.11    0.22    0.75 ^ _238269_/Q (DFF_X2)
    27  104.78                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.00    0.75 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.79 ^ wire2859/Z (BUF_X8)
    23   92.57                           net2859 (net)
                  0.06    0.04    0.83 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.86 v _170510_/ZN (NAND2_X1)
     1    3.53                           _075248_ (net)
                  0.03    0.00    0.86 v _207471_/B (FA_X1)
                  0.01    0.13    0.99 ^ _207471_/S (FA_X1)
     1    2.12                           _075251_ (net)
                  0.01    0.00    0.99 ^ _182289_/A (INV_X1)
                  0.01    0.01    1.00 v _182289_/ZN (INV_X1)
     1    3.21                           _075309_ (net)
                  0.01    0.00    1.00 v _207486_/CI (FA_X1)
                  0.01    0.11    1.11 ^ _207486_/S (FA_X1)
     1    2.18                           _075311_ (net)
                  0.01    0.00    1.11 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.12 v _173358_/ZN (INV_X1)
     1    4.64                           _075323_ (net)
                  0.01    0.00    1.12 v _207489_/B (FA_X1)
                  0.01    0.12    1.24 ^ _207489_/S (FA_X1)
     1    2.10                           _075326_ (net)
                  0.01    0.00    1.24 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.25 v _173359_/ZN (INV_X1)
     1    3.75                           _075353_ (net)
                  0.01    0.00    1.25 v _207497_/A (FA_X1)
                  0.01    0.11    1.36 ^ _207497_/S (FA_X1)
     1    2.13                           _075355_ (net)
                  0.01    0.00    1.36 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.37 v _173361_/ZN (INV_X1)
     1    3.72                           _075428_ (net)
                  0.01    0.00    1.37 v _207515_/CI (FA_X1)
                  0.01    0.11    1.48 ^ _207515_/S (FA_X1)
     1    2.25                           _075430_ (net)
                  0.01    0.00    1.48 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.50 v _173368_/ZN (INV_X1)
     1    4.15                           _075506_ (net)
                  0.01    0.00    1.50 v _207534_/CI (FA_X1)
                  0.02    0.09    1.59 v _207534_/S (FA_X1)
     1    3.64                           _075508_ (net)
                  0.02    0.00    1.59 v _207552_/CI (FA_X1)
                  0.01    0.11    1.70 ^ _207552_/S (FA_X1)
     1    2.33                           _075583_ (net)
                  0.01    0.00    1.70 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.71 v _182315_/ZN (INV_X1)
     1    3.84                           _109485_ (net)
                  0.01    0.00    1.71 v _215769_/B (HA_X1)
                  0.01    0.03    1.75 v _215769_/CO (HA_X1)
     2    3.28                           _109486_ (net)
                  0.01    0.00    1.75 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.79 v _124460_/ZN (OR2_X1)
     1    3.20                           _042707_ (net)
                  0.01    0.00    1.79 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.87 ^ _124462_/ZN (AOI221_X2)
     2    5.64                           _042709_ (net)
                  0.05    0.00    1.87 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.91 v _124471_/ZN (AOI22_X1)
     2    3.60                           _042718_ (net)
                  0.02    0.00    1.91 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.94 ^ _124472_/ZN (NAND2_X1)
     3    5.16                           _042719_ (net)
                  0.02    0.00    1.94 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.95 v _177240_/ZN (NOR3_X1)
     1    3.30                           _031112_ (net)
                  0.01    0.00    1.95 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.98 ^ _177241_/ZN (OAI21_X2)
     1    7.58                           _031113_ (net)
                  0.03    0.00    1.98 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    2.01 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    2.02 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.12 ^ _177254_/ZN (AOI221_X2)
     2    8.05                           _031125_ (net)
                  0.06    0.00    2.12 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.16 v _177255_/ZN (OAI211_X2)
     2    7.65                           _076610_ (net)
                  0.03    0.00    2.16 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    2.21 ^ _177256_/ZN (AOI21_X1)
     1    3.56                           _031126_ (net)
                  0.03    0.00    2.21 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    2.23 v _177258_/ZN (OAI21_X2)
     2    8.56                           _076605_ (net)
                  0.02    0.00    2.23 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.31 ^ _177260_/ZN (AOI221_X2)
     2    4.77                           _031129_ (net)
                  0.05    0.00    2.31 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.34 v _177261_/ZN (OAI21_X1)
     1    4.24                           _076595_ (net)
                  0.02    0.00    2.34 v _207796_/A (FA_X1)
                  0.01    0.08    2.42 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    2.42 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.46 v _124484_/ZN (XNOR2_X1)
     1    2.38                           _042727_ (net)
                  0.01    0.00    2.46 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.51 v _124486_/ZN (XNOR2_X1)
     1    4.55                           _042729_ (net)
                  0.02    0.00    2.51 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.62 ^ _124487_/ZN (XNOR2_X2)
     6   36.42                           _042730_ (net)
                  0.09    0.01    2.63 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.67 ^ max_cap440/Z (BUF_X8)
    22   49.17                           net440 (net)
                  0.02    0.01    2.68 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.69 v _124496_/ZN (NAND2_X1)
     1    1.78                           _042737_ (net)
                  0.01    0.00    2.69 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.73 ^ _124497_/ZN (OAI21_X1)
     2    6.83                           _120204_ (net)
                  0.04    0.00    2.73 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.75 v _140124_/ZN (NOR4_X1)
     2    3.51                           _052965_ (net)
                  0.01    0.00    2.75 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.81 ^ _140125_/ZN (NOR3_X1)
     1    3.62                           _052966_ (net)
                  0.04    0.00    2.81 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.86 ^ _140128_/ZN (OR2_X4)
     2   53.75                           _120203_ (net)
                  0.02    0.00    2.86 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.90 ^ _220163_/CO (HA_X1)
     1    3.40                           _120168_ (net)
                  0.01    0.00    2.90 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.94 ^ _220151_/CO (HA_X1)
     2    5.16                           _120170_ (net)
                  0.02    0.00    2.94 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.96 v _124507_/ZN (NAND2_X1)
     2    3.62                           _042746_ (net)
                  0.01    0.00    2.96 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    2.99 ^ _124508_/ZN (NOR2_X1)
     2    2.76                           _042747_ (net)
                  0.02    0.00    2.99 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    3.06 ^ _124510_/ZN (AND4_X1)
     2    3.40                           _042749_ (net)
                  0.02    0.00    3.06 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.14 ^ _124515_/ZN (AND4_X1)
     3    9.79                           _120182_ (net)
                  0.03    0.00    3.14 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.23 ^ _124529_/ZN (AND4_X1)
     3   10.18                           _120191_ (net)
                  0.03    0.00    3.23 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    3.30 ^ _124542_/ZN (AND4_X4)
     2   44.82                           _120200_ (net)
                  0.05    0.03    3.33 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.39 ^ _124545_/ZN (AND3_X1)
     2    5.13                           _109704_ (net)
                  0.02    0.00    3.40 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.45 ^ _124546_/ZN (AND3_X1)
     2    4.39                           _109701_ (net)
                  0.02    0.00    3.45 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.50 ^ _124548_/ZN (AND3_X1)
     2    4.65                           _109698_ (net)
                  0.02    0.00    3.50 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.56 ^ _124550_/ZN (AND3_X1)
     2    6.17                           _109695_ (net)
                  0.02    0.00    3.56 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.62 ^ _215854_/S (HA_X1)
     2    3.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.62 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.66 ^ _140133_/ZN (AND2_X1)
     1    1.70                           _052972_ (net)
                  0.01    0.00    3.66 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.69 v _140134_/ZN (NAND4_X1)
     1    2.05                           _052973_ (net)
                  0.02    0.00    3.69 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.74 ^ _140135_/ZN (OAI21_X1)
     2    4.12                           _052974_ (net)
                  0.03    0.00    3.74 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.75 v _140139_/ZN (NAND2_X1)
     1    1.18                           _052977_ (net)
                  0.01    0.00    3.75 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.80 v _140140_/ZN (OR2_X1)
     1    1.92                           _052978_ (net)
                  0.01    0.00    3.80 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.83 ^ _140141_/ZN (OAI21_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.83 ^ _235630_/D (DFF_X2)
                                  3.83   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1  158.35                           clock (net)
                  0.15    0.12    5.12 ^ clkbuf_0_clock/A (BUF_X4)
                  0.02    0.04    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.02    0.00    5.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.65                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    5.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_0_1_clock (net)
                  0.03    0.01    5.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.43                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    5.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.78                           clknet_4_0_0_clock (net)
                  0.04    0.02    5.40 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.04    0.06    5.46 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   63.76                           clknet_6_3_0_clock (net)
                  0.04    0.00    5.46 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.02    0.04    5.50 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   28.77                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.51 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.04    0.06    5.56 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   58.97                           clknet_leaf_47_clock (net)
                  0.04    0.00    5.56 ^ _235630_/CK (DFF_X2)
                          0.00    5.56   clock reconvergence pessimism
                         -0.03    5.54   library setup time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -3.83   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1  158.35                           clock (net)
                  0.15    0.12    0.12 ^ clkbuf_0_clock/A (BUF_X4)
                  0.02    0.04    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.02    0.00    0.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.65                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    0.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_0_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.43                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    0.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.78                           clknet_4_0_0_clock (net)
                  0.04    0.01    0.40 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.07    0.47 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   77.09                           clknet_6_2_0_clock (net)
                  0.05    0.00    0.47 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.06    0.53 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   56.84                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.53 ^ _238269_/CK (DFF_X2)
                  0.11    0.22    0.75 ^ _238269_/Q (DFF_X2)
    27  104.78                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.00    0.75 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.79 ^ wire2859/Z (BUF_X8)
    23   92.57                           net2859 (net)
                  0.06    0.04    0.83 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.86 v _170510_/ZN (NAND2_X1)
     1    3.53                           _075248_ (net)
                  0.03    0.00    0.86 v _207471_/B (FA_X1)
                  0.01    0.13    0.99 ^ _207471_/S (FA_X1)
     1    2.12                           _075251_ (net)
                  0.01    0.00    0.99 ^ _182289_/A (INV_X1)
                  0.01    0.01    1.00 v _182289_/ZN (INV_X1)
     1    3.21                           _075309_ (net)
                  0.01    0.00    1.00 v _207486_/CI (FA_X1)
                  0.01    0.11    1.11 ^ _207486_/S (FA_X1)
     1    2.18                           _075311_ (net)
                  0.01    0.00    1.11 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.12 v _173358_/ZN (INV_X1)
     1    4.64                           _075323_ (net)
                  0.01    0.00    1.12 v _207489_/B (FA_X1)
                  0.01    0.12    1.24 ^ _207489_/S (FA_X1)
     1    2.10                           _075326_ (net)
                  0.01    0.00    1.24 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.25 v _173359_/ZN (INV_X1)
     1    3.75                           _075353_ (net)
                  0.01    0.00    1.25 v _207497_/A (FA_X1)
                  0.01    0.11    1.36 ^ _207497_/S (FA_X1)
     1    2.13                           _075355_ (net)
                  0.01    0.00    1.36 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.37 v _173361_/ZN (INV_X1)
     1    3.72                           _075428_ (net)
                  0.01    0.00    1.37 v _207515_/CI (FA_X1)
                  0.01    0.11    1.48 ^ _207515_/S (FA_X1)
     1    2.25                           _075430_ (net)
                  0.01    0.00    1.48 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.50 v _173368_/ZN (INV_X1)
     1    4.15                           _075506_ (net)
                  0.01    0.00    1.50 v _207534_/CI (FA_X1)
                  0.02    0.09    1.59 v _207534_/S (FA_X1)
     1    3.64                           _075508_ (net)
                  0.02    0.00    1.59 v _207552_/CI (FA_X1)
                  0.01    0.11    1.70 ^ _207552_/S (FA_X1)
     1    2.33                           _075583_ (net)
                  0.01    0.00    1.70 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.71 v _182315_/ZN (INV_X1)
     1    3.84                           _109485_ (net)
                  0.01    0.00    1.71 v _215769_/B (HA_X1)
                  0.01    0.03    1.75 v _215769_/CO (HA_X1)
     2    3.28                           _109486_ (net)
                  0.01    0.00    1.75 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.79 v _124460_/ZN (OR2_X1)
     1    3.20                           _042707_ (net)
                  0.01    0.00    1.79 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.87 ^ _124462_/ZN (AOI221_X2)
     2    5.64                           _042709_ (net)
                  0.05    0.00    1.87 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.91 v _124471_/ZN (AOI22_X1)
     2    3.60                           _042718_ (net)
                  0.02    0.00    1.91 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.94 ^ _124472_/ZN (NAND2_X1)
     3    5.16                           _042719_ (net)
                  0.02    0.00    1.94 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.95 v _177240_/ZN (NOR3_X1)
     1    3.30                           _031112_ (net)
                  0.01    0.00    1.95 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.98 ^ _177241_/ZN (OAI21_X2)
     1    7.58                           _031113_ (net)
                  0.03    0.00    1.98 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    2.01 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    2.02 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.12 ^ _177254_/ZN (AOI221_X2)
     2    8.05                           _031125_ (net)
                  0.06    0.00    2.12 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.16 v _177255_/ZN (OAI211_X2)
     2    7.65                           _076610_ (net)
                  0.03    0.00    2.16 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    2.21 ^ _177256_/ZN (AOI21_X1)
     1    3.56                           _031126_ (net)
                  0.03    0.00    2.21 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    2.23 v _177258_/ZN (OAI21_X2)
     2    8.56                           _076605_ (net)
                  0.02    0.00    2.23 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.31 ^ _177260_/ZN (AOI221_X2)
     2    4.77                           _031129_ (net)
                  0.05    0.00    2.31 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.34 v _177261_/ZN (OAI21_X1)
     1    4.24                           _076595_ (net)
                  0.02    0.00    2.34 v _207796_/A (FA_X1)
                  0.01    0.08    2.42 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    2.42 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.46 v _124484_/ZN (XNOR2_X1)
     1    2.38                           _042727_ (net)
                  0.01    0.00    2.46 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.51 v _124486_/ZN (XNOR2_X1)
     1    4.55                           _042729_ (net)
                  0.02    0.00    2.51 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.62 ^ _124487_/ZN (XNOR2_X2)
     6   36.42                           _042730_ (net)
                  0.09    0.01    2.63 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.67 ^ max_cap440/Z (BUF_X8)
    22   49.17                           net440 (net)
                  0.02    0.01    2.68 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.69 v _124496_/ZN (NAND2_X1)
     1    1.78                           _042737_ (net)
                  0.01    0.00    2.69 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.73 ^ _124497_/ZN (OAI21_X1)
     2    6.83                           _120204_ (net)
                  0.04    0.00    2.73 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.75 v _140124_/ZN (NOR4_X1)
     2    3.51                           _052965_ (net)
                  0.01    0.00    2.75 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.81 ^ _140125_/ZN (NOR3_X1)
     1    3.62                           _052966_ (net)
                  0.04    0.00    2.81 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.86 ^ _140128_/ZN (OR2_X4)
     2   53.75                           _120203_ (net)
                  0.02    0.00    2.86 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.90 ^ _220163_/CO (HA_X1)
     1    3.40                           _120168_ (net)
                  0.01    0.00    2.90 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.94 ^ _220151_/CO (HA_X1)
     2    5.16                           _120170_ (net)
                  0.02    0.00    2.94 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.96 v _124507_/ZN (NAND2_X1)
     2    3.62                           _042746_ (net)
                  0.01    0.00    2.96 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    2.99 ^ _124508_/ZN (NOR2_X1)
     2    2.76                           _042747_ (net)
                  0.02    0.00    2.99 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    3.06 ^ _124510_/ZN (AND4_X1)
     2    3.40                           _042749_ (net)
                  0.02    0.00    3.06 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.14 ^ _124515_/ZN (AND4_X1)
     3    9.79                           _120182_ (net)
                  0.03    0.00    3.14 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.23 ^ _124529_/ZN (AND4_X1)
     3   10.18                           _120191_ (net)
                  0.03    0.00    3.23 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    3.30 ^ _124542_/ZN (AND4_X4)
     2   44.82                           _120200_ (net)
                  0.05    0.03    3.33 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.39 ^ _124545_/ZN (AND3_X1)
     2    5.13                           _109704_ (net)
                  0.02    0.00    3.40 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.45 ^ _124546_/ZN (AND3_X1)
     2    4.39                           _109701_ (net)
                  0.02    0.00    3.45 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.50 ^ _124548_/ZN (AND3_X1)
     2    4.65                           _109698_ (net)
                  0.02    0.00    3.50 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.56 ^ _124550_/ZN (AND3_X1)
     2    6.17                           _109695_ (net)
                  0.02    0.00    3.56 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.62 ^ _215854_/S (HA_X1)
     2    3.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.62 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.66 ^ _140133_/ZN (AND2_X1)
     1    1.70                           _052972_ (net)
                  0.01    0.00    3.66 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.69 v _140134_/ZN (NAND4_X1)
     1    2.05                           _052973_ (net)
                  0.02    0.00    3.69 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.74 ^ _140135_/ZN (OAI21_X1)
     2    4.12                           _052974_ (net)
                  0.03    0.00    3.74 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.75 v _140139_/ZN (NAND2_X1)
     1    1.18                           _052977_ (net)
                  0.01    0.00    3.75 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.80 v _140140_/ZN (OR2_X1)
     1    1.92                           _052978_ (net)
                  0.01    0.00    3.80 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.83 ^ _140141_/ZN (OAI21_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.83 ^ _235630_/D (DFF_X2)
                                  3.83   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1  158.35                           clock (net)
                  0.15    0.12    5.12 ^ clkbuf_0_clock/A (BUF_X4)
                  0.02    0.04    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.02    0.00    5.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.65                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    5.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_0_1_clock (net)
                  0.03    0.01    5.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.43                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    5.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.78                           clknet_4_0_0_clock (net)
                  0.04    0.02    5.40 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.04    0.06    5.46 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   63.76                           clknet_6_3_0_clock (net)
                  0.04    0.00    5.46 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.02    0.04    5.50 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   28.77                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.51 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.04    0.06    5.56 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   58.97                           clknet_leaf_47_clock (net)
                  0.04    0.00    5.56 ^ _235630_/CK (DFF_X2)
                          0.00    5.56   clock reconvergence pessimism
                         -0.03    5.54   library setup time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -3.83   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_137599_/ZN                            28.99   34.19   -5.20 (VIOLATED)
_140637_/ZN                           106.81  108.16   -1.35 (VIOLATED)
_220256_/S                             25.25   25.65   -0.40 (VIOLATED)
_220258_/S                             25.25   25.63   -0.37 (VIOLATED)
_220176_/S                             25.25   25.52   -0.27 (VIOLATED)
_220151_/S                             25.25   25.31   -0.06 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.0568770170211792

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2865

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-5.2018561363220215

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1794

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 6

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
3.8347

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
1.7010

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
44.358098

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.78e-02   3.79e-03   1.41e-03   2.30e-02  35.0%
Combinational          1.51e-02   2.32e-02   4.49e-03   4.28e-02  65.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.29e-02   2.70e-02   5.90e-03   6.59e-02 100.0%
                          50.0%      41.0%       9.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 254212 u^2 11% utilization.
Core area = 8846519472000

[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0047] Found 1 long wires.
[INFO RSZ-0048] Inserted 2 buffers in 1 nets.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 1.70

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_221873_/CK ^
   0.59
_221823_/CK ^
   0.46      0.00       0.13


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _221823_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _232374_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   24.58                           clock (net)
                  0.00    0.00    0.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.70                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   71.55                           net3537 (net)
                  0.03    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   47.68                           clknet_1_1_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.03    0.04    0.29 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_2_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   29.99                           clknet_3_4_0_clock (net)
                  0.02    0.01    0.34 ^ clkbuf_4_8_0_clock/A (BUF_X4)
                  0.03    0.04    0.39 ^ clkbuf_4_8_0_clock/Z (BUF_X4)
     4   53.49                           clknet_4_8_0_clock (net)
                  0.03    0.01    0.40 ^ clkbuf_6_33_0_clock/A (BUF_X4)
                  0.03    0.06    0.46 ^ clkbuf_6_33_0_clock/Z (BUF_X4)
     7   56.49                           clknet_6_33_0_clock (net)
                  0.03    0.00    0.46 ^ _221823_/CK (DFF_X2)
                  0.01    0.11    0.57 v _221823_/Q (DFF_X2)
     1   12.07                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i11.Datapath_i.reg_2.reg_out1[0] (net)
                  0.01    0.00    0.57 v _187282_/A1 (NAND2_X4)
                  0.02    0.03    0.60 ^ _187282_/ZN (NAND2_X4)
     8   41.05                           _034655_ (net)
                  0.03    0.01    0.61 ^ _202483_/B1 (OAI21_X1)
                  0.01    0.02    0.63 v _202483_/ZN (OAI21_X1)
     1    1.24                           _013026_ (net)
                  0.01    0.00    0.63 v _232374_/D (DFF_X1)
                                  0.63   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   24.58                           clock (net)
                  0.00    0.00    0.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.70                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   71.55                           net3537 (net)
                  0.03    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   47.68                           clknet_1_1_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.03    0.04    0.29 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_2_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   29.99                           clknet_3_4_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_9_0_clock/A (BUF_X4)
                  0.04    0.06    0.40 ^ clkbuf_4_9_0_clock/Z (BUF_X4)
     4   62.92                           clknet_4_9_0_clock (net)
                  0.04    0.01    0.40 ^ clkbuf_6_36_0_clock/A (BUF_X4)
                  0.05    0.07    0.48 ^ clkbuf_6_36_0_clock/Z (BUF_X4)
    10   81.78                           clknet_6_36_0_clock (net)
                  0.05    0.00    0.48 ^ clkbuf_opt_111_0_clock/A (BUF_X4)
                  0.01    0.04    0.51 ^ clkbuf_opt_111_0_clock/Z (BUF_X4)
     1   21.59                           clknet_opt_111_0_clock (net)
                  0.02    0.00    0.52 ^ clkbuf_leaf_547_clock/A (BUF_X4)
                  0.04    0.06    0.57 ^ clkbuf_leaf_547_clock/Z (BUF_X4)
    30   60.27                           clknet_leaf_547_clock (net)
                  0.04    0.00    0.57 ^ _232374_/CK (DFF_X1)
                          0.00    0.57   clock reconvergence pessimism
                          0.01    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   24.58                           clock (net)
                  0.00    0.00    0.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.70                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   71.55                           net3537 (net)
                  0.03    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.65                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    0.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_0_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.43                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    0.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.78                           clknet_4_0_0_clock (net)
                  0.04    0.01    0.40 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.07    0.47 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   77.09                           clknet_6_2_0_clock (net)
                  0.05    0.00    0.48 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.06    0.53 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   56.84                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.53 ^ _238269_/CK (DFF_X2)
                  0.11    0.22    0.75 ^ _238269_/Q (DFF_X2)
    27  104.78                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.00    0.75 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.79 ^ wire2859/Z (BUF_X8)
    23   92.57                           net2859 (net)
                  0.06    0.04    0.83 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.86 v _170510_/ZN (NAND2_X1)
     1    3.53                           _075248_ (net)
                  0.03    0.00    0.86 v _207471_/B (FA_X1)
                  0.01    0.13    0.99 ^ _207471_/S (FA_X1)
     1    2.12                           _075251_ (net)
                  0.01    0.00    0.99 ^ _182289_/A (INV_X1)
                  0.01    0.01    1.00 v _182289_/ZN (INV_X1)
     1    3.21                           _075309_ (net)
                  0.01    0.00    1.00 v _207486_/CI (FA_X1)
                  0.01    0.11    1.11 ^ _207486_/S (FA_X1)
     1    2.18                           _075311_ (net)
                  0.01    0.00    1.11 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.12 v _173358_/ZN (INV_X1)
     1    4.64                           _075323_ (net)
                  0.01    0.00    1.12 v _207489_/B (FA_X1)
                  0.01    0.12    1.24 ^ _207489_/S (FA_X1)
     1    2.10                           _075326_ (net)
                  0.01    0.00    1.24 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.25 v _173359_/ZN (INV_X1)
     1    3.75                           _075353_ (net)
                  0.01    0.00    1.25 v _207497_/A (FA_X1)
                  0.01    0.11    1.36 ^ _207497_/S (FA_X1)
     1    2.13                           _075355_ (net)
                  0.01    0.00    1.36 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.37 v _173361_/ZN (INV_X1)
     1    3.72                           _075428_ (net)
                  0.01    0.00    1.37 v _207515_/CI (FA_X1)
                  0.01    0.11    1.48 ^ _207515_/S (FA_X1)
     1    2.25                           _075430_ (net)
                  0.01    0.00    1.48 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.50 v _173368_/ZN (INV_X1)
     1    4.15                           _075506_ (net)
                  0.01    0.00    1.50 v _207534_/CI (FA_X1)
                  0.02    0.09    1.59 v _207534_/S (FA_X1)
     1    3.64                           _075508_ (net)
                  0.02    0.00    1.59 v _207552_/CI (FA_X1)
                  0.01    0.11    1.70 ^ _207552_/S (FA_X1)
     1    2.33                           _075583_ (net)
                  0.01    0.00    1.70 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.71 v _182315_/ZN (INV_X1)
     1    3.84                           _109485_ (net)
                  0.01    0.00    1.71 v _215769_/B (HA_X1)
                  0.01    0.03    1.75 v _215769_/CO (HA_X1)
     2    3.28                           _109486_ (net)
                  0.01    0.00    1.75 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.79 v _124460_/ZN (OR2_X1)
     1    3.20                           _042707_ (net)
                  0.01    0.00    1.79 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.87 ^ _124462_/ZN (AOI221_X2)
     2    5.64                           _042709_ (net)
                  0.05    0.00    1.87 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.91 v _124471_/ZN (AOI22_X1)
     2    3.60                           _042718_ (net)
                  0.02    0.00    1.91 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.94 ^ _124472_/ZN (NAND2_X1)
     3    5.16                           _042719_ (net)
                  0.02    0.00    1.94 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.96 v _177240_/ZN (NOR3_X1)
     1    3.30                           _031112_ (net)
                  0.01    0.00    1.96 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.98 ^ _177241_/ZN (OAI21_X2)
     1    7.58                           _031113_ (net)
                  0.03    0.00    1.98 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    2.01 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    2.02 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.12 ^ _177254_/ZN (AOI221_X2)
     2    8.05                           _031125_ (net)
                  0.06    0.00    2.12 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.16 v _177255_/ZN (OAI211_X2)
     2    7.65                           _076610_ (net)
                  0.03    0.00    2.16 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    2.21 ^ _177256_/ZN (AOI21_X1)
     1    3.56                           _031126_ (net)
                  0.03    0.00    2.21 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    2.23 v _177258_/ZN (OAI21_X2)
     2    8.56                           _076605_ (net)
                  0.02    0.00    2.23 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.31 ^ _177260_/ZN (AOI221_X2)
     2    4.77                           _031129_ (net)
                  0.05    0.00    2.31 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.34 v _177261_/ZN (OAI21_X1)
     1    4.24                           _076595_ (net)
                  0.02    0.00    2.34 v _207796_/A (FA_X1)
                  0.01    0.08    2.42 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    2.42 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.46 v _124484_/ZN (XNOR2_X1)
     1    2.38                           _042727_ (net)
                  0.01    0.00    2.46 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.51 v _124486_/ZN (XNOR2_X1)
     1    4.55                           _042729_ (net)
                  0.02    0.00    2.51 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.62 ^ _124487_/ZN (XNOR2_X2)
     6   36.42                           _042730_ (net)
                  0.09    0.01    2.63 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.67 ^ max_cap440/Z (BUF_X8)
    22   49.17                           net440 (net)
                  0.02    0.01    2.68 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.70 v _124496_/ZN (NAND2_X1)
     1    1.78                           _042737_ (net)
                  0.01    0.00    2.70 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.73 ^ _124497_/ZN (OAI21_X1)
     2    6.83                           _120204_ (net)
                  0.04    0.00    2.73 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.75 v _140124_/ZN (NOR4_X1)
     2    3.51                           _052965_ (net)
                  0.01    0.00    2.75 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.81 ^ _140125_/ZN (NOR3_X1)
     1    3.62                           _052966_ (net)
                  0.04    0.00    2.81 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.86 ^ _140128_/ZN (OR2_X4)
     2   53.75                           _120203_ (net)
                  0.02    0.00    2.86 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.90 ^ _220163_/CO (HA_X1)
     1    3.40                           _120168_ (net)
                  0.01    0.00    2.90 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.94 ^ _220151_/CO (HA_X1)
     2    5.16                           _120170_ (net)
                  0.02    0.00    2.94 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.96 v _124507_/ZN (NAND2_X1)
     2    3.62                           _042746_ (net)
                  0.01    0.00    2.96 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    3.00 ^ _124508_/ZN (NOR2_X1)
     2    2.76                           _042747_ (net)
                  0.02    0.00    3.00 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    3.06 ^ _124510_/ZN (AND4_X1)
     2    3.40                           _042749_ (net)
                  0.02    0.00    3.06 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.14 ^ _124515_/ZN (AND4_X1)
     3    9.79                           _120182_ (net)
                  0.03    0.00    3.14 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.23 ^ _124529_/ZN (AND4_X1)
     3   10.18                           _120191_ (net)
                  0.03    0.00    3.23 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    3.30 ^ _124542_/ZN (AND4_X4)
     2   44.82                           _120200_ (net)
                  0.05    0.03    3.33 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.40 ^ _124545_/ZN (AND3_X1)
     2    5.13                           _109704_ (net)
                  0.02    0.00    3.40 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.45 ^ _124546_/ZN (AND3_X1)
     2    4.39                           _109701_ (net)
                  0.02    0.00    3.45 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.50 ^ _124548_/ZN (AND3_X1)
     2    4.65                           _109698_ (net)
                  0.02    0.00    3.50 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.56 ^ _124550_/ZN (AND3_X1)
     2    6.17                           _109695_ (net)
                  0.02    0.00    3.56 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.62 ^ _215854_/S (HA_X1)
     2    3.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.62 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.66 ^ _140133_/ZN (AND2_X1)
     1    1.70                           _052972_ (net)
                  0.01    0.00    3.66 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.69 v _140134_/ZN (NAND4_X1)
     1    2.05                           _052973_ (net)
                  0.02    0.00    3.69 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.74 ^ _140135_/ZN (OAI21_X1)
     2    4.12                           _052974_ (net)
                  0.03    0.00    3.74 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.75 v _140139_/ZN (NAND2_X1)
     1    1.18                           _052977_ (net)
                  0.01    0.00    3.75 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.80 v _140140_/ZN (OR2_X1)
     1    1.92                           _052978_ (net)
                  0.01    0.00    3.80 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.84 ^ _140141_/ZN (OAI21_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.84 ^ _235630_/D (DFF_X2)
                                  3.84   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1   24.58                           clock (net)
                  0.00    0.00    5.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    5.03 ^ wire2/Z (BUF_X8)
     1   80.70                           net3538 (net)
                  0.05    0.04    5.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    5.10 ^ wire1/Z (BUF_X16)
     1   71.55                           net3537 (net)
                  0.03    0.03    5.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.01    0.00    5.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.65                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    5.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_0_1_clock (net)
                  0.03    0.01    5.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.43                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    5.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.78                           clknet_4_0_0_clock (net)
                  0.04    0.02    5.40 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.04    0.06    5.46 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   63.76                           clknet_6_3_0_clock (net)
                  0.04    0.00    5.47 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.02    0.04    5.50 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   28.77                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.51 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.04    0.06    5.57 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   58.97                           clknet_leaf_47_clock (net)
                  0.04    0.00    5.57 ^ _235630_/CK (DFF_X2)
                          0.00    5.57   clock reconvergence pessimism
                         -0.03    5.54   library setup time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -3.84   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   24.58                           clock (net)
                  0.00    0.00    0.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.70                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   71.55                           net3537 (net)
                  0.03    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.65                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    0.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_0_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.43                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    0.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.78                           clknet_4_0_0_clock (net)
                  0.04    0.01    0.40 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.07    0.47 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   77.09                           clknet_6_2_0_clock (net)
                  0.05    0.00    0.48 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.06    0.53 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   56.84                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.53 ^ _238269_/CK (DFF_X2)
                  0.11    0.22    0.75 ^ _238269_/Q (DFF_X2)
    27  104.78                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.00    0.75 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.79 ^ wire2859/Z (BUF_X8)
    23   92.57                           net2859 (net)
                  0.06    0.04    0.83 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.86 v _170510_/ZN (NAND2_X1)
     1    3.53                           _075248_ (net)
                  0.03    0.00    0.86 v _207471_/B (FA_X1)
                  0.01    0.13    0.99 ^ _207471_/S (FA_X1)
     1    2.12                           _075251_ (net)
                  0.01    0.00    0.99 ^ _182289_/A (INV_X1)
                  0.01    0.01    1.00 v _182289_/ZN (INV_X1)
     1    3.21                           _075309_ (net)
                  0.01    0.00    1.00 v _207486_/CI (FA_X1)
                  0.01    0.11    1.11 ^ _207486_/S (FA_X1)
     1    2.18                           _075311_ (net)
                  0.01    0.00    1.11 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.12 v _173358_/ZN (INV_X1)
     1    4.64                           _075323_ (net)
                  0.01    0.00    1.12 v _207489_/B (FA_X1)
                  0.01    0.12    1.24 ^ _207489_/S (FA_X1)
     1    2.10                           _075326_ (net)
                  0.01    0.00    1.24 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.25 v _173359_/ZN (INV_X1)
     1    3.75                           _075353_ (net)
                  0.01    0.00    1.25 v _207497_/A (FA_X1)
                  0.01    0.11    1.36 ^ _207497_/S (FA_X1)
     1    2.13                           _075355_ (net)
                  0.01    0.00    1.36 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.37 v _173361_/ZN (INV_X1)
     1    3.72                           _075428_ (net)
                  0.01    0.00    1.37 v _207515_/CI (FA_X1)
                  0.01    0.11    1.48 ^ _207515_/S (FA_X1)
     1    2.25                           _075430_ (net)
                  0.01    0.00    1.48 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.50 v _173368_/ZN (INV_X1)
     1    4.15                           _075506_ (net)
                  0.01    0.00    1.50 v _207534_/CI (FA_X1)
                  0.02    0.09    1.59 v _207534_/S (FA_X1)
     1    3.64                           _075508_ (net)
                  0.02    0.00    1.59 v _207552_/CI (FA_X1)
                  0.01    0.11    1.70 ^ _207552_/S (FA_X1)
     1    2.33                           _075583_ (net)
                  0.01    0.00    1.70 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.71 v _182315_/ZN (INV_X1)
     1    3.84                           _109485_ (net)
                  0.01    0.00    1.71 v _215769_/B (HA_X1)
                  0.01    0.03    1.75 v _215769_/CO (HA_X1)
     2    3.28                           _109486_ (net)
                  0.01    0.00    1.75 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.79 v _124460_/ZN (OR2_X1)
     1    3.20                           _042707_ (net)
                  0.01    0.00    1.79 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.87 ^ _124462_/ZN (AOI221_X2)
     2    5.64                           _042709_ (net)
                  0.05    0.00    1.87 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.91 v _124471_/ZN (AOI22_X1)
     2    3.60                           _042718_ (net)
                  0.02    0.00    1.91 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.94 ^ _124472_/ZN (NAND2_X1)
     3    5.16                           _042719_ (net)
                  0.02    0.00    1.94 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.96 v _177240_/ZN (NOR3_X1)
     1    3.30                           _031112_ (net)
                  0.01    0.00    1.96 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.98 ^ _177241_/ZN (OAI21_X2)
     1    7.58                           _031113_ (net)
                  0.03    0.00    1.98 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    2.01 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    2.02 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.12 ^ _177254_/ZN (AOI221_X2)
     2    8.05                           _031125_ (net)
                  0.06    0.00    2.12 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.16 v _177255_/ZN (OAI211_X2)
     2    7.65                           _076610_ (net)
                  0.03    0.00    2.16 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    2.21 ^ _177256_/ZN (AOI21_X1)
     1    3.56                           _031126_ (net)
                  0.03    0.00    2.21 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    2.23 v _177258_/ZN (OAI21_X2)
     2    8.56                           _076605_ (net)
                  0.02    0.00    2.23 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.31 ^ _177260_/ZN (AOI221_X2)
     2    4.77                           _031129_ (net)
                  0.05    0.00    2.31 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.34 v _177261_/ZN (OAI21_X1)
     1    4.24                           _076595_ (net)
                  0.02    0.00    2.34 v _207796_/A (FA_X1)
                  0.01    0.08    2.42 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    2.42 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.46 v _124484_/ZN (XNOR2_X1)
     1    2.38                           _042727_ (net)
                  0.01    0.00    2.46 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.51 v _124486_/ZN (XNOR2_X1)
     1    4.55                           _042729_ (net)
                  0.02    0.00    2.51 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.62 ^ _124487_/ZN (XNOR2_X2)
     6   36.42                           _042730_ (net)
                  0.09    0.01    2.63 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.67 ^ max_cap440/Z (BUF_X8)
    22   49.17                           net440 (net)
                  0.02    0.01    2.68 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.70 v _124496_/ZN (NAND2_X1)
     1    1.78                           _042737_ (net)
                  0.01    0.00    2.70 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.73 ^ _124497_/ZN (OAI21_X1)
     2    6.83                           _120204_ (net)
                  0.04    0.00    2.73 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.75 v _140124_/ZN (NOR4_X1)
     2    3.51                           _052965_ (net)
                  0.01    0.00    2.75 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.81 ^ _140125_/ZN (NOR3_X1)
     1    3.62                           _052966_ (net)
                  0.04    0.00    2.81 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.86 ^ _140128_/ZN (OR2_X4)
     2   53.75                           _120203_ (net)
                  0.02    0.00    2.86 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.90 ^ _220163_/CO (HA_X1)
     1    3.40                           _120168_ (net)
                  0.01    0.00    2.90 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.94 ^ _220151_/CO (HA_X1)
     2    5.16                           _120170_ (net)
                  0.02    0.00    2.94 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.96 v _124507_/ZN (NAND2_X1)
     2    3.62                           _042746_ (net)
                  0.01    0.00    2.96 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    3.00 ^ _124508_/ZN (NOR2_X1)
     2    2.76                           _042747_ (net)
                  0.02    0.00    3.00 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    3.06 ^ _124510_/ZN (AND4_X1)
     2    3.40                           _042749_ (net)
                  0.02    0.00    3.06 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.14 ^ _124515_/ZN (AND4_X1)
     3    9.79                           _120182_ (net)
                  0.03    0.00    3.14 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.23 ^ _124529_/ZN (AND4_X1)
     3   10.18                           _120191_ (net)
                  0.03    0.00    3.23 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    3.30 ^ _124542_/ZN (AND4_X4)
     2   44.82                           _120200_ (net)
                  0.05    0.03    3.33 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.40 ^ _124545_/ZN (AND3_X1)
     2    5.13                           _109704_ (net)
                  0.02    0.00    3.40 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.45 ^ _124546_/ZN (AND3_X1)
     2    4.39                           _109701_ (net)
                  0.02    0.00    3.45 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.50 ^ _124548_/ZN (AND3_X1)
     2    4.65                           _109698_ (net)
                  0.02    0.00    3.50 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.56 ^ _124550_/ZN (AND3_X1)
     2    6.17                           _109695_ (net)
                  0.02    0.00    3.56 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.62 ^ _215854_/S (HA_X1)
     2    3.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.62 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.66 ^ _140133_/ZN (AND2_X1)
     1    1.70                           _052972_ (net)
                  0.01    0.00    3.66 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.69 v _140134_/ZN (NAND4_X1)
     1    2.05                           _052973_ (net)
                  0.02    0.00    3.69 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.74 ^ _140135_/ZN (OAI21_X1)
     2    4.12                           _052974_ (net)
                  0.03    0.00    3.74 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.75 v _140139_/ZN (NAND2_X1)
     1    1.18                           _052977_ (net)
                  0.01    0.00    3.75 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.80 v _140140_/ZN (OR2_X1)
     1    1.92                           _052978_ (net)
                  0.01    0.00    3.80 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.84 ^ _140141_/ZN (OAI21_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.84 ^ _235630_/D (DFF_X2)
                                  3.84   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1   24.58                           clock (net)
                  0.00    0.00    5.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    5.03 ^ wire2/Z (BUF_X8)
     1   80.70                           net3538 (net)
                  0.05    0.04    5.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    5.10 ^ wire1/Z (BUF_X16)
     1   71.55                           net3537 (net)
                  0.03    0.03    5.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.02                           clknet_0_clock (net)
                  0.01    0.00    5.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.65                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    5.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.45                           clknet_2_0_1_clock (net)
                  0.03    0.01    5.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.43                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    5.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.78                           clknet_4_0_0_clock (net)
                  0.04    0.02    5.40 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.04    0.06    5.46 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   63.76                           clknet_6_3_0_clock (net)
                  0.04    0.00    5.47 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.02    0.04    5.50 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   28.77                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.51 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.04    0.06    5.57 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   58.97                           clknet_leaf_47_clock (net)
                  0.04    0.00    5.57 ^ _235630_/CK (DFF_X2)
                          0.00    5.57   clock reconvergence pessimism
                         -0.03    5.54   library setup time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -3.84   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_137599_/ZN                            28.99   34.19   -5.20 (VIOLATED)
_140637_/ZN                           106.81  108.16   -1.35 (VIOLATED)
_220256_/S                             25.25   25.65   -0.40 (VIOLATED)
_220258_/S                             25.25   25.63   -0.37 (VIOLATED)
_220176_/S                             25.25   25.52   -0.27 (VIOLATED)
_220151_/S                             25.25   25.31   -0.06 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.0568770170211792

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2865

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-5.2018561363220215

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1794

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 6

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
3.8358

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
1.7010

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
44.345378

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.78e-02   3.79e-03   1.41e-03   2.30e-02  35.0%
Combinational          1.51e-02   2.33e-02   4.49e-03   4.29e-02  65.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.30e-02   2.71e-02   5.90e-03   6.59e-02 100.0%
                          50.0%      41.1%       9.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 254222 u^2 11% utilization.
Core area = 8846519472000

Placement Analysis
---------------------------------
total displacement        561.4 u
average displacement        0.0 u
max displacement            3.4 u
original HPWL         3818495.1 u
legalized HPWL        3852985.9 u
delta HPWL                    1 %

Repair setup and hold violations...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         3852985.9 u
legalized HPWL        3852985.9 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.69

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_221873_/CK ^
   0.59
_221823_/CK ^
   0.46      0.00       0.13


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _221823_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _232374_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   24.49                           clock (net)
                  0.00    0.00    0.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.77                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   71.58                           net3537 (net)
                  0.03    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.03                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   47.63                           clknet_1_1_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.03    0.04    0.29 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   49.44                           clknet_2_2_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   29.99                           clknet_3_4_0_clock (net)
                  0.02    0.01    0.34 ^ clkbuf_4_8_0_clock/A (BUF_X4)
                  0.03    0.04    0.39 ^ clkbuf_4_8_0_clock/Z (BUF_X4)
     4   53.55                           clknet_4_8_0_clock (net)
                  0.03    0.01    0.40 ^ clkbuf_6_33_0_clock/A (BUF_X4)
                  0.03    0.06    0.46 ^ clkbuf_6_33_0_clock/Z (BUF_X4)
     7   56.29                           clknet_6_33_0_clock (net)
                  0.03    0.00    0.46 ^ _221823_/CK (DFF_X2)
                  0.01    0.11    0.57 v _221823_/Q (DFF_X2)
     1   12.07                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i11.Datapath_i.reg_2.reg_out1[0] (net)
                  0.01    0.00    0.57 v _187282_/A1 (NAND2_X4)
                  0.02    0.03    0.60 ^ _187282_/ZN (NAND2_X4)
     8   41.05                           _034655_ (net)
                  0.03    0.01    0.61 ^ _202483_/B1 (OAI21_X1)
                  0.01    0.02    0.63 v _202483_/ZN (OAI21_X1)
     1    1.24                           _013026_ (net)
                  0.01    0.00    0.63 v _232374_/D (DFF_X1)
                                  0.63   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   24.49                           clock (net)
                  0.00    0.00    0.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.77                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   71.58                           net3537 (net)
                  0.03    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.03                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   47.63                           clknet_1_1_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.03    0.04    0.29 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   49.44                           clknet_2_2_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   29.99                           clknet_3_4_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_9_0_clock/A (BUF_X4)
                  0.04    0.06    0.40 ^ clkbuf_4_9_0_clock/Z (BUF_X4)
     4   62.82                           clknet_4_9_0_clock (net)
                  0.04    0.01    0.40 ^ clkbuf_6_36_0_clock/A (BUF_X4)
                  0.05    0.07    0.48 ^ clkbuf_6_36_0_clock/Z (BUF_X4)
    10   81.13                           clknet_6_36_0_clock (net)
                  0.05    0.00    0.48 ^ clkbuf_opt_111_0_clock/A (BUF_X4)
                  0.01    0.04    0.51 ^ clkbuf_opt_111_0_clock/Z (BUF_X4)
     1   21.58                           clknet_opt_111_0_clock (net)
                  0.02    0.00    0.52 ^ clkbuf_leaf_547_clock/A (BUF_X4)
                  0.04    0.06    0.57 ^ clkbuf_leaf_547_clock/Z (BUF_X4)
    30   60.24                           clknet_leaf_547_clock (net)
                  0.04    0.00    0.57 ^ _232374_/CK (DFF_X1)
                          0.00    0.57   clock reconvergence pessimism
                          0.01    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   24.49                           clock (net)
                  0.00    0.00    0.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.77                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   71.58                           net3537 (net)
                  0.03    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.03                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.79                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    0.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.42                           clknet_2_0_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.28                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    0.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.69                           clknet_4_0_0_clock (net)
                  0.04    0.01    0.40 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.07    0.47 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   77.28                           clknet_6_2_0_clock (net)
                  0.05    0.00    0.48 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.06    0.53 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   57.00                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.54 ^ _238269_/CK (DFF_X2)
                  0.11    0.22    0.76 ^ _238269_/Q (DFF_X2)
    27  105.26                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.01    0.76 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.80 ^ wire2859/Z (BUF_X8)
    23   92.47                           net2859 (net)
                  0.06    0.04    0.84 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.87 v _170510_/ZN (NAND2_X1)
     1    3.53                           _075248_ (net)
                  0.03    0.00    0.87 v _207471_/B (FA_X1)
                  0.01    0.13    1.00 ^ _207471_/S (FA_X1)
     1    2.12                           _075251_ (net)
                  0.01    0.00    1.00 ^ _182289_/A (INV_X1)
                  0.01    0.01    1.01 v _182289_/ZN (INV_X1)
     1    3.21                           _075309_ (net)
                  0.01    0.00    1.01 v _207486_/CI (FA_X1)
                  0.01    0.11    1.12 ^ _207486_/S (FA_X1)
     1    2.18                           _075311_ (net)
                  0.01    0.00    1.12 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.13 v _173358_/ZN (INV_X1)
     1    4.64                           _075323_ (net)
                  0.01    0.00    1.13 v _207489_/B (FA_X1)
                  0.01    0.12    1.25 ^ _207489_/S (FA_X1)
     1    2.10                           _075326_ (net)
                  0.01    0.00    1.25 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.26 v _173359_/ZN (INV_X1)
     1    3.75                           _075353_ (net)
                  0.01    0.00    1.26 v _207497_/A (FA_X1)
                  0.01    0.11    1.37 ^ _207497_/S (FA_X1)
     1    2.13                           _075355_ (net)
                  0.01    0.00    1.37 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.38 v _173361_/ZN (INV_X1)
     1    3.72                           _075428_ (net)
                  0.01    0.00    1.38 v _207515_/CI (FA_X1)
                  0.01    0.11    1.49 ^ _207515_/S (FA_X1)
     1    2.25                           _075430_ (net)
                  0.01    0.00    1.49 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.50 v _173368_/ZN (INV_X1)
     1    4.15                           _075506_ (net)
                  0.01    0.00    1.50 v _207534_/CI (FA_X1)
                  0.02    0.09    1.59 v _207534_/S (FA_X1)
     1    3.64                           _075508_ (net)
                  0.02    0.00    1.59 v _207552_/CI (FA_X1)
                  0.01    0.11    1.71 ^ _207552_/S (FA_X1)
     1    2.33                           _075583_ (net)
                  0.01    0.00    1.71 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.72 v _182315_/ZN (INV_X1)
     1    3.77                           _109485_ (net)
                  0.01    0.00    1.72 v _215769_/B (HA_X1)
                  0.01    0.03    1.75 v _215769_/CO (HA_X1)
     2    3.43                           _109486_ (net)
                  0.01    0.00    1.75 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.80 v _124460_/ZN (OR2_X1)
     1    3.20                           _042707_ (net)
                  0.01    0.00    1.80 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.88 ^ _124462_/ZN (AOI221_X2)
     2    5.64                           _042709_ (net)
                  0.05    0.00    1.88 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.92 v _124471_/ZN (AOI22_X1)
     2    3.63                           _042718_ (net)
                  0.02    0.00    1.92 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.95 ^ _124472_/ZN (NAND2_X1)
     3    5.21                           _042719_ (net)
                  0.02    0.00    1.95 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.96 v _177240_/ZN (NOR3_X1)
     1    3.30                           _031112_ (net)
                  0.01    0.00    1.96 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.99 ^ _177241_/ZN (OAI21_X2)
     1    7.58                           _031113_ (net)
                  0.03    0.00    1.99 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    2.02 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    2.03 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.12 ^ _177254_/ZN (AOI221_X2)
     2    8.05                           _031125_ (net)
                  0.06    0.00    2.13 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.17 v _177255_/ZN (OAI211_X2)
     2    7.65                           _076610_ (net)
                  0.03    0.00    2.17 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    2.21 ^ _177256_/ZN (AOI21_X1)
     1    3.56                           _031126_ (net)
                  0.03    0.00    2.21 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    2.24 v _177258_/ZN (OAI21_X2)
     2    8.56                           _076605_ (net)
                  0.02    0.00    2.24 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.32 ^ _177260_/ZN (AOI221_X2)
     2    4.81                           _031129_ (net)
                  0.05    0.00    2.32 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.35 v _177261_/ZN (OAI21_X1)
     1    4.24                           _076595_ (net)
                  0.02    0.00    2.35 v _207796_/A (FA_X1)
                  0.01    0.08    2.43 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    2.43 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.47 v _124484_/ZN (XNOR2_X1)
     1    2.38                           _042727_ (net)
                  0.01    0.00    2.47 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.52 v _124486_/ZN (XNOR2_X1)
     1    4.55                           _042729_ (net)
                  0.02    0.00    2.52 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.63 ^ _124487_/ZN (XNOR2_X2)
     6   36.39                           _042730_ (net)
                  0.09    0.01    2.64 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.68 ^ max_cap440/Z (BUF_X8)
    22   49.16                           net440 (net)
                  0.02    0.01    2.69 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.70 v _124496_/ZN (NAND2_X1)
     1    1.83                           _042737_ (net)
                  0.01    0.00    2.70 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.74 ^ _124497_/ZN (OAI21_X1)
     2    6.83                           _120204_ (net)
                  0.04    0.00    2.74 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.76 v _140124_/ZN (NOR4_X1)
     2    3.51                           _052965_ (net)
                  0.01    0.00    2.76 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.82 ^ _140125_/ZN (NOR3_X1)
     1    3.62                           _052966_ (net)
                  0.04    0.00    2.82 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.87 ^ _140128_/ZN (OR2_X4)
     2   53.73                           _120203_ (net)
                  0.02    0.00    2.87 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.91 ^ _220163_/CO (HA_X1)
     1    3.40                           _120168_ (net)
                  0.01    0.00    2.91 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.95 ^ _220151_/CO (HA_X1)
     2    5.16                           _120170_ (net)
                  0.02    0.00    2.95 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.97 v _124507_/ZN (NAND2_X1)
     2    3.60                           _042746_ (net)
                  0.01    0.00    2.97 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    3.00 ^ _124508_/ZN (NOR2_X1)
     2    2.81                           _042747_ (net)
                  0.02    0.00    3.00 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    3.07 ^ _124510_/ZN (AND4_X1)
     2    3.40                           _042749_ (net)
                  0.02    0.00    3.07 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.15 ^ _124515_/ZN (AND4_X1)
     3    9.86                           _120182_ (net)
                  0.03    0.00    3.15 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.23 ^ _124529_/ZN (AND4_X1)
     3   10.10                           _120191_ (net)
                  0.03    0.00    3.24 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    3.31 ^ _124542_/ZN (AND4_X4)
     2   44.82                           _120200_ (net)
                  0.05    0.03    3.34 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.40 ^ _124545_/ZN (AND3_X1)
     2    5.13                           _109704_ (net)
                  0.02    0.00    3.40 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.46 ^ _124546_/ZN (AND3_X1)
     2    4.39                           _109701_ (net)
                  0.02    0.00    3.46 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.51 ^ _124548_/ZN (AND3_X1)
     2    4.63                           _109698_ (net)
                  0.02    0.00    3.51 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.57 ^ _124550_/ZN (AND3_X1)
     2    6.26                           _109695_ (net)
                  0.02    0.00    3.57 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.63 ^ _215854_/S (HA_X1)
     2    3.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.63 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.67 ^ _140133_/ZN (AND2_X1)
     1    1.70                           _052972_ (net)
                  0.01    0.00    3.67 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.70 v _140134_/ZN (NAND4_X1)
     1    2.05                           _052973_ (net)
                  0.02    0.00    3.70 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.75 ^ _140135_/ZN (OAI21_X1)
     2    4.18                           _052974_ (net)
                  0.03    0.00    3.75 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.76 v _140139_/ZN (NAND2_X1)
     1    1.21                           _052977_ (net)
                  0.01    0.00    3.76 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.81 v _140140_/ZN (OR2_X1)
     1    1.87                           _052978_ (net)
                  0.01    0.00    3.81 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.84 ^ _140141_/ZN (OAI21_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.84 ^ _235630_/D (DFF_X2)
                                  3.84   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1   24.49                           clock (net)
                  0.00    0.00    5.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    5.03 ^ wire2/Z (BUF_X8)
     1   80.77                           net3538 (net)
                  0.05    0.04    5.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    5.10 ^ wire1/Z (BUF_X16)
     1   71.58                           net3537 (net)
                  0.03    0.03    5.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.03                           clknet_0_clock (net)
                  0.01    0.00    5.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.79                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    5.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.42                           clknet_2_0_1_clock (net)
                  0.03    0.01    5.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.28                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    5.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.69                           clknet_4_0_0_clock (net)
                  0.04    0.02    5.40 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.04    0.06    5.46 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   63.67                           clknet_6_3_0_clock (net)
                  0.04    0.00    5.47 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.02    0.04    5.50 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   28.60                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.51 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.04    0.06    5.57 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   58.83                           clknet_leaf_47_clock (net)
                  0.04    0.00    5.57 ^ _235630_/CK (DFF_X2)
                          0.00    5.57   clock reconvergence pessimism
                         -0.03    5.54   library setup time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -3.84   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   24.49                           clock (net)
                  0.00    0.00    0.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.77                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   71.58                           net3537 (net)
                  0.03    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.03                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.79                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    0.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.42                           clknet_2_0_1_clock (net)
                  0.03    0.01    0.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.28                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    0.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.69                           clknet_4_0_0_clock (net)
                  0.04    0.01    0.40 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.07    0.47 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   77.28                           clknet_6_2_0_clock (net)
                  0.05    0.00    0.48 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.06    0.53 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   57.00                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.54 ^ _238269_/CK (DFF_X2)
                  0.11    0.22    0.76 ^ _238269_/Q (DFF_X2)
    27  105.26                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.11    0.01    0.76 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.80 ^ wire2859/Z (BUF_X8)
    23   92.47                           net2859 (net)
                  0.06    0.04    0.84 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.87 v _170510_/ZN (NAND2_X1)
     1    3.53                           _075248_ (net)
                  0.03    0.00    0.87 v _207471_/B (FA_X1)
                  0.01    0.13    1.00 ^ _207471_/S (FA_X1)
     1    2.12                           _075251_ (net)
                  0.01    0.00    1.00 ^ _182289_/A (INV_X1)
                  0.01    0.01    1.01 v _182289_/ZN (INV_X1)
     1    3.21                           _075309_ (net)
                  0.01    0.00    1.01 v _207486_/CI (FA_X1)
                  0.01    0.11    1.12 ^ _207486_/S (FA_X1)
     1    2.18                           _075311_ (net)
                  0.01    0.00    1.12 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.13 v _173358_/ZN (INV_X1)
     1    4.64                           _075323_ (net)
                  0.01    0.00    1.13 v _207489_/B (FA_X1)
                  0.01    0.12    1.25 ^ _207489_/S (FA_X1)
     1    2.10                           _075326_ (net)
                  0.01    0.00    1.25 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.26 v _173359_/ZN (INV_X1)
     1    3.75                           _075353_ (net)
                  0.01    0.00    1.26 v _207497_/A (FA_X1)
                  0.01    0.11    1.37 ^ _207497_/S (FA_X1)
     1    2.13                           _075355_ (net)
                  0.01    0.00    1.37 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.38 v _173361_/ZN (INV_X1)
     1    3.72                           _075428_ (net)
                  0.01    0.00    1.38 v _207515_/CI (FA_X1)
                  0.01    0.11    1.49 ^ _207515_/S (FA_X1)
     1    2.25                           _075430_ (net)
                  0.01    0.00    1.49 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.50 v _173368_/ZN (INV_X1)
     1    4.15                           _075506_ (net)
                  0.01    0.00    1.50 v _207534_/CI (FA_X1)
                  0.02    0.09    1.59 v _207534_/S (FA_X1)
     1    3.64                           _075508_ (net)
                  0.02    0.00    1.59 v _207552_/CI (FA_X1)
                  0.01    0.11    1.71 ^ _207552_/S (FA_X1)
     1    2.33                           _075583_ (net)
                  0.01    0.00    1.71 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.72 v _182315_/ZN (INV_X1)
     1    3.77                           _109485_ (net)
                  0.01    0.00    1.72 v _215769_/B (HA_X1)
                  0.01    0.03    1.75 v _215769_/CO (HA_X1)
     2    3.43                           _109486_ (net)
                  0.01    0.00    1.75 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.80 v _124460_/ZN (OR2_X1)
     1    3.20                           _042707_ (net)
                  0.01    0.00    1.80 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.88 ^ _124462_/ZN (AOI221_X2)
     2    5.64                           _042709_ (net)
                  0.05    0.00    1.88 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.92 v _124471_/ZN (AOI22_X1)
     2    3.63                           _042718_ (net)
                  0.02    0.00    1.92 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.95 ^ _124472_/ZN (NAND2_X1)
     3    5.21                           _042719_ (net)
                  0.02    0.00    1.95 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.96 v _177240_/ZN (NOR3_X1)
     1    3.30                           _031112_ (net)
                  0.01    0.00    1.96 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.99 ^ _177241_/ZN (OAI21_X2)
     1    7.58                           _031113_ (net)
                  0.03    0.00    1.99 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    2.02 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    2.03 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.12 ^ _177254_/ZN (AOI221_X2)
     2    8.05                           _031125_ (net)
                  0.06    0.00    2.13 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.17 v _177255_/ZN (OAI211_X2)
     2    7.65                           _076610_ (net)
                  0.03    0.00    2.17 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    2.21 ^ _177256_/ZN (AOI21_X1)
     1    3.56                           _031126_ (net)
                  0.03    0.00    2.21 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    2.24 v _177258_/ZN (OAI21_X2)
     2    8.56                           _076605_ (net)
                  0.02    0.00    2.24 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.32 ^ _177260_/ZN (AOI221_X2)
     2    4.81                           _031129_ (net)
                  0.05    0.00    2.32 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.35 v _177261_/ZN (OAI21_X1)
     1    4.24                           _076595_ (net)
                  0.02    0.00    2.35 v _207796_/A (FA_X1)
                  0.01    0.08    2.43 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    2.43 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.47 v _124484_/ZN (XNOR2_X1)
     1    2.38                           _042727_ (net)
                  0.01    0.00    2.47 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.52 v _124486_/ZN (XNOR2_X1)
     1    4.55                           _042729_ (net)
                  0.02    0.00    2.52 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.63 ^ _124487_/ZN (XNOR2_X2)
     6   36.39                           _042730_ (net)
                  0.09    0.01    2.64 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.68 ^ max_cap440/Z (BUF_X8)
    22   49.16                           net440 (net)
                  0.02    0.01    2.69 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.70 v _124496_/ZN (NAND2_X1)
     1    1.83                           _042737_ (net)
                  0.01    0.00    2.70 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.74 ^ _124497_/ZN (OAI21_X1)
     2    6.83                           _120204_ (net)
                  0.04    0.00    2.74 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.76 v _140124_/ZN (NOR4_X1)
     2    3.51                           _052965_ (net)
                  0.01    0.00    2.76 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.82 ^ _140125_/ZN (NOR3_X1)
     1    3.62                           _052966_ (net)
                  0.04    0.00    2.82 ^ _140128_/A1 (OR2_X4)
                  0.02    0.05    2.87 ^ _140128_/ZN (OR2_X4)
     2   53.73                           _120203_ (net)
                  0.02    0.00    2.87 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.91 ^ _220163_/CO (HA_X1)
     1    3.40                           _120168_ (net)
                  0.01    0.00    2.91 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.95 ^ _220151_/CO (HA_X1)
     2    5.16                           _120170_ (net)
                  0.02    0.00    2.95 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.97 v _124507_/ZN (NAND2_X1)
     2    3.60                           _042746_ (net)
                  0.01    0.00    2.97 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    3.00 ^ _124508_/ZN (NOR2_X1)
     2    2.81                           _042747_ (net)
                  0.02    0.00    3.00 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    3.07 ^ _124510_/ZN (AND4_X1)
     2    3.40                           _042749_ (net)
                  0.02    0.00    3.07 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.15 ^ _124515_/ZN (AND4_X1)
     3    9.86                           _120182_ (net)
                  0.03    0.00    3.15 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.23 ^ _124529_/ZN (AND4_X1)
     3   10.10                           _120191_ (net)
                  0.03    0.00    3.24 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    3.31 ^ _124542_/ZN (AND4_X4)
     2   44.82                           _120200_ (net)
                  0.05    0.03    3.34 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.40 ^ _124545_/ZN (AND3_X1)
     2    5.13                           _109704_ (net)
                  0.02    0.00    3.40 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.46 ^ _124546_/ZN (AND3_X1)
     2    4.39                           _109701_ (net)
                  0.02    0.00    3.46 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.51 ^ _124548_/ZN (AND3_X1)
     2    4.63                           _109698_ (net)
                  0.02    0.00    3.51 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.57 ^ _124550_/ZN (AND3_X1)
     2    6.26                           _109695_ (net)
                  0.02    0.00    3.57 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.63 ^ _215854_/S (HA_X1)
     2    3.73                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.63 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.67 ^ _140133_/ZN (AND2_X1)
     1    1.70                           _052972_ (net)
                  0.01    0.00    3.67 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.70 v _140134_/ZN (NAND4_X1)
     1    2.05                           _052973_ (net)
                  0.02    0.00    3.70 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.75 ^ _140135_/ZN (OAI21_X1)
     2    4.18                           _052974_ (net)
                  0.03    0.00    3.75 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.76 v _140139_/ZN (NAND2_X1)
     1    1.21                           _052977_ (net)
                  0.01    0.00    3.76 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.81 v _140140_/ZN (OR2_X1)
     1    1.87                           _052978_ (net)
                  0.01    0.00    3.81 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.84 ^ _140141_/ZN (OAI21_X1)
     1    1.75                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.84 ^ _235630_/D (DFF_X2)
                                  3.84   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1   24.49                           clock (net)
                  0.00    0.00    5.00 ^ wire2/A (BUF_X8)
                  0.02    0.03    5.03 ^ wire2/Z (BUF_X8)
     1   80.77                           net3538 (net)
                  0.05    0.04    5.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    5.10 ^ wire1/Z (BUF_X16)
     1   71.58                           net3537 (net)
                  0.03    0.03    5.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   19.03                           clknet_0_clock (net)
                  0.01    0.00    5.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   48.79                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.59                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.03    0.04    5.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   49.42                           clknet_2_0_1_clock (net)
                  0.03    0.01    5.30 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.34 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.28                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.05    5.39 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   62.69                           clknet_4_0_0_clock (net)
                  0.04    0.02    5.40 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.04    0.06    5.46 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   63.67                           clknet_6_3_0_clock (net)
                  0.04    0.00    5.47 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.02    0.04    5.50 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   28.60                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.51 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.04    0.06    5.57 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   58.83                           clknet_leaf_47_clock (net)
                  0.04    0.00    5.57 ^ _235630_/CK (DFF_X2)
                          0.00    5.57   clock reconvergence pessimism
                         -0.03    5.54   library setup time
                                  5.54   data required time
-----------------------------------------------------------------------------
                                  5.54   data required time
                                 -3.84   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_137599_/ZN                            28.99   34.08   -5.09 (VIOLATED)
_140637_/ZN                           106.81  108.49   -1.68 (VIOLATED)
_220256_/S                             25.25   25.65   -0.40 (VIOLATED)
_220258_/S                             25.25   25.63   -0.37 (VIOLATED)
_220176_/S                             25.25   25.52   -0.27 (VIOLATED)
_220151_/S                             25.25   25.31   -0.06 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.057246819138526917

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2883

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-5.090763092041016

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
28.991697311401367

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.1756

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 6

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.8443

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
1.6924

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
44.023619

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.79e-02   3.81e-03   1.41e-03   2.31e-02  35.0%
Combinational          1.51e-02   2.33e-02   4.49e-03   4.29e-02  65.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.30e-02   2.71e-02   5.90e-03   6.60e-02 100.0%
                          49.9%      41.1%       8.9%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 254222 u^2 11% utilization.
Core area = 8846519472000

Elapsed time: 2:05.38[h:]min:sec. CPU time: user 124.16 sys 1.19 (99%). Peak memory: 1294560KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/fillcell.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/4_2_cts_fillcell.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/4_2_cts_fillcell.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO DPL-0001] Placed 411003 filler instances.
Elapsed time: 0:06.07[h:]min:sec. CPU time: user 5.41 sys 0.65 (99%). Peak memory: 1093096KB.
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/4_2_cts_fillcell.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/4_cts.odb
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/global_route.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/5_1_fastroute.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/5_1_fastroute.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 926 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 63
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical      5545100       1014579          81.70%
metal3     Horizontal    7561500       2024195          73.23%
metal4     Vertical      3528700       2481581          29.67%
metal5     Horizontal    3528700       2519786          28.59%
metal6     Vertical      3528700       2519786          28.59%
metal7     Horizontal    1008200        454860          54.88%
metal8     Vertical      1008200        504099          50.00%
metal9     Horizontal     504100           709          99.86%
metal10    Vertical       504100           709          99.86%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 633087
[INFO GRT-0198] Via related Steiner nodes: 17102
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 798004
[INFO GRT-0112] Final usage 3D: 4642295

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2         1014579        408417           40.25%             0 /  0 /  0
metal3         2024195        726424           35.89%             0 /  0 /  0
metal4         2481581        612364           24.68%             0 /  0 /  0
metal5         2519786        395535           15.70%             0 /  0 /  0
metal6         2519786        105508            4.19%             0 /  0 /  0
metal7          454860            35            0.01%             0 /  0 /  0
metal8          504099             0            0.00%             0 /  0 /  0
metal9             709             0            0.00%             0 /  0 /  0
metal10            709             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total         11520304       2248283           19.52%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 5526383 um
[INFO GRT-0014] Routed nets: 128518

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 1.69

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_235867_/CK ^
   0.57
_238245_/CK ^
   0.45      0.00       0.12


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _221823_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _232374_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   19.67                           clock (net)
                  0.01    0.01    0.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.50                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   69.50                           net3537 (net)
                  0.04    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   17.62                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.02    0.03    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   41.25                           clknet_1_1_0_clock (net)
                  0.04    0.03    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    7.66                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.02    0.04    0.29 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   48.70                           clknet_2_2_1_clock (net)
                  0.04    0.02    0.31 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.35 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   30.04                           clknet_3_4_0_clock (net)
                  0.02    0.01    0.35 ^ clkbuf_4_8_0_clock/A (BUF_X4)
                  0.03    0.04    0.39 ^ clkbuf_4_8_0_clock/Z (BUF_X4)
     4   52.07                           clknet_4_8_0_clock (net)
                  0.03    0.02    0.41 ^ clkbuf_6_33_0_clock/A (BUF_X4)
                  0.03    0.05    0.46 ^ clkbuf_6_33_0_clock/Z (BUF_X4)
     7   49.73                           clknet_6_33_0_clock (net)
                  0.03    0.00    0.47 ^ _221823_/CK (DFF_X2)
                  0.01    0.11    0.57 v _221823_/Q (DFF_X2)
     1   13.70                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i11.Datapath_i.reg_2.reg_out1[0] (net)
                  0.01    0.00    0.57 v _187282_/A1 (NAND2_X4)
                  0.03    0.03    0.61 ^ _187282_/ZN (NAND2_X4)
     8   44.15                           _034655_ (net)
                  0.03    0.01    0.62 ^ _202483_/B1 (OAI21_X1)
                  0.01    0.02    0.63 v _202483_/ZN (OAI21_X1)
     1    1.29                           _013026_ (net)
                  0.01    0.00    0.63 v _232374_/D (DFF_X1)
                                  0.63   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   19.67                           clock (net)
                  0.01    0.01    0.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.50                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   69.50                           net3537 (net)
                  0.04    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   17.62                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.02    0.03    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   41.25                           clknet_1_1_0_clock (net)
                  0.04    0.03    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    7.66                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.02    0.04    0.29 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   48.70                           clknet_2_2_1_clock (net)
                  0.04    0.02    0.31 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.35 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   30.04                           clknet_3_4_0_clock (net)
                  0.02    0.00    0.35 ^ clkbuf_4_9_0_clock/A (BUF_X4)
                  0.03    0.05    0.40 ^ clkbuf_4_9_0_clock/Z (BUF_X4)
     4   60.10                           clknet_4_9_0_clock (net)
                  0.04    0.01    0.41 ^ clkbuf_6_36_0_clock/A (BUF_X4)
                  0.04    0.07    0.48 ^ clkbuf_6_36_0_clock/Z (BUF_X4)
    10   77.92                           clknet_6_36_0_clock (net)
                  0.04    0.00    0.48 ^ clkbuf_opt_111_0_clock/A (BUF_X4)
                  0.01    0.04    0.52 ^ clkbuf_opt_111_0_clock/Z (BUF_X4)
     1   20.44                           clknet_opt_111_0_clock (net)
                  0.01    0.00    0.52 ^ clkbuf_leaf_547_clock/A (BUF_X4)
                  0.03    0.05    0.57 ^ clkbuf_leaf_547_clock/Z (BUF_X4)
    30   51.66                           clknet_leaf_547_clock (net)
                  0.03    0.00    0.57 ^ _232374_/CK (DFF_X1)
                          0.00    0.57   clock reconvergence pessimism
                          0.01    0.58   library hold time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   19.67                           clock (net)
                  0.01    0.01    0.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.50                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   69.50                           net3537 (net)
                  0.04    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   17.62                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   47.61                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.61                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.02    0.04    0.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   42.13                           clknet_2_0_1_clock (net)
                  0.03    0.01    0.29 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.33 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.41                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.38 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   55.12                           clknet_4_0_0_clock (net)
                  0.03    0.01    0.39 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.06    0.46 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   72.73                           clknet_6_2_0_clock (net)
                  0.04    0.01    0.46 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.05    0.52 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   48.75                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.52 ^ _238269_/CK (DFF_X2)
                  0.09    0.20    0.71 ^ _238269_/Q (DFF_X2)
    27  103.96                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.10    0.02    0.73 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.77 ^ wire2859/Z (BUF_X8)
    23   98.41                           net2859 (net)
                  0.05    0.04    0.81 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.83 v _170510_/ZN (NAND2_X1)
     1    3.59                           _075248_ (net)
                  0.03    0.00    0.83 v _207471_/B (FA_X1)
                  0.01    0.13    0.96 ^ _207471_/S (FA_X1)
     1    2.27                           _075251_ (net)
                  0.01    0.00    0.96 ^ _182289_/A (INV_X1)
                  0.01    0.01    0.97 v _182289_/ZN (INV_X1)
     1    3.18                           _075309_ (net)
                  0.01    0.00    0.97 v _207486_/CI (FA_X1)
                  0.01    0.11    1.08 ^ _207486_/S (FA_X1)
     1    2.10                           _075311_ (net)
                  0.01    0.00    1.08 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.09 v _173358_/ZN (INV_X1)
     1    4.84                           _075323_ (net)
                  0.01    0.00    1.09 v _207489_/B (FA_X1)
                  0.01    0.12    1.21 ^ _207489_/S (FA_X1)
     1    2.39                           _075326_ (net)
                  0.01    0.00    1.21 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.22 v _173359_/ZN (INV_X1)
     1    3.79                           _075353_ (net)
                  0.01    0.00    1.22 v _207497_/A (FA_X1)
                  0.01    0.11    1.34 ^ _207497_/S (FA_X1)
     1    2.18                           _075355_ (net)
                  0.01    0.00    1.34 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.35 v _173361_/ZN (INV_X1)
     1    3.78                           _075428_ (net)
                  0.01    0.00    1.35 v _207515_/CI (FA_X1)
                  0.01    0.11    1.46 ^ _207515_/S (FA_X1)
     1    2.34                           _075430_ (net)
                  0.01    0.00    1.46 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.47 v _173368_/ZN (INV_X1)
     1    4.16                           _075506_ (net)
                  0.01    0.00    1.47 v _207534_/CI (FA_X1)
                  0.02    0.09    1.56 v _207534_/S (FA_X1)
     1    3.66                           _075508_ (net)
                  0.02    0.00    1.56 v _207552_/CI (FA_X1)
                  0.01    0.11    1.68 ^ _207552_/S (FA_X1)
     1    2.26                           _075583_ (net)
                  0.01    0.00    1.68 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.69 v _182315_/ZN (INV_X1)
     1    4.00                           _109485_ (net)
                  0.01    0.00    1.69 v _215769_/B (HA_X1)
                  0.01    0.03    1.72 v _215769_/CO (HA_X1)
     2    3.25                           _109486_ (net)
                  0.01    0.00    1.72 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.77 v _124460_/ZN (OR2_X1)
     1    3.49                           _042707_ (net)
                  0.01    0.00    1.77 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.85 ^ _124462_/ZN (AOI221_X2)
     2    6.31                           _042709_ (net)
                  0.05    0.00    1.85 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.04    1.89 v _124471_/ZN (AOI22_X1)
     2    3.85                           _042718_ (net)
                  0.02    0.00    1.89 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.92 ^ _124472_/ZN (NAND2_X1)
     3    5.10                           _042719_ (net)
                  0.02    0.00    1.92 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.93 v _177240_/ZN (NOR3_X1)
     1    3.36                           _031112_ (net)
                  0.01    0.00    1.93 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.96 ^ _177241_/ZN (OAI21_X2)
     1    7.63                           _031113_ (net)
                  0.03    0.00    1.96 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    1.99 v _177247_/ZN (NAND3_X4)
     3   18.46                           _076630_ (net)
                  0.02    0.00    2.00 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.10 ^ _177254_/ZN (AOI221_X2)
     2    7.89                           _031125_ (net)
                  0.06    0.00    2.10 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.14 v _177255_/ZN (OAI211_X2)
     2    8.26                           _076610_ (net)
                  0.03    0.00    2.14 v _177256_/B1 (AOI21_X1)
                  0.03    0.05    2.19 ^ _177256_/ZN (AOI21_X1)
     1    3.92                           _031126_ (net)
                  0.03    0.00    2.19 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    2.21 v _177258_/ZN (OAI21_X2)
     2    8.84                           _076605_ (net)
                  0.02    0.00    2.21 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.29 ^ _177260_/ZN (AOI221_X2)
     2    5.03                           _031129_ (net)
                  0.05    0.00    2.29 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.33 v _177261_/ZN (OAI21_X1)
     1    4.30                           _076595_ (net)
                  0.02    0.00    2.33 v _207796_/A (FA_X1)
                  0.01    0.08    2.41 v _207796_/CO (FA_X1)
     1    2.50                           _076598_ (net)
                  0.01    0.00    2.41 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.45 v _124484_/ZN (XNOR2_X1)
     1    2.35                           _042727_ (net)
                  0.01    0.00    2.45 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.49 v _124486_/ZN (XNOR2_X1)
     1    4.78                           _042729_ (net)
                  0.02    0.00    2.49 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.61 ^ _124487_/ZN (XNOR2_X2)
     6   36.52                           _042730_ (net)
                  0.09    0.01    2.62 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.65 ^ max_cap440/Z (BUF_X8)
    22   48.97                           net440 (net)
                  0.02    0.01    2.67 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.68 v _124496_/ZN (NAND2_X1)
     1    2.00                           _042737_ (net)
                  0.01    0.00    2.68 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.71 ^ _124497_/ZN (OAI21_X1)
     2    6.72                           _120204_ (net)
                  0.04    0.00    2.71 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.73 v _140124_/ZN (NOR4_X1)
     2    3.50                           _052965_ (net)
                  0.01    0.00    2.73 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.80 ^ _140125_/ZN (NOR3_X1)
     1    3.65                           _052966_ (net)
                  0.04    0.00    2.80 ^ _140128_/A1 (OR2_X4)
                  0.03    0.05    2.85 ^ _140128_/ZN (OR2_X4)
     2   62.93                           _120203_ (net)
                  0.03    0.00    2.85 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.90 ^ _220163_/CO (HA_X1)
     1    3.48                           _120168_ (net)
                  0.01    0.00    2.90 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.94 ^ _220151_/CO (HA_X1)
     2    5.42                           _120170_ (net)
                  0.02    0.00    2.94 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.96 v _124507_/ZN (NAND2_X1)
     2    3.79                           _042746_ (net)
                  0.01    0.00    2.96 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    2.99 ^ _124508_/ZN (NOR2_X1)
     2    2.92                           _042747_ (net)
                  0.02    0.00    2.99 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    3.06 ^ _124510_/ZN (AND4_X1)
     2    3.35                           _042749_ (net)
                  0.02    0.00    3.06 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.14 ^ _124515_/ZN (AND4_X1)
     3    8.86                           _120182_ (net)
                  0.03    0.00    3.14 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.22 ^ _124529_/ZN (AND4_X1)
     3    9.70                           _120191_ (net)
                  0.03    0.00    3.22 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    3.29 ^ _124542_/ZN (AND4_X4)
     2   49.34                           _120200_ (net)
                  0.05    0.03    3.32 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.38 ^ _124545_/ZN (AND3_X1)
     2    5.19                           _109704_ (net)
                  0.02    0.00    3.39 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.44 ^ _124546_/ZN (AND3_X1)
     2    4.54                           _109701_ (net)
                  0.02    0.00    3.44 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.49 ^ _124548_/ZN (AND3_X1)
     2    4.84                           _109698_ (net)
                  0.02    0.00    3.49 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.55 ^ _124550_/ZN (AND3_X1)
     2    6.69                           _109695_ (net)
                  0.02    0.00    3.55 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.61 ^ _215854_/S (HA_X1)
     2    3.63                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.61 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.65 ^ _140133_/ZN (AND2_X1)
     1    1.76                           _052972_ (net)
                  0.01    0.00    3.65 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.68 v _140134_/ZN (NAND4_X1)
     1    2.08                           _052973_ (net)
                  0.02    0.00    3.68 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.73 ^ _140135_/ZN (OAI21_X1)
     2    4.06                           _052974_ (net)
                  0.03    0.00    3.73 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.75 v _140139_/ZN (NAND2_X1)
     1    1.21                           _052977_ (net)
                  0.01    0.00    3.75 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.80 v _140140_/ZN (OR2_X1)
     1    1.95                           _052978_ (net)
                  0.01    0.00    3.80 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.83 ^ _140141_/ZN (OAI21_X1)
     1    1.74                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.83 ^ _235630_/D (DFF_X2)
                                  3.83   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1   19.67                           clock (net)
                  0.01    0.01    5.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    5.03 ^ wire2/Z (BUF_X8)
     1   80.50                           net3538 (net)
                  0.05    0.04    5.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    5.10 ^ wire1/Z (BUF_X16)
     1   69.50                           net3537 (net)
                  0.04    0.03    5.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   17.62                           clknet_0_clock (net)
                  0.01    0.00    5.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   47.61                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.25 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.61                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.25 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.02    0.04    5.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   42.13                           clknet_2_0_1_clock (net)
                  0.03    0.01    5.29 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.33 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.41                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.38 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   55.12                           clknet_4_0_0_clock (net)
                  0.03    0.01    5.39 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.03    0.05    5.45 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   57.66                           clknet_6_3_0_clock (net)
                  0.03    0.00    5.45 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.02    0.04    5.49 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   26.98                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.49 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.03    0.05    5.54 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   50.30                           clknet_leaf_47_clock (net)
                  0.03    0.00    5.55 ^ _235630_/CK (DFF_X2)
                          0.00    5.55   clock reconvergence pessimism
                         -0.03    5.52   library setup time
                                  5.52   data required time
-----------------------------------------------------------------------------
                                  5.52   data required time
                                 -3.83   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   19.67                           clock (net)
                  0.01    0.01    0.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   80.50                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   69.50                           net3537 (net)
                  0.04    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   17.62                           clknet_0_clock (net)
                  0.01    0.00    0.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   47.61                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.61                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.02    0.04    0.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   42.13                           clknet_2_0_1_clock (net)
                  0.03    0.01    0.29 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.33 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.41                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.04    0.38 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   55.12                           clknet_4_0_0_clock (net)
                  0.03    0.01    0.39 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.06    0.46 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   72.73                           clknet_6_2_0_clock (net)
                  0.04    0.01    0.46 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.05    0.52 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   48.75                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.52 ^ _238269_/CK (DFF_X2)
                  0.09    0.20    0.71 ^ _238269_/Q (DFF_X2)
    27  103.96                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.10    0.02    0.73 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.77 ^ wire2859/Z (BUF_X8)
    23   98.41                           net2859 (net)
                  0.05    0.04    0.81 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.83 v _170510_/ZN (NAND2_X1)
     1    3.59                           _075248_ (net)
                  0.03    0.00    0.83 v _207471_/B (FA_X1)
                  0.01    0.13    0.96 ^ _207471_/S (FA_X1)
     1    2.27                           _075251_ (net)
                  0.01    0.00    0.96 ^ _182289_/A (INV_X1)
                  0.01    0.01    0.97 v _182289_/ZN (INV_X1)
     1    3.18                           _075309_ (net)
                  0.01    0.00    0.97 v _207486_/CI (FA_X1)
                  0.01    0.11    1.08 ^ _207486_/S (FA_X1)
     1    2.10                           _075311_ (net)
                  0.01    0.00    1.08 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.09 v _173358_/ZN (INV_X1)
     1    4.84                           _075323_ (net)
                  0.01    0.00    1.09 v _207489_/B (FA_X1)
                  0.01    0.12    1.21 ^ _207489_/S (FA_X1)
     1    2.39                           _075326_ (net)
                  0.01    0.00    1.21 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.22 v _173359_/ZN (INV_X1)
     1    3.79                           _075353_ (net)
                  0.01    0.00    1.22 v _207497_/A (FA_X1)
                  0.01    0.11    1.34 ^ _207497_/S (FA_X1)
     1    2.18                           _075355_ (net)
                  0.01    0.00    1.34 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.35 v _173361_/ZN (INV_X1)
     1    3.78                           _075428_ (net)
                  0.01    0.00    1.35 v _207515_/CI (FA_X1)
                  0.01    0.11    1.46 ^ _207515_/S (FA_X1)
     1    2.34                           _075430_ (net)
                  0.01    0.00    1.46 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.47 v _173368_/ZN (INV_X1)
     1    4.16                           _075506_ (net)
                  0.01    0.00    1.47 v _207534_/CI (FA_X1)
                  0.02    0.09    1.56 v _207534_/S (FA_X1)
     1    3.66                           _075508_ (net)
                  0.02    0.00    1.56 v _207552_/CI (FA_X1)
                  0.01    0.11    1.68 ^ _207552_/S (FA_X1)
     1    2.26                           _075583_ (net)
                  0.01    0.00    1.68 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.69 v _182315_/ZN (INV_X1)
     1    4.00                           _109485_ (net)
                  0.01    0.00    1.69 v _215769_/B (HA_X1)
                  0.01    0.03    1.72 v _215769_/CO (HA_X1)
     2    3.25                           _109486_ (net)
                  0.01    0.00    1.72 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.77 v _124460_/ZN (OR2_X1)
     1    3.49                           _042707_ (net)
                  0.01    0.00    1.77 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.85 ^ _124462_/ZN (AOI221_X2)
     2    6.31                           _042709_ (net)
                  0.05    0.00    1.85 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.04    1.89 v _124471_/ZN (AOI22_X1)
     2    3.85                           _042718_ (net)
                  0.02    0.00    1.89 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.92 ^ _124472_/ZN (NAND2_X1)
     3    5.10                           _042719_ (net)
                  0.02    0.00    1.92 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.93 v _177240_/ZN (NOR3_X1)
     1    3.36                           _031112_ (net)
                  0.01    0.00    1.93 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.96 ^ _177241_/ZN (OAI21_X2)
     1    7.63                           _031113_ (net)
                  0.03    0.00    1.96 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    1.99 v _177247_/ZN (NAND3_X4)
     3   18.46                           _076630_ (net)
                  0.02    0.00    2.00 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.10 ^ _177254_/ZN (AOI221_X2)
     2    7.89                           _031125_ (net)
                  0.06    0.00    2.10 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.14 v _177255_/ZN (OAI211_X2)
     2    8.26                           _076610_ (net)
                  0.03    0.00    2.14 v _177256_/B1 (AOI21_X1)
                  0.03    0.05    2.19 ^ _177256_/ZN (AOI21_X1)
     1    3.92                           _031126_ (net)
                  0.03    0.00    2.19 ^ _177258_/B1 (OAI21_X2)
                  0.02    0.03    2.21 v _177258_/ZN (OAI21_X2)
     2    8.84                           _076605_ (net)
                  0.02    0.00    2.21 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.29 ^ _177260_/ZN (AOI221_X2)
     2    5.03                           _031129_ (net)
                  0.05    0.00    2.29 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.33 v _177261_/ZN (OAI21_X1)
     1    4.30                           _076595_ (net)
                  0.02    0.00    2.33 v _207796_/A (FA_X1)
                  0.01    0.08    2.41 v _207796_/CO (FA_X1)
     1    2.50                           _076598_ (net)
                  0.01    0.00    2.41 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.45 v _124484_/ZN (XNOR2_X1)
     1    2.35                           _042727_ (net)
                  0.01    0.00    2.45 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.49 v _124486_/ZN (XNOR2_X1)
     1    4.78                           _042729_ (net)
                  0.02    0.00    2.49 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.61 ^ _124487_/ZN (XNOR2_X2)
     6   36.52                           _042730_ (net)
                  0.09    0.01    2.62 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.65 ^ max_cap440/Z (BUF_X8)
    22   48.97                           net440 (net)
                  0.02    0.01    2.67 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.68 v _124496_/ZN (NAND2_X1)
     1    2.00                           _042737_ (net)
                  0.01    0.00    2.68 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.71 ^ _124497_/ZN (OAI21_X1)
     2    6.72                           _120204_ (net)
                  0.04    0.00    2.71 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.73 v _140124_/ZN (NOR4_X1)
     2    3.50                           _052965_ (net)
                  0.01    0.00    2.73 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.80 ^ _140125_/ZN (NOR3_X1)
     1    3.65                           _052966_ (net)
                  0.04    0.00    2.80 ^ _140128_/A1 (OR2_X4)
                  0.03    0.05    2.85 ^ _140128_/ZN (OR2_X4)
     2   62.93                           _120203_ (net)
                  0.03    0.00    2.85 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.90 ^ _220163_/CO (HA_X1)
     1    3.48                           _120168_ (net)
                  0.01    0.00    2.90 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.94 ^ _220151_/CO (HA_X1)
     2    5.42                           _120170_ (net)
                  0.02    0.00    2.94 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.96 v _124507_/ZN (NAND2_X1)
     2    3.79                           _042746_ (net)
                  0.01    0.00    2.96 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    2.99 ^ _124508_/ZN (NOR2_X1)
     2    2.92                           _042747_ (net)
                  0.02    0.00    2.99 ^ _124510_/A3 (AND4_X1)
                  0.02    0.07    3.06 ^ _124510_/ZN (AND4_X1)
     2    3.35                           _042749_ (net)
                  0.02    0.00    3.06 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.14 ^ _124515_/ZN (AND4_X1)
     3    8.86                           _120182_ (net)
                  0.03    0.00    3.14 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.22 ^ _124529_/ZN (AND4_X1)
     3    9.70                           _120191_ (net)
                  0.03    0.00    3.22 ^ _124542_/A1 (AND4_X4)
                  0.03    0.07    3.29 ^ _124542_/ZN (AND4_X4)
     2   49.34                           _120200_ (net)
                  0.05    0.03    3.32 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.38 ^ _124545_/ZN (AND3_X1)
     2    5.19                           _109704_ (net)
                  0.02    0.00    3.39 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.44 ^ _124546_/ZN (AND3_X1)
     2    4.54                           _109701_ (net)
                  0.02    0.00    3.44 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.49 ^ _124548_/ZN (AND3_X1)
     2    4.84                           _109698_ (net)
                  0.02    0.00    3.49 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.55 ^ _124550_/ZN (AND3_X1)
     2    6.69                           _109695_ (net)
                  0.02    0.00    3.55 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.61 ^ _215854_/S (HA_X1)
     2    3.63                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.61 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.65 ^ _140133_/ZN (AND2_X1)
     1    1.76                           _052972_ (net)
                  0.01    0.00    3.65 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.68 v _140134_/ZN (NAND4_X1)
     1    2.08                           _052973_ (net)
                  0.02    0.00    3.68 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.73 ^ _140135_/ZN (OAI21_X1)
     2    4.06                           _052974_ (net)
                  0.03    0.00    3.73 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.75 v _140139_/ZN (NAND2_X1)
     1    1.21                           _052977_ (net)
                  0.01    0.00    3.75 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.80 v _140140_/ZN (OR2_X1)
     1    1.95                           _052978_ (net)
                  0.01    0.00    3.80 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.83 ^ _140141_/ZN (OAI21_X1)
     1    1.74                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.83 ^ _235630_/D (DFF_X2)
                                  3.83   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1   19.67                           clock (net)
                  0.01    0.01    5.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    5.03 ^ wire2/Z (BUF_X8)
     1   80.50                           net3538 (net)
                  0.05    0.04    5.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    5.10 ^ wire1/Z (BUF_X16)
     1   69.50                           net3537 (net)
                  0.04    0.03    5.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   17.62                           clknet_0_clock (net)
                  0.01    0.00    5.16 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   47.61                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.22 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.25 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1    9.61                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.25 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.02    0.04    5.28 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   42.13                           clknet_2_0_1_clock (net)
                  0.03    0.01    5.29 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.33 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   28.41                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.34 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.03    0.04    5.38 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   55.12                           clknet_4_0_0_clock (net)
                  0.03    0.01    5.39 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.03    0.05    5.45 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   57.66                           clknet_6_3_0_clock (net)
                  0.03    0.00    5.45 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.02    0.04    5.49 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   26.98                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.49 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.03    0.05    5.54 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   50.30                           clknet_leaf_47_clock (net)
                  0.03    0.00    5.55 ^ _235630_/CK (DFF_X2)
                          0.00    5.55   clock reconvergence pessimism
                         -0.03    5.52   library setup time
                                  5.52   data required time
-----------------------------------------------------------------------------
                                  5.52   data required time
                                 -3.83   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_235314_/Q                            121.15  131.35  -10.20 (VIOLATED)
_149465_/ZN                           101.01  109.79   -8.78 (VIOLATED)
_146879_/ZN                            63.32   71.32   -7.99 (VIOLATED)
_160747_/ZN                           106.81  114.31   -7.50 (VIOLATED)
_163181_/ZN                            52.03   59.51   -7.48 (VIOLATED)
_156059_/ZN                           106.81  113.85   -7.04 (VIOLATED)
_163178_/ZN                            52.03   58.36   -6.32 (VIOLATED)
_160860_/ZN                            52.03   58.02   -5.99 (VIOLATED)
_163183_/ZN                            52.03   57.89   -5.86 (VIOLATED)
_160847_/ZN                            52.03   57.41   -5.38 (VIOLATED)
_137599_/ZN                            28.99   33.75   -4.76 (VIOLATED)
_220151_/S                             25.25   29.70   -4.45 (VIOLATED)
_188617_/ZN                           106.81  111.10   -4.29 (VIOLATED)
_220834_/S                             25.25   29.48   -4.23 (VIOLATED)
_220176_/S                             25.25   29.42   -4.17 (VIOLATED)
_220256_/S                             25.25   29.28   -4.03 (VIOLATED)
_188609_/ZN                           101.01  105.01   -4.00 (VIOLATED)
_220258_/S                             25.25   29.11   -3.86 (VIOLATED)
_220154_/S                             25.25   29.01   -3.76 (VIOLATED)
_220927_/S                             25.25   29.00   -3.75 (VIOLATED)
_220976_/S                             25.25   28.85   -3.59 (VIOLATED)
_222087_/Q                            121.15  124.64   -3.49 (VIOLATED)
_163170_/ZN                            52.03   55.48   -3.45 (VIOLATED)
_220163_/S                             25.25   28.69   -3.43 (VIOLATED)
_222164_/Q                            121.15  124.59   -3.43 (VIOLATED)
_160843_/Z                             50.51   53.74   -3.23 (VIOLATED)
_220263_/S                             25.25   28.46   -3.21 (VIOLATED)
_235646_/Q                            121.15  124.31   -3.15 (VIOLATED)
_220128_/S                             25.25   28.39   -3.14 (VIOLATED)
_157259_/ZN                            27.62   30.33   -2.71 (VIOLATED)
_160835_/Z                             50.51   53.05   -2.55 (VIOLATED)
_160838_/Z                             50.51   53.04   -2.53 (VIOLATED)
_153029_/ZN                            27.62   30.10   -2.48 (VIOLATED)
_220125_/S                             25.25   27.71   -2.46 (VIOLATED)
_160853_/ZN                            52.03   54.36   -2.32 (VIOLATED)
_156054_/ZN                            97.96   99.83   -1.87 (VIOLATED)
_220974_/S                             25.25   27.07   -1.81 (VIOLATED)
_160845_/Z                             50.51   51.90   -1.39 (VIOLATED)
_156076_/ZN                           106.81  108.17   -1.36 (VIOLATED)
_221007_/S                             25.25   26.42   -1.17 (VIOLATED)
_218736_/S                             25.25   26.31   -1.05 (VIOLATED)
_155745_/ZN                            43.87   44.79   -0.92 (VIOLATED)
_180480_/ZN                            11.48   12.40   -0.92 (VIOLATED)
_149827_/ZN                           106.81  107.71   -0.90 (VIOLATED)
_220131_/S                             25.25   26.11   -0.86 (VIOLATED)
_135736_/ZN                            28.99   29.63   -0.64 (VIOLATED)
_160850_/ZN                            52.03   52.62   -0.59 (VIOLATED)
_156805_/ZN                            27.62   28.18   -0.56 (VIOLATED)
_221035_/S                             25.25   25.81   -0.55 (VIOLATED)
_220129_/S                             25.25   25.80   -0.55 (VIOLATED)
_140053_/ZN                            52.03   52.55   -0.51 (VIOLATED)
_220975_/S                             25.25   25.66   -0.41 (VIOLATED)
_158741_/ZN                            27.62   28.01   -0.39 (VIOLATED)
_157850_/ZN                           106.81  107.16   -0.35 (VIOLATED)
_163210_/Z                             50.51   50.85   -0.34 (VIOLATED)
_219743_/S                             25.25   25.54   -0.29 (VIOLATED)
_220944_/S                             25.25   25.49   -0.24 (VIOLATED)
_137362_/ZN                            27.62   27.84   -0.22 (VIOLATED)
_217563_/S                             25.25   25.41   -0.16 (VIOLATED)
_220134_/S                             25.25   25.40   -0.15 (VIOLATED)
_238234_/Q                            121.15  121.22   -0.06 (VIOLATED)
_146811_/ZN                            63.32   63.37   -0.05 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.05229639261960983

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2634

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-10.199455261230469

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
121.15499877929688

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0842

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 62

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
3.8272

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
1.6893

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
44.139319

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.78e-02   3.98e-03   1.41e-03   2.32e-02  35.5%
Combinational          1.50e-02   2.26e-02   4.49e-03   4.21e-02  64.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.29e-02   2.66e-02   5.90e-03   6.54e-02 100.0%
                          50.3%      40.7%       9.0%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 254222 u^2 11% utilization.
Core area = 8846519472000


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock clock period 5.000000
[INFO FLW-0008] Clock clock period 3.145
[INFO FLW-0009] Clock clock slack 1.689
[INFO FLW-0011] Path endpoint count 30131
Elapsed time: 1:25.46[h:]min:sec. CPU time: user 83.33 sys 2.11 (99%). Peak memory: 2280292KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/detail_route.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/5_2_TritonRoute.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/5_2_TritonRoute.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 64 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       27
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   main_kernel
Die area:                 ( 0 0 ) ( 2983510 2983510 )
Number of track patterns: 20
Number of DEF vias:       6
Number of components:     530286
Number of terminals:      310
Number of snets:          2
Number of nets:           141952

[INFO DRT-0167] List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
  Complete 500000 instances.
[INFO DRT-0164] Number of unique instances = 186.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0019]   Complete 500000 insts.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 3501528.
[INFO DRT-0033] via1 shape region query size = 86103.
[INFO DRT-0033] metal2 shape region query size = 57534.
[INFO DRT-0033] via2 shape region query size = 86103.
[INFO DRT-0033] metal3 shape region query size = 57580.
[INFO DRT-0033] via3 shape region query size = 86103.
[INFO DRT-0033] metal4 shape region query size = 30780.
[INFO DRT-0033] via4 shape region query size = 20250.
[INFO DRT-0033] metal5 shape region query size = 4050.
[INFO DRT-0033] via5 shape region query size = 20250.
[INFO DRT-0033] metal6 shape region query size = 4050.
[INFO DRT-0033] via6 shape region query size = 8100.
[INFO DRT-0033] metal7 shape region query size = 2100.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 675 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 170 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0083]   Complete 60000 groups.
[INFO DRT-0083]   Complete 70000 groups.
[INFO DRT-0083]   Complete 80000 groups.
[INFO DRT-0084]   Complete 87139 groups.
#scanned instances     = 530286
#unique  instances     = 186
#stdCellGenAp          = 6817
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 4602
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 401823
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:00:02, memory = 1521.86 (MB), peak = 1563.70 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.
[INFO DRT-0156] guideIn read 500000 guides.
[INFO DRT-0156] guideIn read 600000 guides.
[INFO DRT-0156] guideIn read 700000 guides.
[INFO DRT-0156] guideIn read 800000 guides.
[INFO DRT-0156] guideIn read 900000 guides.
[INFO DRT-0157] guideIn read 1000000 guides.

Number of guides:     1074103

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 710 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 710 STEP 4200 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0027]   Complete 500000 origin guides.
[INFO DRT-0027]   Complete 600000 origin guides.
[INFO DRT-0027]   Complete 700000 origin guides.
[INFO DRT-0027]   Complete 800000 origin guides.
[INFO DRT-0027]   Complete 900000 origin guides.
[INFO DRT-0027]   Complete 1000000 origin guides.
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
  complete 60000 nets.
  complete 70000 nets.
  complete 80000 nets.
  complete 90000 nets.
  complete 100000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0029]   Complete 60000 nets (guide).
[INFO DRT-0029]   Complete 70000 nets (guide).
[INFO DRT-0029]   Complete 80000 nets (guide).
[INFO DRT-0029]   Complete 90000 nets (guide).
[INFO DRT-0030]   Complete 100000 nets (guide).
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 354440.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 316413.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 210639.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 59817.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 13668.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 1873.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 1.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 0.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 0.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 378103 vertical wires in 15 frboxes and 578748 horizontal wires in 15 frboxes.
[INFO DRT-0186] Done with 53771 vertical wires in 15 frboxes and 119789 horizontal wires in 15 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:01:37, elapsed time = 00:00:16, memory = 3410.51 (MB), peak = 3419.96 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3765.62 (MB), peak = 3765.62 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 393 violations.
    elapsed time = 00:00:03, memory = 5551.52 (MB).
    Completing 20% with 814 violations.
    elapsed time = 00:00:06, memory = 5779.38 (MB).
    Completing 30% with 983 violations.
    elapsed time = 00:00:09, memory = 5802.37 (MB).
    Completing 40% with 1553 violations.
    elapsed time = 00:00:12, memory = 5911.12 (MB).
    Completing 50% with 2160 violations.
    elapsed time = 00:00:15, memory = 5995.43 (MB).
    Completing 60% with 2799 violations.
    elapsed time = 00:00:20, memory = 6059.21 (MB).
    Completing 70% with 3194 violations.
    elapsed time = 00:00:23, memory = 6107.56 (MB).
    Completing 80% with 3393 violations.
    elapsed time = 00:00:25, memory = 6131.60 (MB).
    Completing 90% with 4009 violations.
    elapsed time = 00:00:29, memory = 6186.50 (MB).
    Completing 100% with 4896 violations.
    elapsed time = 00:00:34, memory = 6235.68 (MB).
[INFO DRT-0199]   Number of violations = 26885.
[INFO DRT-0267] cpu time = 00:20:11, elapsed time = 00:00:38, memory = 6262.16 (MB), peak = 6262.16 (MB)
Total wire length = 4656673 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 879513 um.
Total wire length on LAYER metal3 = 1502807 um.
Total wire length on LAYER metal4 = 1240942 um.
Total wire length on LAYER metal5 = 815457 um.
Total wire length on LAYER metal6 = 217891 um.
Total wire length on LAYER metal7 = 60 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 861195.
Up-via summary (total 861195):.

-----------------
 active         0
 metal1    388421
 metal2    359584
 metal3     87125
 metal4     22352
 metal5      3711
 metal6         2
 metal7         0
 metal8         0
 metal9         0
-----------------
           861195


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 23833 violations.
    elapsed time = 00:00:03, memory = 6286.16 (MB).
    Completing 20% with 20667 violations.
    elapsed time = 00:00:07, memory = 6298.87 (MB).
    Completing 30% with 19330 violations.
    elapsed time = 00:00:09, memory = 6307.04 (MB).
    Completing 40% with 16461 violations.
    elapsed time = 00:00:13, memory = 6316.11 (MB).
    Completing 50% with 13638 violations.
    elapsed time = 00:00:16, memory = 6331.73 (MB).
    Completing 60% with 9882 violations.
    elapsed time = 00:00:21, memory = 6344.81 (MB).
    Completing 70% with 6943 violations.
    elapsed time = 00:00:25, memory = 6352.57 (MB).
    Completing 80% with 5880 violations.
    elapsed time = 00:00:27, memory = 6359.03 (MB).
    Completing 90% with 3567 violations.
    elapsed time = 00:00:30, memory = 6364.26 (MB).
    Completing 100% with 250 violations.
    elapsed time = 00:00:35, memory = 6367.41 (MB).
[INFO DRT-0199]   Number of violations = 250.
[INFO DRT-0267] cpu time = 00:19:29, elapsed time = 00:00:38, memory = 6393.12 (MB), peak = 6393.12 (MB)
Total wire length = 4642760 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 875298 um.
Total wire length on LAYER metal3 = 1497408 um.
Total wire length on LAYER metal4 = 1238107 um.
Total wire length on LAYER metal5 = 814127 um.
Total wire length on LAYER metal6 = 217752 um.
Total wire length on LAYER metal7 = 66 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 855975.
Up-via summary (total 855975):.

-----------------
 active         0
 metal1    388391
 metal2    356688
 metal3     85172
 metal4     22059
 metal5      3663
 metal6         2
 metal7         0
 metal8         0
 metal9         0
-----------------
           855975


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 231 violations.
    elapsed time = 00:00:00, memory = 6393.12 (MB).
    Completing 20% with 220 violations.
    elapsed time = 00:00:00, memory = 6393.12 (MB).
    Completing 30% with 208 violations.
    elapsed time = 00:00:00, memory = 6393.12 (MB).
    Completing 40% with 196 violations.
    elapsed time = 00:00:01, memory = 6393.12 (MB).
    Completing 50% with 167 violations.
    elapsed time = 00:00:01, memory = 6393.12 (MB).
    Completing 60% with 161 violations.
    elapsed time = 00:00:01, memory = 6393.12 (MB).
    Completing 70% with 127 violations.
    elapsed time = 00:00:02, memory = 6393.12 (MB).
    Completing 80% with 127 violations.
    elapsed time = 00:00:02, memory = 6393.12 (MB).
    Completing 90% with 102 violations.
    elapsed time = 00:00:02, memory = 6393.28 (MB).
    Completing 100% with 67 violations.
    elapsed time = 00:00:03, memory = 6393.28 (MB).
[INFO DRT-0199]   Number of violations = 67.
[INFO DRT-0267] cpu time = 00:03:08, elapsed time = 00:00:04, memory = 6390.07 (MB), peak = 6396.11 (MB)
Total wire length = 4642661 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 875268 um.
Total wire length on LAYER metal3 = 1497386 um.
Total wire length on LAYER metal4 = 1238074 um.
Total wire length on LAYER metal5 = 814118 um.
Total wire length on LAYER metal6 = 217747 um.
Total wire length on LAYER metal7 = 66 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 856023.
Up-via summary (total 856023):.

-----------------
 active         0
 metal1    388391
 metal2    356735
 metal3     85172
 metal4     22057
 metal5      3666
 metal6         2
 metal7         0
 metal8         0
 metal9         0
-----------------
           856023


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 67 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 20% with 62 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 40% with 60 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 70% with 24 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:02, memory = 6390.07 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:03, memory = 6390.07 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:05, memory = 6390.07 (MB).
[INFO DRT-0199]   Number of violations = 7.
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:00:05, memory = 6390.07 (MB), peak = 6396.11 (MB)
Total wire length = 4642666 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 875265 um.
Total wire length on LAYER metal3 = 1497418 um.
Total wire length on LAYER metal4 = 1238070 um.
Total wire length on LAYER metal5 = 814097 um.
Total wire length on LAYER metal6 = 217747 um.
Total wire length on LAYER metal7 = 66 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 856098.
Up-via summary (total 856098):.

-----------------
 active         0
 metal1    388391
 metal2    356793
 metal3     85181
 metal4     22065
 metal5      3666
 metal6         2
 metal7         0
 metal8         0
 metal9         0
-----------------
           856098


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 6390.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:27, elapsed time = 00:00:00, memory = 6390.07 (MB), peak = 6396.11 (MB)
Total wire length = 4642665 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 875276 um.
Total wire length on LAYER metal3 = 1497426 um.
Total wire length on LAYER metal4 = 1238058 um.
Total wire length on LAYER metal5 = 814090 um.
Total wire length on LAYER metal6 = 217747 um.
Total wire length on LAYER metal7 = 66 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 856101.
Up-via summary (total 856101):.

-----------------
 active         0
 metal1    388391
 metal2    356800
 metal3     85179
 metal4     22063
 metal5      3666
 metal6         2
 metal7         0
 metal8         0
 metal9         0
-----------------
           856101


[INFO DRT-0198] Complete detail routing.
Total wire length = 4642665 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 875276 um.
Total wire length on LAYER metal3 = 1497426 um.
Total wire length on LAYER metal4 = 1238058 um.
Total wire length on LAYER metal5 = 814090 um.
Total wire length on LAYER metal6 = 217747 um.
Total wire length on LAYER metal7 = 66 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 856101.
Up-via summary (total 856101):.

-----------------
 active         0
 metal1    388391
 metal2    356800
 metal3     85179
 metal4     22063
 metal5      3666
 metal6         2
 metal7         0
 metal8         0
 metal9         0
-----------------
           856101


[INFO DRT-0267] cpu time = 00:45:14, elapsed time = 00:01:30, memory = 6390.07 (MB), peak = 6396.11 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 2:10.05[h:]min:sec. CPU time: user 2870.48 sys 44.34 (2241%). Peak memory: 6549612KB.
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_2_route.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.odb
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.odb /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_fill.odb
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/4_cts.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.sdc
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_fill.sdc
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /opt/openroad/OpenROAD/bin/openroad -exit -no_init  /opt/openroad/openroad_flow_scripts/flow/scripts/final_report.tcl -metrics /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/6_report.json) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/6_report.log
OpenROAD c525def45ee16f937b86892ecf9afaa44ae0b1a5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of main_kernel ...
[INFO RCX-0435] Reading extraction model file /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation main_kernel (max_merge_res 50.0) ...
[INFO RCX-0040] Final 531231 rc segments
[INFO RCX-0439] Coupling Cap extraction main_kernel ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 714648 wires to be extracted
[INFO RCX-0442] 8% completion -- 57987 wires have been extracted
[INFO RCX-0442] 12% completion -- 90039 wires have been extracted
[INFO RCX-0442] 21% completion -- 154950 wires have been extracted
[INFO RCX-0442] 26% completion -- 189782 wires have been extracted
[INFO RCX-0442] 31% completion -- 226845 wires have been extracted
[INFO RCX-0442] 36% completion -- 262454 wires have been extracted
[INFO RCX-0442] 41% completion -- 297060 wires have been extracted
[INFO RCX-0442] 49% completion -- 353533 wires have been extracted
[INFO RCX-0442] 53% completion -- 384102 wires have been extracted
[INFO RCX-0442] 58% completion -- 418472 wires have been extracted
[INFO RCX-0442] 63% completion -- 455295 wires have been extracted
[INFO RCX-0442] 68% completion -- 490624 wires have been extracted
[INFO RCX-0442] 73% completion -- 528237 wires have been extracted
[INFO RCX-0442] 78% completion -- 562747 wires have been extracted
[INFO RCX-0442] 83% completion -- 596748 wires have been extracted
[INFO RCX-0442] 92% completion -- 664350 wires have been extracted
[INFO RCX-0442] 100% completion -- 714648 wires have been extracted
[INFO RCX-0045] Extract 141952 nets, 659749 rsegs, 659749 caps, 888054 ccs
[INFO RCX-0015] Finished extracting main_kernel.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0042] 100000 nets finished
[INFO RCX-0443] 141952 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (45.845um, 46.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (32.090um, 64.800um).
[WARNING PSM-0030] VSRC location at (885.845um, 46.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (872.090um, 64.800um).
[WARNING PSM-0030] VSRC location at (325.845um, 186.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (312.090um, 184.800um).
[WARNING PSM-0030] VSRC location at (1165.845um, 186.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1152.090um, 184.800um).
[WARNING PSM-0030] VSRC location at (605.845um, 326.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (592.090um, 344.800um).
[WARNING PSM-0030] VSRC location at (1445.845um, 326.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1432.090um, 344.800um).
[WARNING PSM-0030] VSRC location at (45.845um, 466.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (32.090um, 464.800um).
[WARNING PSM-0030] VSRC location at (885.845um, 466.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (872.090um, 464.800um).
[WARNING PSM-0030] VSRC location at (325.845um, 606.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (312.090um, 624.800um).
[WARNING PSM-0030] VSRC location at (1165.845um, 606.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1152.090um, 624.800um).
[WARNING PSM-0030] VSRC location at (605.845um, 746.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (592.090um, 744.800um).
[WARNING PSM-0030] VSRC location at (1445.845um, 746.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1432.090um, 744.800um).
[WARNING PSM-0030] VSRC location at (45.845um, 886.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (32.090um, 904.800um).
[WARNING PSM-0030] VSRC location at (885.845um, 886.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (872.090um, 904.800um).
[WARNING PSM-0030] VSRC location at (325.845um, 1026.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (312.090um, 1024.800um).
[WARNING PSM-0030] VSRC location at (1165.845um, 1026.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1152.090um, 1024.800um).
[WARNING PSM-0030] VSRC location at (605.845um, 1166.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (592.090um, 1184.800um).
[WARNING PSM-0030] VSRC location at (1445.845um, 1166.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1432.090um, 1184.800um).
[WARNING PSM-0030] VSRC location at (45.845um, 1306.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (32.090um, 1304.800um).
[WARNING PSM-0030] VSRC location at (885.845um, 1306.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (872.090um, 1304.800um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 160238.
[INFO PSM-0064] Number of voltage sources = 20.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Worstcase voltage: 1.08e+00 V
Average IR drop  : 1.02e-02 V
Worstcase IR drop: 2.49e-02 V
######################################
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (45.845um, 46.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (60.090um, 44.800um).
[WARNING PSM-0030] VSRC location at (885.845um, 46.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (900.090um, 44.800um).
[WARNING PSM-0030] VSRC location at (325.845um, 186.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (340.090um, 204.800um).
[WARNING PSM-0030] VSRC location at (1165.845um, 186.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1180.090um, 204.800um).
[WARNING PSM-0030] VSRC location at (605.845um, 326.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (620.090um, 324.800um).
[WARNING PSM-0030] VSRC location at (1445.845um, 326.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1460.090um, 324.800um).
[WARNING PSM-0030] VSRC location at (45.845um, 466.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (60.090um, 484.800um).
[WARNING PSM-0030] VSRC location at (885.845um, 466.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (900.090um, 484.800um).
[WARNING PSM-0030] VSRC location at (325.845um, 606.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (340.090um, 604.800um).
[WARNING PSM-0030] VSRC location at (1165.845um, 606.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1180.090um, 604.800um).
[WARNING PSM-0030] VSRC location at (605.845um, 746.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (620.090um, 764.800um).
[WARNING PSM-0030] VSRC location at (1445.845um, 746.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1460.090um, 764.800um).
[WARNING PSM-0030] VSRC location at (45.845um, 886.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (60.090um, 884.800um).
[WARNING PSM-0030] VSRC location at (885.845um, 886.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (900.090um, 884.800um).
[WARNING PSM-0030] VSRC location at (325.845um, 1026.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (340.090um, 1044.800um).
[WARNING PSM-0030] VSRC location at (1165.845um, 1026.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1180.090um, 1044.800um).
[WARNING PSM-0030] VSRC location at (605.845um, 1166.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (620.090um, 1164.800um).
[WARNING PSM-0030] VSRC location at (1445.845um, 1166.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (1460.090um, 1164.800um).
[WARNING PSM-0030] VSRC location at (45.845um, 1306.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (60.090um, 1324.800um).
[WARNING PSM-0030] VSRC location at (885.845um, 1306.200um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (900.090um, 1324.800um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 160480.
[INFO PSM-0064] Number of voltage sources = 20.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Worstcase voltage: 2.22e-02 V
Average IR drop  : 9.86e-03 V
Worstcase IR drop: 2.22e-02 V
######################################

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 1.72

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clock
Latency      CRPR       Skew
_235866_/CK ^
   0.55
_238245_/CK ^
   0.42      0.00       0.13


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _221823_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _232374_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   18.61                           clock (net)
                  0.01    0.01    0.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   76.04                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   58.59                           net3537 (net)
                  0.04    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   18.36                           clknet_0_clock (net)
                  0.01    0.00    0.17 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.02    0.03    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   40.22                           clknet_1_1_0_clock (net)
                  0.04    0.03    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    8.01                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.02    0.03    0.29 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   41.14                           clknet_2_2_1_clock (net)
                  0.03    0.02    0.30 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   29.21                           clknet_3_4_0_clock (net)
                  0.02    0.01    0.35 ^ clkbuf_4_8_0_clock/A (BUF_X4)
                  0.02    0.04    0.38 ^ clkbuf_4_8_0_clock/Z (BUF_X4)
     4   42.40                           clknet_4_8_0_clock (net)
                  0.03    0.01    0.40 ^ clkbuf_6_33_0_clock/A (BUF_X4)
                  0.03    0.05    0.45 ^ clkbuf_6_33_0_clock/Z (BUF_X4)
     7   49.78                           clknet_6_33_0_clock (net)
                  0.03    0.00    0.45 ^ _221823_/CK (DFF_X2)
                  0.01    0.11    0.56 v _221823_/Q (DFF_X2)
     1   11.83                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i11.Datapath_i.reg_2.reg_out1[0] (net)
                  0.01    0.00    0.56 v _187282_/A1 (NAND2_X4)
                  0.02    0.03    0.59 ^ _187282_/ZN (NAND2_X4)
     8   38.56                           _034655_ (net)
                  0.02    0.01    0.60 ^ _202483_/B1 (OAI21_X1)
                  0.01    0.02    0.61 v _202483_/ZN (OAI21_X1)
     1    1.21                           _013026_ (net)
                  0.01    0.00    0.61 v _232374_/D (DFF_X1)
                                  0.61   data arrival time

                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   18.61                           clock (net)
                  0.01    0.01    0.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   76.04                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   58.59                           net3537 (net)
                  0.04    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   18.36                           clknet_0_clock (net)
                  0.01    0.00    0.17 ^ clkbuf_1_1_0_clock/A (BUF_X4)
                  0.02    0.03    0.20 ^ clkbuf_1_1_0_clock/Z (BUF_X4)
     2   40.22                           clknet_1_1_0_clock (net)
                  0.04    0.03    0.22 ^ clkbuf_2_2_0_clock/A (BUF_X4)
                  0.01    0.03    0.25 ^ clkbuf_2_2_0_clock/Z (BUF_X4)
     1    8.01                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.25 ^ clkbuf_2_2_1_clock/A (BUF_X4)
                  0.02    0.03    0.29 ^ clkbuf_2_2_1_clock/Z (BUF_X4)
     2   41.14                           clknet_2_2_1_clock (net)
                  0.03    0.02    0.30 ^ clkbuf_3_4_0_clock/A (BUF_X4)
                  0.02    0.04    0.34 ^ clkbuf_3_4_0_clock/Z (BUF_X4)
     2   29.21                           clknet_3_4_0_clock (net)
                  0.02    0.01    0.34 ^ clkbuf_4_9_0_clock/A (BUF_X4)
                  0.03    0.05    0.40 ^ clkbuf_4_9_0_clock/Z (BUF_X4)
     4   61.06                           clknet_4_9_0_clock (net)
                  0.04    0.01    0.41 ^ clkbuf_6_36_0_clock/A (BUF_X4)
                  0.04    0.06    0.47 ^ clkbuf_6_36_0_clock/Z (BUF_X4)
    10   74.00                           clknet_6_36_0_clock (net)
                  0.04    0.00    0.47 ^ clkbuf_opt_111_0_clock/A (BUF_X4)
                  0.01    0.03    0.51 ^ clkbuf_opt_111_0_clock/Z (BUF_X4)
     1   14.52                           clknet_opt_111_0_clock (net)
                  0.01    0.00    0.51 ^ clkbuf_leaf_547_clock/A (BUF_X4)
                  0.03    0.05    0.55 ^ clkbuf_leaf_547_clock/Z (BUF_X4)
    30   53.03                           clknet_leaf_547_clock (net)
                  0.03    0.00    0.56 ^ _232374_/CK (DFF_X1)
                          0.00    0.56   clock reconvergence pessimism
                          0.01    0.57   library hold time
                                  0.57   data required time
-----------------------------------------------------------------------------
                                  0.57   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   18.61                           clock (net)
                  0.01    0.01    0.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   76.04                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   58.59                           net3537 (net)
                  0.04    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   18.36                           clknet_0_clock (net)
                  0.01    0.00    0.17 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   40.18                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.21 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1   11.20                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.02    0.03    0.27 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   29.73                           clknet_2_0_1_clock (net)
                  0.02    0.01    0.28 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.03    0.31 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   26.29                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.32 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.36 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   43.57                           clknet_4_0_0_clock (net)
                  0.03    0.01    0.37 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.06    0.43 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   68.90                           clknet_6_2_0_clock (net)
                  0.04    0.01    0.44 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.05    0.49 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   47.28                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.49 ^ _238269_/CK (DFF_X2)
                  0.09    0.19    0.68 ^ _238269_/Q (DFF_X2)
    27  103.30                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.10    0.02    0.70 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.74 ^ wire2859/Z (BUF_X8)
    23   92.62                           net2859 (net)
                  0.05    0.04    0.77 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.80 v _170510_/ZN (NAND2_X1)
     1    3.50                           _075248_ (net)
                  0.03    0.00    0.80 v _207471_/B (FA_X1)
                  0.01    0.13    0.93 ^ _207471_/S (FA_X1)
     1    2.03                           _075251_ (net)
                  0.01    0.00    0.93 ^ _182289_/A (INV_X1)
                  0.01    0.01    0.94 v _182289_/ZN (INV_X1)
     1    3.07                           _075309_ (net)
                  0.01    0.00    0.94 v _207486_/CI (FA_X1)
                  0.01    0.11    1.05 ^ _207486_/S (FA_X1)
     1    2.23                           _075311_ (net)
                  0.01    0.00    1.05 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.06 v _173358_/ZN (INV_X1)
     1    4.47                           _075323_ (net)
                  0.01    0.00    1.06 v _207489_/B (FA_X1)
                  0.01    0.12    1.18 ^ _207489_/S (FA_X1)
     1    2.00                           _075326_ (net)
                  0.01    0.00    1.18 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.19 v _173359_/ZN (INV_X1)
     1    3.77                           _075353_ (net)
                  0.01    0.00    1.19 v _207497_/A (FA_X1)
                  0.01    0.11    1.30 ^ _207497_/S (FA_X1)
     1    2.36                           _075355_ (net)
                  0.01    0.00    1.30 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.31 v _173361_/ZN (INV_X1)
     1    3.53                           _075428_ (net)
                  0.01    0.00    1.31 v _207515_/CI (FA_X1)
                  0.01    0.11    1.42 ^ _207515_/S (FA_X1)
     1    2.12                           _075430_ (net)
                  0.01    0.00    1.42 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.44 v _173368_/ZN (INV_X1)
     1    4.39                           _075506_ (net)
                  0.01    0.00    1.44 v _207534_/CI (FA_X1)
                  0.02    0.09    1.53 v _207534_/S (FA_X1)
     1    3.41                           _075508_ (net)
                  0.02    0.00    1.53 v _207552_/CI (FA_X1)
                  0.01    0.11    1.64 ^ _207552_/S (FA_X1)
     1    2.22                           _075583_ (net)
                  0.01    0.00    1.64 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.65 v _182315_/ZN (INV_X1)
     1    3.68                           _109485_ (net)
                  0.01    0.00    1.65 v _215769_/B (HA_X1)
                  0.01    0.03    1.68 v _215769_/CO (HA_X1)
     2    3.32                           _109486_ (net)
                  0.01    0.00    1.68 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.73 v _124460_/ZN (OR2_X1)
     1    3.19                           _042707_ (net)
                  0.01    0.00    1.73 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.82 ^ _124462_/ZN (AOI221_X2)
     2    6.65                           _042709_ (net)
                  0.05    0.00    1.82 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.85 v _124471_/ZN (AOI22_X1)
     2    3.57                           _042718_ (net)
                  0.02    0.00    1.85 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.88 ^ _124472_/ZN (NAND2_X1)
     3    5.19                           _042719_ (net)
                  0.02    0.00    1.88 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.90 v _177240_/ZN (NOR3_X1)
     1    3.28                           _031112_ (net)
                  0.01    0.00    1.90 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.92 ^ _177241_/ZN (OAI21_X2)
     1    7.50                           _031113_ (net)
                  0.03    0.00    1.92 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    1.96 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    1.96 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.06 ^ _177254_/ZN (AOI221_X2)
     2    7.91                           _031125_ (net)
                  0.06    0.00    2.06 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.10 v _177255_/ZN (OAI211_X2)
     2    7.47                           _076610_ (net)
                  0.03    0.00    2.10 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    2.15 ^ _177256_/ZN (AOI21_X1)
     1    3.49                           _031126_ (net)
                  0.03    0.00    2.15 ^ _177258_/B1 (OAI21_X2)
                  0.01    0.03    2.17 v _177258_/ZN (OAI21_X2)
     2    8.46                           _076605_ (net)
                  0.01    0.00    2.17 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.25 ^ _177260_/ZN (AOI221_X2)
     2    4.54                           _031129_ (net)
                  0.05    0.00    2.25 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.28 v _177261_/ZN (OAI21_X1)
     1    4.09                           _076595_ (net)
                  0.02    0.00    2.28 v _207796_/A (FA_X1)
                  0.01    0.08    2.36 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    2.36 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.40 v _124484_/ZN (XNOR2_X1)
     1    2.33                           _042727_ (net)
                  0.01    0.00    2.40 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.45 v _124486_/ZN (XNOR2_X1)
     1    4.56                           _042729_ (net)
                  0.02    0.00    2.45 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.57 ^ _124487_/ZN (XNOR2_X2)
     6   37.48                           _042730_ (net)
                  0.09    0.01    2.57 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.61 ^ max_cap440/Z (BUF_X8)
    22   49.25                           net440 (net)
                  0.02    0.01    2.62 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.64 v _124496_/ZN (NAND2_X1)
     1    1.82                           _042737_ (net)
                  0.01    0.00    2.64 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.67 ^ _124497_/ZN (OAI21_X1)
     2    6.65                           _120204_ (net)
                  0.04    0.00    2.67 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.69 v _140124_/ZN (NOR4_X1)
     2    3.55                           _052965_ (net)
                  0.01    0.00    2.69 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.76 ^ _140125_/ZN (NOR3_X1)
     1    3.61                           _052966_ (net)
                  0.04    0.00    2.76 ^ _140128_/A1 (OR2_X4)
                  0.03    0.05    2.80 ^ _140128_/ZN (OR2_X4)
     2   51.73                           _120203_ (net)
                  0.03    0.00    2.80 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.84 ^ _220163_/CO (HA_X1)
     1    3.49                           _120168_ (net)
                  0.01    0.00    2.84 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.89 ^ _220151_/CO (HA_X1)
     2    5.17                           _120170_ (net)
                  0.02    0.00    2.89 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.90 v _124507_/ZN (NAND2_X1)
     2    3.59                           _042746_ (net)
                  0.01    0.00    2.90 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    2.94 ^ _124508_/ZN (NOR2_X1)
     2    2.88                           _042747_ (net)
                  0.02    0.00    2.94 ^ _124510_/A3 (AND4_X1)
                  0.02    0.06    3.00 ^ _124510_/ZN (AND4_X1)
     2    3.25                           _042749_ (net)
                  0.02    0.00    3.00 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.08 ^ _124515_/ZN (AND4_X1)
     3    9.23                           _120182_ (net)
                  0.03    0.00    3.09 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.17 ^ _124529_/ZN (AND4_X1)
     3    9.79                           _120191_ (net)
                  0.03    0.00    3.17 ^ _124542_/A1 (AND4_X4)
                  0.02    0.07    3.23 ^ _124542_/ZN (AND4_X4)
     2   41.88                           _120200_ (net)
                  0.04    0.03    3.26 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.32 ^ _124545_/ZN (AND3_X1)
     2    5.00                           _109704_ (net)
                  0.02    0.00    3.33 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.38 ^ _124546_/ZN (AND3_X1)
     2    4.34                           _109701_ (net)
                  0.02    0.00    3.38 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.43 ^ _124548_/ZN (AND3_X1)
     2    4.58                           _109698_ (net)
                  0.02    0.00    3.43 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.49 ^ _124550_/ZN (AND3_X1)
     2    6.66                           _109695_ (net)
                  0.02    0.00    3.49 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.55 ^ _215854_/S (HA_X1)
     2    3.46                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.55 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.59 ^ _140133_/ZN (AND2_X1)
     1    1.68                           _052972_ (net)
                  0.01    0.00    3.59 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.62 v _140134_/ZN (NAND4_X1)
     1    1.99                           _052973_ (net)
                  0.02    0.00    3.62 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.67 ^ _140135_/ZN (OAI21_X1)
     2    3.98                           _052974_ (net)
                  0.03    0.00    3.67 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.68 v _140139_/ZN (NAND2_X1)
     1    1.14                           _052977_ (net)
                  0.01    0.00    3.68 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.73 v _140140_/ZN (OR2_X1)
     1    1.87                           _052978_ (net)
                  0.01    0.00    3.73 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.76 ^ _140141_/ZN (OAI21_X1)
     1    1.60                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.76 ^ _235630_/D (DFF_X2)
                                  3.76   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1   18.61                           clock (net)
                  0.01    0.01    5.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    5.03 ^ wire2/Z (BUF_X8)
     1   76.04                           net3538 (net)
                  0.05    0.04    5.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    5.10 ^ wire1/Z (BUF_X16)
     1   58.59                           net3537 (net)
                  0.04    0.03    5.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   18.36                           clknet_0_clock (net)
                  0.01    0.00    5.17 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   40.18                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.21 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1   11.20                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.02    0.03    5.27 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   29.73                           clknet_2_0_1_clock (net)
                  0.02    0.01    5.28 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.03    5.31 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   26.29                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.32 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.36 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   43.57                           clknet_4_0_0_clock (net)
                  0.03    0.01    5.37 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.03    0.05    5.42 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   53.37                           clknet_6_3_0_clock (net)
                  0.03    0.00    5.42 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.01    0.03    5.46 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   23.39                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.46 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.03    0.05    5.51 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   49.49                           clknet_leaf_47_clock (net)
                  0.03    0.00    5.51 ^ _235630_/CK (DFF_X2)
                          0.00    5.51   clock reconvergence pessimism
                         -0.03    5.48   library setup time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -3.76   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _238269_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: _235630_ (rising edge-triggered flip-flop clocked by clock)
Path Group: clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1   18.61                           clock (net)
                  0.01    0.01    0.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    0.03 ^ wire2/Z (BUF_X8)
     1   76.04                           net3538 (net)
                  0.05    0.04    0.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    0.10 ^ wire1/Z (BUF_X16)
     1   58.59                           net3537 (net)
                  0.04    0.03    0.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    0.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   18.36                           clknet_0_clock (net)
                  0.01    0.00    0.17 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   40.18                           clknet_1_0_0_clock (net)
                  0.03    0.01    0.21 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    0.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1   11.20                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.02    0.03    0.27 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   29.73                           clknet_2_0_1_clock (net)
                  0.02    0.01    0.28 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.03    0.31 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   26.29                           clknet_3_0_0_clock (net)
                  0.02    0.00    0.32 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.02    0.04    0.36 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   43.57                           clknet_4_0_0_clock (net)
                  0.03    0.01    0.37 ^ clkbuf_6_2_0_clock/A (BUF_X4)
                  0.04    0.06    0.43 ^ clkbuf_6_2_0_clock/Z (BUF_X4)
    10   68.90                           clknet_6_2_0_clock (net)
                  0.04    0.01    0.44 ^ clkbuf_leaf_631_clock/A (BUF_X4)
                  0.03    0.05    0.49 ^ clkbuf_leaf_631_clock/Z (BUF_X4)
    30   47.28                           clknet_leaf_631_clock (net)
                  0.03    0.00    0.49 ^ _238269_/CK (DFF_X2)
                  0.09    0.19    0.68 ^ _238269_/Q (DFF_X2)
    27  103.30                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i1.in_port_a_REG.reg_out1[13] (net)
                  0.10    0.02    0.70 ^ wire2859/A (BUF_X8)
                  0.02    0.04    0.74 ^ wire2859/Z (BUF_X8)
    23   92.62                           net2859 (net)
                  0.05    0.04    0.77 ^ _170510_/A2 (NAND2_X1)
                  0.03    0.03    0.80 v _170510_/ZN (NAND2_X1)
     1    3.50                           _075248_ (net)
                  0.03    0.00    0.80 v _207471_/B (FA_X1)
                  0.01    0.13    0.93 ^ _207471_/S (FA_X1)
     1    2.03                           _075251_ (net)
                  0.01    0.00    0.93 ^ _182289_/A (INV_X1)
                  0.01    0.01    0.94 v _182289_/ZN (INV_X1)
     1    3.07                           _075309_ (net)
                  0.01    0.00    0.94 v _207486_/CI (FA_X1)
                  0.01    0.11    1.05 ^ _207486_/S (FA_X1)
     1    2.23                           _075311_ (net)
                  0.01    0.00    1.05 ^ _173358_/A (INV_X1)
                  0.01    0.01    1.06 v _173358_/ZN (INV_X1)
     1    4.47                           _075323_ (net)
                  0.01    0.00    1.06 v _207489_/B (FA_X1)
                  0.01    0.12    1.18 ^ _207489_/S (FA_X1)
     1    2.00                           _075326_ (net)
                  0.01    0.00    1.18 ^ _173359_/A (INV_X1)
                  0.01    0.01    1.19 v _173359_/ZN (INV_X1)
     1    3.77                           _075353_ (net)
                  0.01    0.00    1.19 v _207497_/A (FA_X1)
                  0.01    0.11    1.30 ^ _207497_/S (FA_X1)
     1    2.36                           _075355_ (net)
                  0.01    0.00    1.30 ^ _173361_/A (INV_X1)
                  0.01    0.01    1.31 v _173361_/ZN (INV_X1)
     1    3.53                           _075428_ (net)
                  0.01    0.00    1.31 v _207515_/CI (FA_X1)
                  0.01    0.11    1.42 ^ _207515_/S (FA_X1)
     1    2.12                           _075430_ (net)
                  0.01    0.00    1.42 ^ _173368_/A (INV_X1)
                  0.01    0.01    1.44 v _173368_/ZN (INV_X1)
     1    4.39                           _075506_ (net)
                  0.01    0.00    1.44 v _207534_/CI (FA_X1)
                  0.02    0.09    1.53 v _207534_/S (FA_X1)
     1    3.41                           _075508_ (net)
                  0.02    0.00    1.53 v _207552_/CI (FA_X1)
                  0.01    0.11    1.64 ^ _207552_/S (FA_X1)
     1    2.22                           _075583_ (net)
                  0.01    0.00    1.64 ^ _182315_/A (INV_X1)
                  0.01    0.01    1.65 v _182315_/ZN (INV_X1)
     1    3.68                           _109485_ (net)
                  0.01    0.00    1.65 v _215769_/B (HA_X1)
                  0.01    0.03    1.68 v _215769_/CO (HA_X1)
     2    3.32                           _109486_ (net)
                  0.01    0.00    1.68 v _124460_/A1 (OR2_X1)
                  0.01    0.05    1.73 v _124460_/ZN (OR2_X1)
     1    3.19                           _042707_ (net)
                  0.01    0.00    1.73 v _124462_/A (AOI221_X2)
                  0.05    0.08    1.82 ^ _124462_/ZN (AOI221_X2)
     2    6.65                           _042709_ (net)
                  0.05    0.00    1.82 ^ _124471_/B2 (AOI22_X1)
                  0.02    0.03    1.85 v _124471_/ZN (AOI22_X1)
     2    3.57                           _042718_ (net)
                  0.02    0.00    1.85 v _124472_/A2 (NAND2_X1)
                  0.02    0.03    1.88 ^ _124472_/ZN (NAND2_X1)
     3    5.19                           _042719_ (net)
                  0.02    0.00    1.88 ^ _177240_/A2 (NOR3_X1)
                  0.01    0.02    1.90 v _177240_/ZN (NOR3_X1)
     1    3.28                           _031112_ (net)
                  0.01    0.00    1.90 v _177241_/A (OAI21_X2)
                  0.03    0.03    1.92 ^ _177241_/ZN (OAI21_X2)
     1    7.50                           _031113_ (net)
                  0.03    0.00    1.92 ^ _177247_/A2 (NAND3_X4)
                  0.02    0.03    1.96 v _177247_/ZN (NAND3_X4)
     3   17.34                           _076630_ (net)
                  0.02    0.00    1.96 v _177254_/B2 (AOI221_X2)
                  0.06    0.10    2.06 ^ _177254_/ZN (AOI221_X2)
     2    7.91                           _031125_ (net)
                  0.06    0.00    2.06 ^ _177255_/C2 (OAI211_X2)
                  0.03    0.04    2.10 v _177255_/ZN (OAI211_X2)
     2    7.47                           _076610_ (net)
                  0.03    0.00    2.10 v _177256_/B1 (AOI21_X1)
                  0.03    0.04    2.15 ^ _177256_/ZN (AOI21_X1)
     1    3.49                           _031126_ (net)
                  0.03    0.00    2.15 ^ _177258_/B1 (OAI21_X2)
                  0.01    0.03    2.17 v _177258_/ZN (OAI21_X2)
     2    8.46                           _076605_ (net)
                  0.01    0.00    2.17 v _177260_/B1 (AOI221_X2)
                  0.05    0.08    2.25 ^ _177260_/ZN (AOI221_X2)
     2    4.54                           _031129_ (net)
                  0.05    0.00    2.25 ^ _177261_/B2 (OAI21_X1)
                  0.02    0.03    2.28 v _177261_/ZN (OAI21_X1)
     1    4.09                           _076595_ (net)
                  0.02    0.00    2.28 v _207796_/A (FA_X1)
                  0.01    0.08    2.36 v _207796_/CO (FA_X1)
     1    2.43                           _076598_ (net)
                  0.01    0.00    2.36 v _124484_/B (XNOR2_X1)
                  0.01    0.04    2.40 v _124484_/ZN (XNOR2_X1)
     1    2.33                           _042727_ (net)
                  0.01    0.00    2.40 v _124486_/A (XNOR2_X1)
                  0.02    0.04    2.45 v _124486_/ZN (XNOR2_X1)
     1    4.56                           _042729_ (net)
                  0.02    0.00    2.45 v _124487_/B (XNOR2_X2)
                  0.09    0.12    2.57 ^ _124487_/ZN (XNOR2_X2)
     6   37.48                           _042730_ (net)
                  0.09    0.01    2.57 ^ max_cap440/A (BUF_X8)
                  0.02    0.04    2.61 ^ max_cap440/Z (BUF_X8)
    22   49.25                           net440 (net)
                  0.02    0.01    2.62 ^ _124496_/A1 (NAND2_X1)
                  0.01    0.02    2.64 v _124496_/ZN (NAND2_X1)
     1    1.82                           _042737_ (net)
                  0.01    0.00    2.64 v _124497_/A (OAI21_X1)
                  0.04    0.03    2.67 ^ _124497_/ZN (OAI21_X1)
     2    6.65                           _120204_ (net)
                  0.04    0.00    2.67 ^ _140124_/A1 (NOR4_X1)
                  0.01    0.02    2.69 v _140124_/ZN (NOR4_X1)
     2    3.55                           _052965_ (net)
                  0.01    0.00    2.69 v _140125_/A3 (NOR3_X1)
                  0.04    0.07    2.76 ^ _140125_/ZN (NOR3_X1)
     1    3.61                           _052966_ (net)
                  0.04    0.00    2.76 ^ _140128_/A1 (OR2_X4)
                  0.03    0.05    2.80 ^ _140128_/ZN (OR2_X4)
     2   51.73                           _120203_ (net)
                  0.03    0.00    2.80 ^ _220163_/A (HA_X1)
                  0.01    0.04    2.84 ^ _220163_/CO (HA_X1)
     1    3.49                           _120168_ (net)
                  0.01    0.00    2.84 ^ _220151_/A (HA_X1)
                  0.02    0.04    2.89 ^ _220151_/CO (HA_X1)
     2    5.17                           _120170_ (net)
                  0.02    0.00    2.89 ^ _124507_/A2 (NAND2_X1)
                  0.01    0.02    2.90 v _124507_/ZN (NAND2_X1)
     2    3.59                           _042746_ (net)
                  0.01    0.00    2.90 v _124508_/A2 (NOR2_X1)
                  0.02    0.03    2.94 ^ _124508_/ZN (NOR2_X1)
     2    2.88                           _042747_ (net)
                  0.02    0.00    2.94 ^ _124510_/A3 (AND4_X1)
                  0.02    0.06    3.00 ^ _124510_/ZN (AND4_X1)
     2    3.25                           _042749_ (net)
                  0.02    0.00    3.00 ^ _124515_/A3 (AND4_X1)
                  0.03    0.08    3.08 ^ _124515_/ZN (AND4_X1)
     3    9.23                           _120182_ (net)
                  0.03    0.00    3.09 ^ _124529_/A1 (AND4_X1)
                  0.03    0.08    3.17 ^ _124529_/ZN (AND4_X1)
     3    9.79                           _120191_ (net)
                  0.03    0.00    3.17 ^ _124542_/A1 (AND4_X4)
                  0.02    0.07    3.23 ^ _124542_/ZN (AND4_X4)
     2   41.88                           _120200_ (net)
                  0.04    0.03    3.26 ^ _124545_/A2 (AND3_X1)
                  0.02    0.06    3.32 ^ _124545_/ZN (AND3_X1)
     2    5.00                           _109704_ (net)
                  0.02    0.00    3.33 ^ _124546_/A3 (AND3_X1)
                  0.02    0.05    3.38 ^ _124546_/ZN (AND3_X1)
     2    4.34                           _109701_ (net)
                  0.02    0.00    3.38 ^ _124548_/A2 (AND3_X1)
                  0.02    0.05    3.43 ^ _124548_/ZN (AND3_X1)
     2    4.58                           _109698_ (net)
                  0.02    0.00    3.43 ^ _124550_/A2 (AND3_X1)
                  0.02    0.06    3.49 ^ _124550_/ZN (AND3_X1)
     2    6.66                           _109695_ (net)
                  0.02    0.00    3.49 ^ _215854_/A (HA_X1)
                  0.03    0.06    3.55 ^ _215854_/S (HA_X1)
     2    3.46                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_496504.in1[30] (net)
                  0.03    0.00    3.55 ^ _140133_/A2 (AND2_X1)
                  0.01    0.04    3.59 ^ _140133_/ZN (AND2_X1)
     1    1.68                           _052972_ (net)
                  0.01    0.00    3.59 ^ _140134_/A4 (NAND4_X1)
                  0.02    0.03    3.62 v _140134_/ZN (NAND4_X1)
     1    1.99                           _052973_ (net)
                  0.02    0.00    3.62 v _140135_/B2 (OAI21_X1)
                  0.03    0.05    3.67 ^ _140135_/ZN (OAI21_X1)
     2    3.98                           _052974_ (net)
                  0.03    0.00    3.67 ^ _140139_/A2 (NAND2_X1)
                  0.01    0.02    3.68 v _140139_/ZN (NAND2_X1)
     1    1.14                           _052977_ (net)
                  0.01    0.00    3.68 v _140140_/A2 (OR2_X1)
                  0.01    0.05    3.73 v _140140_/ZN (OR2_X1)
     1    1.87                           _052978_ (net)
                  0.01    0.00    3.73 v _140141_/B2 (OAI21_X1)
                  0.02    0.03    3.76 ^ _140141_/ZN (OAI21_X1)
     1    1.60                           _main_kernel_i0.Datapath_i.__float_mule8m23b_127nih_807_i2.Datapath_i.fu___float_mule8m23b_127nih_496296_508787.out1[1] (net)
                  0.02    0.00    3.76 ^ _235630_/D (DFF_X2)
                                  3.76   data arrival time

                          5.00    5.00   clock clock (rise edge)
                          0.00    5.00   clock source latency
                  0.00    0.00    5.00 ^ clock (in)
     1   18.61                           clock (net)
                  0.01    0.01    5.01 ^ wire2/A (BUF_X8)
                  0.01    0.03    5.03 ^ wire2/Z (BUF_X8)
     1   76.04                           net3538 (net)
                  0.05    0.04    5.07 ^ wire1/A (BUF_X16)
                  0.01    0.03    5.10 ^ wire1/Z (BUF_X16)
     1   58.59                           net3537 (net)
                  0.04    0.03    5.13 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.03    5.16 ^ clkbuf_0_clock/Z (BUF_X4)
     2   18.36                           clknet_0_clock (net)
                  0.01    0.00    5.17 ^ clkbuf_1_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.20 ^ clkbuf_1_0_0_clock/Z (BUF_X4)
     2   40.18                           clknet_1_0_0_clock (net)
                  0.03    0.01    5.21 ^ clkbuf_2_0_0_clock/A (BUF_X4)
                  0.01    0.03    5.24 ^ clkbuf_2_0_0_clock/Z (BUF_X4)
     1   11.20                           clknet_2_0_0_clock (net)
                  0.01    0.00    5.24 ^ clkbuf_2_0_1_clock/A (BUF_X4)
                  0.02    0.03    5.27 ^ clkbuf_2_0_1_clock/Z (BUF_X4)
     2   29.73                           clknet_2_0_1_clock (net)
                  0.02    0.01    5.28 ^ clkbuf_3_0_0_clock/A (BUF_X4)
                  0.02    0.03    5.31 ^ clkbuf_3_0_0_clock/Z (BUF_X4)
     2   26.29                           clknet_3_0_0_clock (net)
                  0.02    0.00    5.32 ^ clkbuf_4_0_0_clock/A (BUF_X4)
                  0.02    0.04    5.36 ^ clkbuf_4_0_0_clock/Z (BUF_X4)
     4   43.57                           clknet_4_0_0_clock (net)
                  0.03    0.01    5.37 ^ clkbuf_6_3_0_clock/A (BUF_X4)
                  0.03    0.05    5.42 ^ clkbuf_6_3_0_clock/Z (BUF_X4)
     9   53.37                           clknet_6_3_0_clock (net)
                  0.03    0.00    5.42 ^ clkbuf_opt_14_0_clock/A (BUF_X4)
                  0.01    0.03    5.46 ^ clkbuf_opt_14_0_clock/Z (BUF_X4)
     1   23.39                           clknet_opt_14_0_clock (net)
                  0.02    0.01    5.46 ^ clkbuf_leaf_47_clock/A (BUF_X4)
                  0.03    0.05    5.51 ^ clkbuf_leaf_47_clock/Z (BUF_X4)
    30   49.49                           clknet_leaf_47_clock (net)
                  0.03    0.00    5.51 ^ _235630_/CK (DFF_X2)
                          0.00    5.51   clock reconvergence pessimism
                         -0.03    5.48   library setup time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -3.76   data arrival time
-----------------------------------------------------------------------------
                                  1.72   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_163178_/ZN                            52.03   63.34  -11.31 (VIOLATED)
_149465_/ZN                           101.01  107.15   -6.13 (VIOLATED)
_156059_/ZN                           106.81  112.71   -5.90 (VIOLATED)
_160860_/ZN                            52.03   57.62   -5.59 (VIOLATED)
_220258_/S                             25.25   30.54   -5.29 (VIOLATED)
_157850_/ZN                           106.81  112.09   -5.28 (VIOLATED)
_220977_/S                             25.25   30.28   -5.03 (VIOLATED)
_220263_/S                             25.25   30.20   -4.95 (VIOLATED)
_156054_/ZN                            97.96  102.67   -4.71 (VIOLATED)
_221000_/S                             25.25   29.68   -4.42 (VIOLATED)
_160747_/ZN                           106.81  111.14   -4.33 (VIOLATED)
_163210_/Z                             50.51   54.82   -4.31 (VIOLATED)
_137599_/ZN                            28.99   33.16   -4.17 (VIOLATED)
_219743_/S                             25.25   29.41   -4.16 (VIOLATED)
_221001_/S                             25.25   29.20   -3.95 (VIOLATED)
_158741_/ZN                            27.62   31.43   -3.81 (VIOLATED)
_220976_/S                             25.25   28.90   -3.65 (VIOLATED)
_220834_/S                             25.25   28.89   -3.63 (VIOLATED)
_156076_/ZN                           106.81  110.21   -3.40 (VIOLATED)
_220927_/S                             25.25   28.57   -3.31 (VIOLATED)
_149827_/ZN                           106.81  109.97   -3.16 (VIOLATED)
_208300_/S                             60.27   63.17   -2.90 (VIOLATED)
_220128_/S                             25.25   27.98   -2.72 (VIOLATED)
_220261_/S                             25.25   27.84   -2.59 (VIOLATED)
_156805_/ZN                            27.62   30.06   -2.44 (VIOLATED)
_163181_/ZN                            52.03   54.38   -2.35 (VIOLATED)
_235316_/Q                            121.15  123.47   -2.31 (VIOLATED)
_153029_/ZN                            27.62   29.92   -2.30 (VIOLATED)
_220176_/S                             25.25   27.24   -1.99 (VIOLATED)
_220974_/S                             25.25   27.23   -1.97 (VIOLATED)
_222088_/Q                            121.15  123.00   -1.84 (VIOLATED)
_220256_/S                             25.25   27.03   -1.78 (VIOLATED)
_135736_/ZN                            28.99   30.76   -1.77 (VIOLATED)
_235314_/Q                            121.15  122.85   -1.70 (VIOLATED)
_222164_/Q                            121.15  122.72   -1.56 (VIOLATED)
_235647_/Q                            121.15  122.51   -1.36 (VIOLATED)
_220943_/S                             25.25   26.30   -1.04 (VIOLATED)
_220154_/S                             25.25   26.24   -0.98 (VIOLATED)
_220922_/S                             25.25   25.93   -0.67 (VIOLATED)
_220136_/S                             25.25   25.92   -0.66 (VIOLATED)
_219637_/S                             25.25   25.87   -0.62 (VIOLATED)
_146723_/ZN                            63.32   63.72   -0.40 (VIOLATED)
_221005_/S                             25.25   25.58   -0.33 (VIOLATED)
_218736_/S                             25.25   25.57   -0.31 (VIOLATED)
_140637_/ZN                           106.81  107.04   -0.23 (VIOLATED)
_220134_/S                             25.25   25.42   -0.16 (VIOLATED)
_137938_/ZN                            27.62   27.71   -0.09 (VIOLATED)
_181803_/ZN                            11.48   11.52   -0.04 (VIOLATED)
_217563_/S                             25.25   25.28   -0.02 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.05013192817568779

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2525

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-11.309664726257324

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
52.032501220703125

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2174

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 49

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.7617

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
1.7217

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
45.769200

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.78e-02   3.88e-03   1.41e-03   2.31e-02  35.8%
Combinational          1.50e-02   2.19e-02   4.49e-03   4.14e-02  64.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.28e-02   2.57e-02   5.90e-03   6.45e-02 100.0%
                          50.9%      39.9%       9.2%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 254222 u^2 11% utilization.
Core area = 8846519472000

QStandardPaths: XDG_RUNTIME_DIR not set, defaulting to '/tmp/runtime-'
This plugin does not support propagateSizeHints()
[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_routing.webp.png
[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_placement.webp.png
[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_ir_drop.webp.png
This plugin does not support propagateSizeHints()
[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_clocks.webp.png
This plugin does not support propagateSizeHints()
This plugin does not support propagateSizeHints()
[WARNING GUI-0010] File path does not end with a valid extension, new path is: /working_dir/HLS_output/Synthesis/bash_flow/openroad/reports/nangate45/main_kernel/base/final_resizer.webp.png
This plugin does not support propagateSizeHints()
Elapsed time: 3:07.84[h:]min:sec. CPU time: user 185.14 sys 2.66 (99%). Peak memory: 3641628KB.
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/5_route.sdc /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.sdc
sed '/OR_DEFAULT/d' /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef > /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>/working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/klayout_tech.lef</lef-files> <lef-files>/opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' /opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/FreePDK45.lyt > /working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/klayout.lyt
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=main_kernel \
        -rd in_def=/working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.def \
        -rd in_files="/opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd config_file= \
        -rd seal_file="" \
        -rd out_file=/working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_merged.gds \
        -rd tech_file=/working_dir/HLS_output/Synthesis/bash_flow/openroad/objects/nangate45/main_kernel/base/klayout.lyt \
        -rd layer_map= \
        -r /opt/openroad/openroad_flow_scripts/flow/util/def2stream.py) 2>&1 | tee /working_dir/HLS_output/Synthesis/bash_flow/openroad/logs/nangate45/main_kernel/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/opt/openroad/openroad_flow_scripts/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'main_kernel'
WARNING: no fill config file specified
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS '/working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_merged.gds'
Elapsed time: 0:14.28[h:]min:sec. CPU time: user 13.40 sys 0.88 (99%). Peak memory: 1586344KB.
cp /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_1_merged.gds /working_dir/HLS_output/Synthesis/bash_flow/openroad/results/nangate45/main_kernel/base/6_final.gds
