# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
# File: D:\tankwar\gyztankwar.csv
# Generated on: Tue Feb 26 21:27:59 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
blue[3],Output,PIN_f14,8A,B8A_N0,,,,,,,,,,,,,,
blue[2],Output,PIN_h13,8A,B8A_N0,,,,,,,,,,,,,,
blue[1],Output,PIN_g13,8A,B8A_N0,,,,,,,,,,,,,,
blue[0],Output,PIN_b13,8A,B8A_N0,,,,,,,,,,,,,,
clk_50m,Input,PIN_AF14,3B,B3B_N0,,,,,,,,,,,,,,
green[3],Output,PIN_G10,8A,B8A_N0,,,,,,,,,,,,,,
green[2],Output,PIN_H12,8A,B8A_N0,,,,,,,,,,,,,,
green[1],Output,PIN_J10,8A,B8A_N0,,,,,,,,,,,,,,
green[0],Output,PIN_J9,8A,B8A_N0,,,,,,,,,,,,,,
hsync,Output,PIN_B11,8A,B8A_N0,,,,,,,,,,,,,,
red[3],Output,PIN_B12,8A,B8A_N0,,,,,,,,,,,,,,
red[2],Output,PIN_E13,8A,B8A_N0,,,,,,,,,,,,,,
red[1],Output,PIN_C13,8A,B8A_N0,,,,,,,,,,,,,,
red[0],Output,PIN_A13,8A,B8A_N0,,,,,,,,,,,,,,
rst_n,Input,PIN_AB12,3A,B3A_N0,,,,,,,,,,,,,,
vsync,Output,PIN_D11,8A,B8A_N0,,,,,,,,,,,,,,
