Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3212c772de0a464f92660dfce2761632 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA_512_tb_behav xil_defaultlib.SHA_512_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.message_block(L=40000,s=40960)
Compiling module xil_defaultlib.message_schedule
Compiling module xil_defaultlib.sum_A
Compiling module xil_defaultlib.add_mod64
Compiling module xil_defaultlib.ma
Compiling module xil_defaultlib.ch
Compiling module xil_defaultlib.sum_E
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.Compression_function
Compiling module xil_defaultlib.SHA_512(L=40000)
Compiling module xil_defaultlib.SHA_512_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SHA_512_tb_behav
