

================================================================
== Vivado HLS Report for 'ratDecision'
================================================================
* Date:           Sat Apr  8 14:26:07 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        RatDecisionChannel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|   13|   10|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2153|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     275|    398|
|Memory           |        0|      -|      36|      4|
|Multiplexer      |        -|      -|       -|    439|
|Register         |        -|      -|    1456|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1767|   2994|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |ratDecision_AXILiteS_s_axi_U  |ratDecision_AXILiteS_s_axi  |        0|      0|  275|  398|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        0|      0|  275|  398|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+-----------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |               Module              | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-----------------------------------+---------+----+----+------+-----+------+-------------+
    |recentVBools_data_U      |ratDecision_recentVBools_data      |        0|   2|   1|    60|    1|     1|           60|
    |recentABools_data_U      |ratDecision_recentVBools_data      |        0|   2|   1|    60|    1|     1|           60|
    |recentdatapoints_data_U  |ratDecision_recentdatapoints_data  |        0|  32|   2|     5|   16|     1|           80|
    +-------------------------+-----------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                   |        0|  36|   4|   125|   18|     3|          200|
    +-------------------------+-----------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |AstimDelay_load_op_fu_489_p2                 |     +    |      0|  0|  32|          32|           1|
    |CircularBuffer_len_read_assign_2_fu_1083_p2  |     +    |      0|  0|  32|          32|           1|
    |CircularBuffer_len_read_assign_fu_770_p2     |     +    |      0|  0|  32|          32|           1|
    |CircularBuffer_len_write_assig_1_fu_922_p2   |     +    |      0|  0|  32|          32|           3|
    |CircularBuffer_len_write_assig_2_fu_1140_p2  |     +    |      0|  0|  32|          32|           2|
    |CircularBuffer_len_write_assig_3_fu_1247_p2  |     +    |      0|  0|  32|          32|           3|
    |CircularBuffer_len_write_assig_fu_815_p2     |     +    |      0|  0|  32|          32|           2|
    |CircularBuffer_sum_read_assign_1_fu_1077_p2  |     +    |      0|  0|  32|          32|          32|
    |CircularBuffer_sum_read_assign_fu_764_p2     |     +    |      0|  0|  32|          32|          32|
    |VstimDelay_load_op_fu_503_p2                 |     +    |      0|  0|  32|          32|           1|
    |i_12_fu_1189_p2                              |     +    |      0|  0|  32|          32|           6|
    |i_1_fu_618_p2                                |     +    |      0|  0|  32|          32|           3|
    |i_3_fu_833_p2                                |     +    |      0|  0|  32|          32|           6|
    |i_6_fu_864_p2                                |     +    |      0|  0|  32|          32|           6|
    |i_9_fu_1158_p2                               |     +    |      0|  0|  32|          32|           6|
    |i_fu_605_p2                                  |     +    |      0|  0|  32|          32|           2|
    |recentdatapoints_len_load_op_fu_554_p2       |     +    |      0|  0|  32|          32|           1|
    |tmp_33_i1_fu_1097_p2                         |     +    |      0|  0|  32|          32|           1|
    |tmp_33_i_fu_784_p2                           |     +    |      0|  0|  32|          32|           1|
    |tmp_37_i_fu_549_p2                           |     +    |      0|  0|  32|          32|          32|
    |tmp_39_i_fu_574_p2                           |     +    |      0|  0|  32|          32|           1|
    |tmp_3_fu_704_p2                              |     +    |      0|  0|  32|          32|           1|
    |tmp_4_fu_714_p2                              |     +    |      0|  0|  32|          32|           1|
    |tmp_5_fu_724_p2                              |     +    |      0|  0|  32|          32|           1|
    |CircularBuffer_sum_write_assig_1_fu_915_p2   |     -    |      0|  0|  16|          32|          32|
    |CircularBuffer_sum_write_assig_2_fu_1232_p2  |     -    |      0|  0|  16|          32|          32|
    |CircularBuffer_sum_write_assig_3_fu_1240_p2  |     -    |      0|  0|  16|          32|          32|
    |CircularBuffer_sum_write_assig_fu_907_p2     |     -    |      0|  0|  16|          32|          32|
    |datapointA_1_fu_1015_p2                      |     -    |      0|  0|  17|           1|          17|
    |datapointV_1_fu_672_p2                       |     -    |      0|  0|  17|           1|          17|
    |i_11_fu_1177_p2                              |     -    |      0|  0|  32|          32|          32|
    |i_2_fu_821_p2                                |     -    |      0|  0|  32|          32|          32|
    |i_5_fu_852_p2                                |     -    |      0|  0|  32|          32|          32|
    |i_8_fu_1146_p2                               |     -    |      0|  0|  32|          32|          32|
    |tmp_29_i1_fu_1063_p2                         |     -    |      0|  0|  32|          32|          32|
    |tmp_29_i_fu_750_p2                           |     -    |      0|  0|  32|          32|          32|
    |tmp_35_i_fu_535_p2                           |     -    |      0|  0|  32|          32|          32|
    |ap_sig_151                                   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_366                                   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_368                                   |    and   |      0|  0|   1|           1|           1|
    |ap_sig_405                                   |    and   |      0|  0|   1|           1|           1|
    |or_cond1_fu_1407_p2                          |    and   |      0|  0|   1|           1|           1|
    |or_cond3_fu_1456_p2                          |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_1301_p2                           |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_1387_p2                          |    and   |      0|  0|   1|           1|           1|
    |sel_tmp_fu_1367_p2                           |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_1451_p2                              |    and   |      0|  0|   1|           1|           1|
    |toReturn_5_fu_893_p2                         |    and   |      0|  0|   1|           1|           1|
    |toReturn_6_fu_899_p2                         |    and   |      0|  0|   1|           1|           1|
    |toReturn_7_fu_1218_p2                        |    and   |      0|  0|   1|           1|           1|
    |toReturn_8_fu_1224_p2                        |    and   |      0|  0|   1|           1|           1|
    |not_tmp_i_i1_fu_1213_p2                      |   icmp   |      0|  0|  11|          32|           1|
    |not_tmp_i_i2_fu_1208_p2                      |   icmp   |      0|  0|  11|          32|           1|
    |not_tmp_i_i4_fu_883_p2                       |   icmp   |      0|  0|  11|          32|           1|
    |not_tmp_i_i_fu_888_p2                        |   icmp   |      0|  0|  11|          32|           1|
    |tmp_10_fu_942_p2                             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_11_fu_1009_p2                            |   icmp   |      0|  0|   3|           8|           2|
    |tmp_12_fu_1037_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_13_fu_1122_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_16_fu_1267_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_17_fu_1289_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_18_fu_1295_p2                            |   icmp   |      0|  0|  11|          32|           6|
    |tmp_20_fu_1353_p2                            |   icmp   |      0|  0|  11|          32|           1|
    |tmp_21_fu_1401_p2                            |   icmp   |      0|  0|  11|          32|           8|
    |tmp_21_not_fu_1335_p2                        |   icmp   |      0|  0|  11|          32|           1|
    |tmp_22_fu_1319_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_23_fu_1433_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_24_fu_1439_p2                            |   icmp   |      0|  0|  11|          32|           6|
    |tmp_25_fu_1324_p2                            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_34_i1_fu_1102_p2                         |   icmp   |      0|  0|  11|          32|           6|
    |tmp_34_i_fu_789_p2                           |   icmp   |      0|  0|  11|          32|           6|
    |tmp_40_i_fu_579_p2                           |   icmp   |      0|  0|  11|          32|           3|
    |tmp_8_fu_809_p2                              |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_666_p2                              |   icmp   |      0|  0|   3|           8|           2|
    |tmp_i1_fu_645_p2                             |   icmp   |      0|  0|  11|          32|           1|
    |tmp_i2_fu_741_p2                             |   icmp   |      0|  0|  11|          32|           6|
    |tmp_i3_fu_976_p2                             |   icmp   |      0|  0|  11|          32|           3|
    |tmp_i4_fu_1054_p2                            |   icmp   |      0|  0|  11|          32|           6|
    |tmp_i_fu_521_p2                              |   icmp   |      0|  0|  11|          32|           3|
    |tmp_s_fu_694_p2                              |   icmp   |      0|  0|  11|          32|          32|
    |ap_sig_409                                   |    or    |      0|  0|   1|           1|           1|
    |brmerge_fu_1347_p2                           |    or    |      0|  0|   1|           1|           1|
    |toReturn_4_fu_1462_p2                        |    or    |      0|  0|  16|          13|           4|
    |toReturn_fu_1412_p2                          |    or    |      0|  0|  16|          13|          12|
    |AstimDelay_new_fu_1418_p3                    |  select  |      0|  0|  32|           1|           1|
    |CircularBuffer_head_i_read_ass_1_fu_1108_p3  |  select  |      0|  0|  32|           1|           1|
    |CircularBuffer_head_i_read_ass_fu_795_p3     |  select  |      0|  0|  32|           1|           1|
    |CircularBuffer_int_60_sum_i1_fu_1069_p3      |  select  |      0|  0|  32|           1|          32|
    |CircularBuffer_int_60_sum_i_fu_756_p3        |  select  |      0|  0|  32|           1|          32|
    |CircularBuffer_len_read_assign_1_fu_776_p3   |  select  |      0|  0|  32|           1|           6|
    |CircularBuffer_len_read_assign_3_fu_1089_p3  |  select  |      0|  0|  32|           1|           6|
    |VstimDelay_new_fu_1468_p3                    |  select  |      0|  0|  32|           1|           1|
    |datapointA_fu_994_p3                         |  select  |      0|  0|  16|           1|          16|
    |datapointV_fu_650_p3                         |  select  |      0|  0|  16|           1|           1|
    |i_10_fu_1164_p3                              |  select  |      0|  0|  32|           1|          32|
    |i_13_fu_1195_p3                              |  select  |      0|  0|  32|           1|          32|
    |i_4_fu_839_p3                                |  select  |      0|  0|  32|           1|          32|
    |i_7_fu_870_p3                                |  select  |      0|  0|  32|           1|          32|
    |p_1_fu_1021_p3                               |  select  |      0|  0|  17|           1|          17|
    |p_2_fu_1359_p3                               |  select  |      0|  0|  14|           1|          14|
    |p_i_fu_623_p3                                |  select  |      0|  0|  32|           1|          32|
    |p_s_fu_678_p3                                |  select  |      0|  0|  17|           1|          17|
    |p_tmp_i_fu_585_p3                            |  select  |      0|  0|  32|           1|           1|
    |recentdatapoints_sum_loc_i_fu_541_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_1373_p3                          |  select  |      0|  0|  13|           1|          13|
    |tmp_38_i_fu_560_p3                           |  select  |      0|  0|  32|           1|           3|
    |tmp_6_fu_495_p3                              |  select  |      0|  0|  32|           1|           1|
    |tmp_7_fu_509_p3                              |  select  |      0|  0|  32|           1|           1|
    |toReturn_1_fu_1393_p3                        |  select  |      0|  0|  13|           1|           8|
    |toReturn_2_fu_1425_p3                        |  select  |      0|  0|  13|           1|          13|
    |toReturn_3_fu_1475_p3                        |  select  |      0|  0|  13|           1|          13|
    |last_sample_is_V_V_loc_2_not_fu_1341_p2      |    xor   |      0|  0|   2|           1|           2|
    |tmp_21_not_not_fu_1381_p2                    |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |      0|  0|2153|        2073|        1342|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ACaptureThresh_loc_reg_286          |  32|          2|   32|         64|
    |AbeatDelay_new_reg_392              |  32|          2|   32|         64|
    |VCaptureThresh_loc_reg_296          |  32|          2|   32|         64|
    |VbeatDelay_new_1_reg_324            |  32|          2|   32|         64|
    |VbeatFallDelay_new_1_reg_340        |  32|          2|   32|         64|
    |ap_NS_fsm                           |   6|         15|    1|         15|
    |last_sample_is_V_V_loc_2_reg_356    |   1|          3|    1|          3|
    |recentABools_data_address0          |   6|          4|    6|         24|
    |recentABools_len_new_phi_fu_386_p4  |  32|          2|   32|         64|
    |recentABools_len_new_reg_383        |  32|          2|   32|         64|
    |recentVBools_data_address0          |   6|          4|    6|         24|
    |recentVBools_len_new_phi_fu_318_p4  |  32|          2|   32|         64|
    |recentVBools_len_new_reg_315        |  32|          2|   32|         64|
    |recentdatapoints_data_address0      |   3|          5|    3|         15|
    |sum_1_phi_fu_377_p4                 |  32|          2|   32|         64|
    |sum_1_reg_374                       |  32|          2|   32|         64|
    |sum_phi_fu_309_p4                   |  32|          2|   32|         64|
    |sum_reg_306                         |  32|          2|   32|         64|
    |tmp_19_reg_407                      |   1|          3|    1|          3|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 439|         60|  434|        916|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ACaptureThresh                             |  32|   0|   32|          0|
    |ACaptureThresh_loc_reg_286                 |  32|   0|   32|          0|
    |AbeatDelay                                 |  32|   0|   32|          0|
    |AbeatDelay_new_reg_392                     |  32|   0|   32|          0|
    |AstimDelay                                 |  32|   0|   32|          0|
    |CircularBuffer_head_i_read_ass_1_reg_1717  |  32|   0|   32|          0|
    |CircularBuffer_head_i_read_ass_reg_1622    |  32|   0|   32|          0|
    |CircularBuffer_len_read_assign_1_reg_1614  |  32|   0|   32|          0|
    |CircularBuffer_len_read_assign_3_reg_1709  |  32|   0|   32|          0|
    |CircularBuffer_len_write_assig_2_reg_1727  |  32|   0|   32|          0|
    |CircularBuffer_len_write_assig_reg_1632    |  32|   0|   32|          0|
    |CircularBuffer_sum_read_assign_1_reg_1703  |  32|   0|   32|          0|
    |CircularBuffer_sum_read_assign_reg_1608    |  32|   0|   32|          0|
    |VCaptureThresh                             |  32|   0|   32|          0|
    |VCaptureThresh_loc_reg_296                 |  32|   0|   32|          0|
    |VbeatDelay                                 |  32|   0|   32|          0|
    |VbeatDelay_new_1_reg_324                   |  32|   0|   32|          0|
    |VbeatFallDelay                             |  32|   0|   32|          0|
    |VbeatFallDelay_new_1_reg_340               |  32|   0|   32|          0|
    |VstimDelay                                 |  32|   0|   32|          0|
    |a_thresh                                   |  32|   0|   32|          0|
    |aflip                                      |   8|   0|    8|          0|
    |ap_CS_fsm                                  |  14|   0|   14|          0|
    |data_read_reg_1493                         |  16|   0|   16|          0|
    |last_sample_is_A_V                         |   1|   0|    1|          0|
    |last_sample_is_V_V                         |   1|   0|    1|          0|
    |last_sample_is_V_V_loc_2_reg_356           |   1|   0|    1|          0|
    |not_tmp_i_i2_reg_1743                      |   1|   0|    1|          0|
    |not_tmp_i_i4_reg_1648                      |   1|   0|    1|          0|
    |p_tmp_i_reg_1554                           |  32|   0|   32|          0|
    |recentABools_data_addr_reg_1687            |   6|   0|    6|          0|
    |recentABools_data_load_reg_1698            |   1|   0|    1|          0|
    |recentABools_head_i                        |  32|   0|   32|          0|
    |recentABools_len                           |  32|   0|   32|          0|
    |recentABools_len_new_reg_383               |  32|   0|   32|          0|
    |recentABools_sum                           |  32|   0|   32|          0|
    |recentVBools_data_addr_reg_1571            |   6|   0|    6|          0|
    |recentVBools_data_load_reg_1582            |   1|   0|    1|          0|
    |recentVBools_head_i                        |  32|   0|   32|          0|
    |recentVBools_len                           |  32|   0|   32|          0|
    |recentVBools_len_new_reg_315               |  32|   0|   32|          0|
    |recentVBools_sum                           |  32|   0|   32|          0|
    |recentdatapoints_data_addr_reg_1531        |   3|   0|    3|          0|
    |recentdatapoints_head_i                    |  32|   0|   32|          0|
    |recentdatapoints_len                       |  32|   0|   32|          0|
    |recentdatapoints_sum                       |  32|   0|   32|          0|
    |sum_1_reg_374                              |  32|   0|   32|          0|
    |sum_reg_306                                |  32|   0|   32|          0|
    |tmp_12_reg_1692                            |   1|   0|    1|          0|
    |tmp_13_reg_1723                            |   1|   0|    1|          0|
    |tmp_19_reg_407                             |   1|   0|    1|          0|
    |tmp_22_reg_1770                            |   1|   0|    1|          0|
    |tmp_25_reg_1775                            |   1|   0|    1|          0|
    |tmp_38_i_reg_1548                          |  32|   0|   32|          0|
    |tmp_3_reg_1587                             |  32|   0|   32|          0|
    |tmp_4_reg_1594                             |  32|   0|   32|          0|
    |tmp_5_reg_1601                             |  32|   0|   32|          0|
    |tmp_6_reg_1536                             |  32|   0|   32|          0|
    |tmp_7_reg_1542                             |  32|   0|   32|          0|
    |tmp_8_reg_1628                             |   1|   0|    1|          0|
    |tmp_i3_reg_1672                            |   1|   0|    1|          0|
    |tmp_s_reg_1576                             |   1|   0|    1|          0|
    |toReturn_5_reg_1653                        |   1|   0|    1|          0|
    |toReturn_6_reg_1658                        |   1|   0|    1|          0|
    |toReturn_7_reg_1748                        |   1|   0|    1|          0|
    |toReturn_8_reg_1753                        |   1|   0|    1|          0|
    |v_thresh                                   |  32|   0|   32|          0|
    |val_assign_reg_1511                        |  32|   0|   32|          0|
    |vflip                                      |   8|   0|    8|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1456|   0| 1456|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  ratDecision | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  ratDecision | return value |
|interrupt               | out |    1| ap_ctrl_hs |  ratDecision | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (tmp_8)
	8  / (!tmp_8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (tmp_13)
	13  / (!tmp_13)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: stg_15 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_A_V), !map !29

ST_1: stg_16 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_V_V), !map !35

ST_1: stg_17 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %reset_params_V), !map !39

ST_1: stg_18 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %athresh), !map !43

ST_1: stg_19 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %vthresh), !map !47

ST_1: stg_20 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %a_flip), !map !51

ST_1: stg_21 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %v_flip), !map !55

ST_1: stg_22 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_length), !map !59

ST_1: stg_23 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_length), !map !63

ST_1: stg_24 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i16 %data), !map !67

ST_1: stg_25 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !71

ST_1: stg_26 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @ratDecision_str) nounwind

ST_1: data_read [1/1] 1.00ns
codeRepl:12  %data_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %data)

ST_1: v_length_read [1/1] 1.00ns
codeRepl:13  %v_length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %v_length)

ST_1: a_length_read [1/1] 1.00ns
codeRepl:14  %a_length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a_length)

ST_1: v_flip_read [1/1] 1.00ns
codeRepl:15  %v_flip_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %v_flip)

ST_1: a_flip_read [1/1] 1.00ns
codeRepl:16  %a_flip_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %a_flip)

ST_1: vthresh_read [1/1] 1.00ns
codeRepl:17  %vthresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vthresh)

ST_1: athresh_read [1/1] 1.00ns
codeRepl:18  %athresh_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %athresh)

ST_1: reset_params_V_read [1/1] 1.00ns
codeRepl:19  %reset_params_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_params_V)

ST_1: reset_V_V_read [1/1] 1.00ns
codeRepl:20  %reset_V_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_V_V)

ST_1: reset_A_V_read [1/1] 1.00ns
codeRepl:21  %reset_A_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %reset_A_V)

ST_1: stg_37 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_V_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_A_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i1 %reset_params_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i32 %athresh, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i32 %vthresh, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i8 %a_flip, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i8 %v_flip, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i32 %a_length, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
codeRepl:30  call void (...)* @_ssdm_op_SpecInterface(i32 %v_length, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: val_assign [1/1] 0.00ns
codeRepl:31  %val_assign = sext i16 %data_read to i32

ST_1: stg_47 [1/1] 0.00ns
codeRepl:32  call void (...)* @_ssdm_op_SpecInterface(i16 %data, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: AstimDelay_load [1/1] 0.00ns
codeRepl:34  %AstimDelay_load = load i32* @AstimDelay, align 4

ST_1: VstimDelay_load [1/1] 0.00ns
codeRepl:35  %VstimDelay_load = load i32* @VstimDelay, align 4

ST_1: ACaptureThresh_load [1/1] 0.00ns
codeRepl:36  %ACaptureThresh_load = load i32* @ACaptureThresh, align 4

ST_1: VCaptureThresh_load [1/1] 0.00ns
codeRepl:37  %VCaptureThresh_load = load i32* @VCaptureThresh, align 4

ST_1: stg_53 [1/1] 1.57ns
codeRepl:38  br i1 %reset_params_V_read, label %0, label %._crit_edge49_ifconv

ST_1: stg_54 [1/1] 0.00ns
:0  store i32 %vthresh_read, i32* @v_thresh, align 4

ST_1: stg_55 [1/1] 0.00ns
:1  store i32 %athresh_read, i32* @a_thresh, align 4

ST_1: stg_56 [1/1] 0.00ns
:2  store i8 %a_flip_read, i8* @aflip, align 1

ST_1: stg_57 [1/1] 0.00ns
:3  store i8 %v_flip_read, i8* @vflip, align 1

ST_1: stg_58 [1/1] 0.00ns
:4  store i32 %a_length_read, i32* @ACaptureThresh, align 4

ST_1: stg_59 [1/1] 0.00ns
:5  store i32 %v_length_read, i32* @VCaptureThresh, align 4

ST_1: stg_60 [1/1] 1.57ns
:6  br label %._crit_edge49_ifconv

ST_1: recentdatapoints_head_i_load [1/1] 0.00ns
._crit_edge49_ifconv:4  %recentdatapoints_head_i_load = load i32* @recentdatapoints_head_i, align 4

ST_1: tmp_i_4 [1/1] 0.00ns
._crit_edge49_ifconv:6  %tmp_i_4 = sext i32 %recentdatapoints_head_i_load to i64

ST_1: recentdatapoints_data_addr [1/1] 0.00ns
._crit_edge49_ifconv:7  %recentdatapoints_data_addr = getelementptr [5 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i_4

ST_1: recentdatapoints_data_load [2/2] 2.39ns
._crit_edge49_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_1: AstimDelay_load_op [1/1] 2.44ns
._crit_edge49_ifconv:28  %AstimDelay_load_op = add i32 %AstimDelay_load, 1

ST_1: tmp_6 [1/1] 1.37ns
._crit_edge49_ifconv:29  %tmp_6 = select i1 %reset_A_V_read, i32 1, i32 %AstimDelay_load_op

ST_1: VstimDelay_load_op [1/1] 2.44ns
._crit_edge49_ifconv:30  %VstimDelay_load_op = add i32 %VstimDelay_load, 1

ST_1: tmp_7 [1/1] 1.37ns
._crit_edge49_ifconv:31  %tmp_7 = select i1 %reset_V_V_read, i32 1, i32 %VstimDelay_load_op


 <State 2>: 7.27ns
ST_2: ACaptureThresh_loc [1/1] 0.00ns
._crit_edge49_ifconv:0  %ACaptureThresh_loc = phi i32 [ %a_length_read, %0 ], [ %ACaptureThresh_load, %codeRepl ]

ST_2: VCaptureThresh_loc [1/1] 0.00ns
._crit_edge49_ifconv:1  %VCaptureThresh_loc = phi i32 [ %v_length_read, %0 ], [ %VCaptureThresh_load, %codeRepl ]

ST_2: recentdatapoints_len_load [1/1] 0.00ns
._crit_edge49_ifconv:2  %recentdatapoints_len_load = load i32* @recentdatapoints_len, align 4

ST_2: tmp_i [1/1] 2.52ns
._crit_edge49_ifconv:3  %tmp_i = icmp eq i32 %recentdatapoints_len_load, 5

ST_2: recentdatapoints_sum_load [1/1] 0.00ns
._crit_edge49_ifconv:5  %recentdatapoints_sum_load = load i32* @recentdatapoints_sum, align 4

ST_2: recentdatapoints_data_load [1/2] 2.39ns
._crit_edge49_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_2: extLd [1/1] 0.00ns
._crit_edge49_ifconv:9  %extLd = sext i16 %recentdatapoints_data_load to i32

ST_2: tmp_35_i [1/1] 2.44ns
._crit_edge49_ifconv:10  %tmp_35_i = sub nsw i32 %recentdatapoints_sum_load, %extLd

ST_2: recentdatapoints_sum_loc_i [1/1] 0.00ns (grouped into LUT with out node tmp_37_i)
._crit_edge49_ifconv:11  %recentdatapoints_sum_loc_i = select i1 %tmp_i, i32 %tmp_35_i, i32 %recentdatapoints_sum_load

ST_2: stg_78 [1/1] 2.39ns
._crit_edge49_ifconv:12  store i16 %data_read, i16* %recentdatapoints_data_addr, align 2

ST_2: tmp_37_i [1/1] 2.44ns (out node of the LUT)
._crit_edge49_ifconv:13  %tmp_37_i = add nsw i32 %recentdatapoints_sum_loc_i, %val_assign

ST_2: recentdatapoints_len_load_op [1/1] 2.44ns
._crit_edge49_ifconv:14  %recentdatapoints_len_load_op = add i32 %recentdatapoints_len_load, 1

ST_2: tmp_38_i [1/1] 1.37ns
._crit_edge49_ifconv:15  %tmp_38_i = select i1 %tmp_i, i32 5, i32 %recentdatapoints_len_load_op

ST_2: stg_82 [1/1] 0.00ns
._crit_edge49_ifconv:16  store i32 %tmp_38_i, i32* @recentdatapoints_len, align 4

ST_2: tmp_39_i [1/1] 2.44ns
._crit_edge49_ifconv:17  %tmp_39_i = add nsw i32 %recentdatapoints_head_i_load, 1

ST_2: tmp_40_i [1/1] 2.52ns
._crit_edge49_ifconv:18  %tmp_40_i = icmp eq i32 %tmp_39_i, 5

ST_2: p_tmp_i [1/1] 1.37ns
._crit_edge49_ifconv:19  %p_tmp_i = select i1 %tmp_40_i, i32 0, i32 %tmp_39_i

ST_2: stg_86 [1/1] 0.00ns
._crit_edge49_ifconv:20  store i32 %p_tmp_i, i32* @recentdatapoints_head_i, align 4

ST_2: stg_87 [1/1] 0.00ns
._crit_edge49_ifconv:21  store i32 %tmp_37_i, i32* @recentdatapoints_sum, align 4


 <State 3>: 6.20ns
ST_3: i [1/1] 2.44ns
._crit_edge49_ifconv:33  %i = add nsw i32 %p_tmp_i, -1

ST_3: tmp [1/1] 0.00ns
._crit_edge49_ifconv:34  %tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i, i32 31)

ST_3: i_1 [1/1] 2.44ns
._crit_edge49_ifconv:35  %i_1 = add nsw i32 %p_tmp_i, 4

ST_3: p_i [1/1] 1.37ns
._crit_edge49_ifconv:36  %p_i = select i1 %tmp, i32 %i_1, i32 %i

ST_3: tmp_41_i [1/1] 0.00ns
._crit_edge49_ifconv:37  %tmp_41_i = sext i32 %p_i to i64

ST_3: recentdatapoints_data_addr_1 [1/1] 0.00ns
._crit_edge49_ifconv:38  %recentdatapoints_data_addr_1 = getelementptr [5 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_41_i

ST_3: recentdatapoints_data_load_1 [2/2] 2.39ns
._crit_edge49_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

ST_3: recentVBools_head_i_load [1/1] 0.00ns
._crit_edge49_ifconv:51  %recentVBools_head_i_load = load i32* @recentVBools_head_i, align 4

ST_3: tmp_i2_5 [1/1] 0.00ns
._crit_edge49_ifconv:54  %tmp_i2_5 = sext i32 %recentVBools_head_i_load to i64

ST_3: recentVBools_data_addr [1/1] 0.00ns
._crit_edge49_ifconv:55  %recentVBools_data_addr = getelementptr [60 x i1]* @recentVBools_data, i64 0, i64 %tmp_i2_5

ST_3: recentVBools_data_load [2/2] 2.39ns
._crit_edge49_ifconv:56  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1


 <State 4>: 8.37ns
ST_4: tmp_i1 [1/1] 2.52ns
._crit_edge49_ifconv:32  %tmp_i1 = icmp eq i32 %tmp_38_i, 0

ST_4: recentdatapoints_data_load_1 [1/2] 2.39ns
._crit_edge49_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

ST_4: datapointV [1/1] 1.37ns
._crit_edge49_ifconv:40  %datapointV = select i1 %tmp_i1, i16 0, i16 %recentdatapoints_data_load_1

ST_4: datapointV_cast [1/1] 0.00ns
._crit_edge49_ifconv:41  %datapointV_cast = sext i16 %datapointV to i17

ST_4: vflip_load [1/1] 0.00ns
._crit_edge49_ifconv:42  %vflip_load = load i8* @vflip, align 1

ST_4: tmp_9 [1/1] 2.00ns
._crit_edge49_ifconv:43  %tmp_9 = icmp eq i8 %vflip_load, -1

ST_4: datapointV_1 [1/1] 1.96ns
._crit_edge49_ifconv:44  %datapointV_1 = sub i17 0, %datapointV_cast

ST_4: p_s [1/1] 0.00ns (grouped into LUT with out node tmp_s)
._crit_edge49_ifconv:45  %p_s = select i1 %tmp_9, i17 %datapointV_1, i17 %datapointV_cast

ST_4: p_cast [1/1] 0.00ns (grouped into LUT with out node tmp_s)
._crit_edge49_ifconv:46  %p_cast = sext i17 %p_s to i32

ST_4: v_thresh_load [1/1] 0.00ns
._crit_edge49_ifconv:47  %v_thresh_load = load i32* @v_thresh, align 4

ST_4: tmp_s [1/1] 2.52ns (out node of the LUT)
._crit_edge49_ifconv:48  %tmp_s = icmp sgt i32 %p_cast, %v_thresh_load

ST_4: recentVBools_data_load [1/2] 2.39ns
._crit_edge49_ifconv:56  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1


 <State 5>: 7.98ns
ST_5: AbeatDelay_load [1/1] 0.00ns
._crit_edge49_ifconv:22  %AbeatDelay_load = load i32* @AbeatDelay, align 4

ST_5: tmp_3 [1/1] 2.44ns
._crit_edge49_ifconv:23  %tmp_3 = add nsw i32 %AbeatDelay_load, 1

ST_5: VbeatDelay_load [1/1] 0.00ns
._crit_edge49_ifconv:24  %VbeatDelay_load = load i32* @VbeatDelay, align 4

ST_5: tmp_4 [1/1] 2.44ns
._crit_edge49_ifconv:25  %tmp_4 = add nsw i32 %VbeatDelay_load, 1

ST_5: VbeatFallDelay_load [1/1] 0.00ns
._crit_edge49_ifconv:26  %VbeatFallDelay_load = load i32* @VbeatFallDelay, align 4

ST_5: tmp_5 [1/1] 2.44ns
._crit_edge49_ifconv:27  %tmp_5 = add nsw i32 %VbeatFallDelay_load, 1

ST_5: val_assign_1 [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign)
._crit_edge49_ifconv:49  %val_assign_1 = zext i1 %tmp_s to i32

ST_5: recentVBools_sum_load [1/1] 0.00ns
._crit_edge49_ifconv:50  %recentVBools_sum_load = load i32* @recentVBools_sum, align 4

ST_5: recentVBools_len_load [1/1] 0.00ns
._crit_edge49_ifconv:52  %recentVBools_len_load = load i32* @recentVBools_len, align 4

ST_5: tmp_i2 [1/1] 2.52ns
._crit_edge49_ifconv:53  %tmp_i2 = icmp eq i32 %recentVBools_len_load, 60

ST_5: extLd1 [1/1] 0.00ns
._crit_edge49_ifconv:57  %extLd1 = zext i1 %recentVBools_data_load to i32

ST_5: tmp_29_i [1/1] 2.44ns
._crit_edge49_ifconv:58  %tmp_29_i = sub nsw i32 %recentVBools_sum_load, %extLd1

ST_5: CircularBuffer_int_60_sum_i [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign)
._crit_edge49_ifconv:59  %CircularBuffer_int_60_sum_i = select i1 %tmp_i2, i32 %tmp_29_i, i32 %recentVBools_sum_load

ST_5: stg_124 [1/1] 2.39ns
._crit_edge49_ifconv:60  store i1 %tmp_s, i1* %recentVBools_data_addr, align 1

ST_5: CircularBuffer_sum_read_assign [1/1] 2.44ns (out node of the LUT)
._crit_edge49_ifconv:61  %CircularBuffer_sum_read_assign = add nsw i32 %CircularBuffer_int_60_sum_i, %val_assign_1

ST_5: CircularBuffer_len_read_assign [1/1] 2.44ns
._crit_edge49_ifconv:62  %CircularBuffer_len_read_assign = add i32 %recentVBools_len_load, 1

ST_5: CircularBuffer_len_read_assign_1 [1/1] 1.37ns
._crit_edge49_ifconv:63  %CircularBuffer_len_read_assign_1 = select i1 %tmp_i2, i32 60, i32 %CircularBuffer_len_read_assign

ST_5: tmp_33_i [1/1] 2.44ns
._crit_edge49_ifconv:64  %tmp_33_i = add nsw i32 %recentVBools_head_i_load, 1

ST_5: tmp_34_i [1/1] 2.52ns
._crit_edge49_ifconv:65  %tmp_34_i = icmp eq i32 %tmp_33_i, 60

ST_5: CircularBuffer_head_i_read_ass [1/1] 1.37ns
._crit_edge49_ifconv:66  %CircularBuffer_head_i_read_ass = select i1 %tmp_34_i, i32 0, i32 %tmp_33_i

ST_5: stg_131 [1/1] 0.00ns
._crit_edge49_ifconv:67  store i32 %CircularBuffer_head_i_read_ass, i32* @recentVBools_head_i, align 4

ST_5: tmp_8 [1/1] 2.52ns
._crit_edge49_ifconv:68  %tmp_8 = icmp sgt i32 %CircularBuffer_len_read_assign_1, %VCaptureThresh_loc

ST_5: stg_133 [1/1] 1.57ns
._crit_edge49_ifconv:69  br i1 %tmp_8, label %1, label %._crit_edge50

ST_5: CircularBuffer_len_write_assig [1/1] 2.44ns
:11  %CircularBuffer_len_write_assig = add nsw i32 %CircularBuffer_len_read_assign_1, -1


 <State 6>: 8.64ns
ST_6: i_2 [1/1] 2.44ns
:0  %i_2 = sub nsw i32 %CircularBuffer_head_i_read_ass, %CircularBuffer_len_read_assign_1

ST_6: tmp_26 [1/1] 0.00ns
:1  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2, i32 31)

ST_6: i_3 [1/1] 2.44ns
:2  %i_3 = add nsw i32 %i_2, 60

ST_6: i_4 [1/1] 1.37ns
:3  %i_4 = select i1 %tmp_26, i32 %i_3, i32 %i_2

ST_6: tmp_28_i_i [1/1] 0.00ns
:4  %tmp_28_i_i = sext i32 %i_4 to i64

ST_6: recentVBools_data_addr_1 [1/1] 0.00ns
:5  %recentVBools_data_addr_1 = getelementptr [60 x i1]* @recentVBools_data, i64 0, i64 %tmp_28_i_i

ST_6: recentVBools_data_load_1 [2/2] 2.39ns
:6  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_6: i_5 [1/1] 2.44ns
:12  %i_5 = sub nsw i32 %CircularBuffer_head_i_read_ass, %CircularBuffer_len_write_assig

ST_6: tmp_27 [1/1] 0.00ns
:13  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_5, i32 31)

ST_6: i_6 [1/1] 2.44ns
:14  %i_6 = add nsw i32 %i_5, 60

ST_6: i_7 [1/1] 1.37ns
:15  %i_7 = select i1 %tmp_27, i32 %i_6, i32 %i_5

ST_6: tmp_28_i_i9 [1/1] 0.00ns
:16  %tmp_28_i_i9 = sext i32 %i_7 to i64

ST_6: recentVBools_data_addr_2 [1/1] 0.00ns
:17  %recentVBools_data_addr_2 = getelementptr [60 x i1]* @recentVBools_data, i64 0, i64 %tmp_28_i_i9

ST_6: recentVBools_data_load_2 [2/2] 2.39ns
:18  %recentVBools_data_load_2 = load i1* %recentVBools_data_addr_2, align 1

ST_6: not_tmp_i_i4 [1/1] 2.52ns
:19  %not_tmp_i_i4 = icmp ne i32 %CircularBuffer_len_write_assig, 0


 <State 7>: 3.89ns
ST_7: recentVBools_data_load_1 [1/2] 2.39ns
:6  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_7: not_tmp_i_i [1/1] 2.52ns
:7  %not_tmp_i_i = icmp ne i32 %CircularBuffer_len_read_assign_1, 0

ST_7: toReturn_5 [1/1] 1.37ns
:8  %toReturn_5 = and i1 %recentVBools_data_load_1, %not_tmp_i_i

ST_7: recentVBools_data_load_2 [1/2] 2.39ns
:18  %recentVBools_data_load_2 = load i1* %recentVBools_data_addr_2, align 1

ST_7: toReturn_6 [1/1] 1.37ns
:20  %toReturn_6 = and i1 %recentVBools_data_load_2, %not_tmp_i_i4


 <State 8>: 8.03ns
ST_8: toReturn_i_cast [1/1] 0.00ns
:9  %toReturn_i_cast = zext i1 %toReturn_5 to i32

ST_8: CircularBuffer_sum_write_assig [1/1] 1.97ns
:10  %CircularBuffer_sum_write_assig = sub nsw i32 %CircularBuffer_sum_read_assign, %toReturn_i_cast

ST_8: toReturn_i12_cast [1/1] 0.00ns
:21  %toReturn_i12_cast = zext i1 %toReturn_6 to i32

ST_8: CircularBuffer_sum_write_assig_1 [1/1] 1.97ns
:22  %CircularBuffer_sum_write_assig_1 = sub nsw i32 %CircularBuffer_sum_write_assig, %toReturn_i12_cast

ST_8: CircularBuffer_len_write_assig_1 [1/1] 2.44ns
:23  %CircularBuffer_len_write_assig_1 = add nsw i32 %CircularBuffer_len_read_assign_1, -2

ST_8: stg_160 [1/1] 1.57ns
:24  br label %._crit_edge50

ST_8: sum [1/1] 0.00ns
._crit_edge50:0  %sum = phi i32 [ %CircularBuffer_sum_write_assig_1, %1 ], [ %CircularBuffer_sum_read_assign, %._crit_edge49_ifconv ]

ST_8: recentVBools_len_new [1/1] 0.00ns
._crit_edge50:1  %recentVBools_len_new = phi i32 [ %CircularBuffer_len_write_assig_1, %1 ], [ %CircularBuffer_len_read_assign_1, %._crit_edge49_ifconv ]

ST_8: tmp_1 [1/1] 0.00ns
._crit_edge50:2  %tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %VCaptureThresh_loc, i32 1, i32 31)

ST_8: tmp_2 [1/1] 0.00ns
._crit_edge50:3  %tmp_2 = sext i31 %tmp_1 to i32

ST_8: tmp_10 [1/1] 2.52ns
._crit_edge50:4  %tmp_10 = icmp sgt i32 %sum, %tmp_2

ST_8: stg_166 [1/1] 0.00ns
._crit_edge50:5  store i32 %recentVBools_len_new, i32* @recentVBools_len, align 4

ST_8: stg_167 [1/1] 0.00ns
._crit_edge50:6  store i32 %sum, i32* @recentVBools_sum, align 4

ST_8: last_sample_is_V_V_load [1/1] 0.00ns
._crit_edge50:7  %last_sample_is_V_V_load = load i1* @last_sample_is_V_V, align 1

ST_8: stg_169 [1/1] 0.00ns
._crit_edge50:8  br i1 %tmp_10, label %2, label %4

ST_8: stg_170 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_V_load, label %5, label %._crit_edge51_ifconv

ST_8: stg_171 [1/1] 1.57ns
:0  store i1 false, i1* @last_sample_is_V_V, align 1

ST_8: stg_172 [1/1] 1.57ns
:1  br label %._crit_edge51_ifconv

ST_8: stg_173 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_V_load, label %._crit_edge51_ifconv, label %3

ST_8: stg_174 [1/1] 1.57ns
:0  store i1 true, i1* @last_sample_is_V_V, align 1

ST_8: stg_175 [1/1] 1.57ns
:1  br label %._crit_edge51_ifconv

ST_8: tmp_i3 [1/1] 2.52ns
._crit_edge51_ifconv:3  %tmp_i3 = icmp eq i32 %tmp_38_i, 5

ST_8: tmp_i3_6 [1/1] 0.00ns
._crit_edge51_ifconv:4  %tmp_i3_6 = sext i32 %p_tmp_i to i64

ST_8: recentdatapoints_data_addr_2 [1/1] 0.00ns
._crit_edge51_ifconv:5  %recentdatapoints_data_addr_2 = getelementptr [5 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i3_6

ST_8: recentdatapoints_data_load_2 [2/2] 2.39ns
._crit_edge51_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

ST_8: recentABools_head_i_load [1/1] 0.00ns
._crit_edge51_ifconv:18  %recentABools_head_i_load = load i32* @recentABools_head_i, align 4

ST_8: tmp_i4_7 [1/1] 0.00ns
._crit_edge51_ifconv:21  %tmp_i4_7 = sext i32 %recentABools_head_i_load to i64

ST_8: recentABools_data_addr [1/1] 0.00ns
._crit_edge51_ifconv:22  %recentABools_data_addr = getelementptr [60 x i1]* @recentABools_data, i64 0, i64 %tmp_i4_7

ST_8: recentABools_data_load [2/2] 2.39ns
._crit_edge51_ifconv:23  %recentABools_data_load = load i1* %recentABools_data_addr, align 1


 <State 9>: 8.24ns
ST_9: recentdatapoints_data_load_2 [1/2] 2.39ns
._crit_edge51_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

ST_9: datapointA [1/1] 1.37ns
._crit_edge51_ifconv:7  %datapointA = select i1 %tmp_i3, i16 %recentdatapoints_data_load_2, i16 0

ST_9: datapointA_cast [1/1] 0.00ns
._crit_edge51_ifconv:8  %datapointA_cast = sext i16 %datapointA to i17

ST_9: aflip_load [1/1] 0.00ns
._crit_edge51_ifconv:9  %aflip_load = load i8* @aflip, align 1

ST_9: tmp_11 [1/1] 2.00ns
._crit_edge51_ifconv:10  %tmp_11 = icmp eq i8 %aflip_load, -1

ST_9: datapointA_1 [1/1] 1.96ns
._crit_edge51_ifconv:11  %datapointA_1 = sub i17 0, %datapointA_cast

ST_9: p_1 [1/1] 0.00ns (grouped into LUT with out node tmp_12)
._crit_edge51_ifconv:12  %p_1 = select i1 %tmp_11, i17 %datapointA_1, i17 %datapointA_cast

ST_9: p_1_cast [1/1] 0.00ns (grouped into LUT with out node tmp_12)
._crit_edge51_ifconv:13  %p_1_cast = sext i17 %p_1 to i32

ST_9: a_thresh_load [1/1] 0.00ns
._crit_edge51_ifconv:14  %a_thresh_load = load i32* @a_thresh, align 4

ST_9: tmp_12 [1/1] 2.52ns (out node of the LUT)
._crit_edge51_ifconv:15  %tmp_12 = icmp sgt i32 %p_1_cast, %a_thresh_load

ST_9: recentABools_data_load [1/2] 2.39ns
._crit_edge51_ifconv:23  %recentABools_data_load = load i1* %recentABools_data_addr, align 1


 <State 10>: 7.98ns
ST_10: VbeatDelay_new_1 [1/1] 0.00ns
._crit_edge51_ifconv:0  %VbeatDelay_new_1 = phi i32 [ %tmp_4, %2 ], [ 0, %3 ], [ %tmp_4, %5 ], [ %tmp_4, %4 ]

ST_10: VbeatFallDelay_new_1 [1/1] 0.00ns
._crit_edge51_ifconv:1  %VbeatFallDelay_new_1 = phi i32 [ %tmp_5, %2 ], [ %tmp_5, %3 ], [ 0, %5 ], [ %tmp_5, %4 ]

ST_10: last_sample_is_V_V_loc_2 [1/1] 0.00ns
._crit_edge51_ifconv:2  %last_sample_is_V_V_loc_2 = phi i1 [ %last_sample_is_V_V_load, %2 ], [ true, %3 ], [ false, %5 ], [ %last_sample_is_V_V_load, %4 ]

ST_10: val_assign_2 [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign_1)
._crit_edge51_ifconv:16  %val_assign_2 = zext i1 %tmp_12 to i32

ST_10: recentABools_sum_load [1/1] 0.00ns
._crit_edge51_ifconv:17  %recentABools_sum_load = load i32* @recentABools_sum, align 4

ST_10: recentABools_len_load [1/1] 0.00ns
._crit_edge51_ifconv:19  %recentABools_len_load = load i32* @recentABools_len, align 4

ST_10: tmp_i4 [1/1] 2.52ns
._crit_edge51_ifconv:20  %tmp_i4 = icmp eq i32 %recentABools_len_load, 60

ST_10: extLd2 [1/1] 0.00ns
._crit_edge51_ifconv:24  %extLd2 = zext i1 %recentABools_data_load to i32

ST_10: tmp_29_i1 [1/1] 2.44ns
._crit_edge51_ifconv:25  %tmp_29_i1 = sub nsw i32 %recentABools_sum_load, %extLd2

ST_10: CircularBuffer_int_60_sum_i1 [1/1] 0.00ns (grouped into LUT with out node CircularBuffer_sum_read_assign_1)
._crit_edge51_ifconv:26  %CircularBuffer_int_60_sum_i1 = select i1 %tmp_i4, i32 %tmp_29_i1, i32 %recentABools_sum_load

ST_10: stg_205 [1/1] 2.39ns
._crit_edge51_ifconv:27  store i1 %tmp_12, i1* %recentABools_data_addr, align 1

ST_10: CircularBuffer_sum_read_assign_1 [1/1] 2.44ns (out node of the LUT)
._crit_edge51_ifconv:28  %CircularBuffer_sum_read_assign_1 = add nsw i32 %CircularBuffer_int_60_sum_i1, %val_assign_2

ST_10: CircularBuffer_len_read_assign_2 [1/1] 2.44ns
._crit_edge51_ifconv:29  %CircularBuffer_len_read_assign_2 = add i32 %recentABools_len_load, 1

ST_10: CircularBuffer_len_read_assign_3 [1/1] 1.37ns
._crit_edge51_ifconv:30  %CircularBuffer_len_read_assign_3 = select i1 %tmp_i4, i32 60, i32 %CircularBuffer_len_read_assign_2

ST_10: tmp_33_i1 [1/1] 2.44ns
._crit_edge51_ifconv:31  %tmp_33_i1 = add nsw i32 %recentABools_head_i_load, 1

ST_10: tmp_34_i1 [1/1] 2.52ns
._crit_edge51_ifconv:32  %tmp_34_i1 = icmp eq i32 %tmp_33_i1, 60

ST_10: CircularBuffer_head_i_read_ass_1 [1/1] 1.37ns
._crit_edge51_ifconv:33  %CircularBuffer_head_i_read_ass_1 = select i1 %tmp_34_i1, i32 0, i32 %tmp_33_i1

ST_10: stg_212 [1/1] 0.00ns
._crit_edge51_ifconv:34  store i32 %CircularBuffer_head_i_read_ass_1, i32* @recentABools_head_i, align 4

ST_10: tmp_13 [1/1] 2.52ns
._crit_edge51_ifconv:35  %tmp_13 = icmp sgt i32 %CircularBuffer_len_read_assign_3, %ACaptureThresh_loc

ST_10: stg_214 [1/1] 0.00ns
._crit_edge51_ifconv:36  store i32 %VbeatFallDelay_new_1, i32* @VbeatFallDelay, align 4

ST_10: stg_215 [1/1] 0.00ns
._crit_edge51_ifconv:37  store i32 %VbeatDelay_new_1, i32* @VbeatDelay, align 4

ST_10: stg_216 [1/1] 1.57ns
._crit_edge51_ifconv:38  br i1 %tmp_13, label %6, label %._crit_edge53

ST_10: CircularBuffer_len_write_assig_2 [1/1] 2.44ns
:11  %CircularBuffer_len_write_assig_2 = add nsw i32 %CircularBuffer_len_read_assign_3, -1


 <State 11>: 8.64ns
ST_11: i_8 [1/1] 2.44ns
:0  %i_8 = sub nsw i32 %CircularBuffer_head_i_read_ass_1, %CircularBuffer_len_read_assign_3

ST_11: tmp_28 [1/1] 0.00ns
:1  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_8, i32 31)

ST_11: i_9 [1/1] 2.44ns
:2  %i_9 = add nsw i32 %i_8, 60

ST_11: i_10 [1/1] 1.37ns
:3  %i_10 = select i1 %tmp_28, i32 %i_9, i32 %i_8

ST_11: tmp_28_i_i1 [1/1] 0.00ns
:4  %tmp_28_i_i1 = sext i32 %i_10 to i64

ST_11: recentABools_data_addr_1 [1/1] 0.00ns
:5  %recentABools_data_addr_1 = getelementptr [60 x i1]* @recentABools_data, i64 0, i64 %tmp_28_i_i1

ST_11: recentABools_data_load_1 [2/2] 2.39ns
:6  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_11: i_11 [1/1] 2.44ns
:12  %i_11 = sub nsw i32 %CircularBuffer_head_i_read_ass_1, %CircularBuffer_len_write_assig_2

ST_11: tmp_29 [1/1] 0.00ns
:13  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_11, i32 31)

ST_11: i_12 [1/1] 2.44ns
:14  %i_12 = add nsw i32 %i_11, 60

ST_11: i_13 [1/1] 1.37ns
:15  %i_13 = select i1 %tmp_29, i32 %i_12, i32 %i_11

ST_11: tmp_28_i_i2 [1/1] 0.00ns
:16  %tmp_28_i_i2 = sext i32 %i_13 to i64

ST_11: recentABools_data_addr_2 [1/1] 0.00ns
:17  %recentABools_data_addr_2 = getelementptr [60 x i1]* @recentABools_data, i64 0, i64 %tmp_28_i_i2

ST_11: recentABools_data_load_2 [2/2] 2.39ns
:18  %recentABools_data_load_2 = load i1* %recentABools_data_addr_2, align 1

ST_11: not_tmp_i_i2 [1/1] 2.52ns
:19  %not_tmp_i_i2 = icmp ne i32 %CircularBuffer_len_write_assig_2, 0


 <State 12>: 3.89ns
ST_12: recentABools_data_load_1 [1/2] 2.39ns
:6  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_12: not_tmp_i_i1 [1/1] 2.52ns
:7  %not_tmp_i_i1 = icmp ne i32 %CircularBuffer_len_read_assign_3, 0

ST_12: toReturn_7 [1/1] 1.37ns
:8  %toReturn_7 = and i1 %recentABools_data_load_1, %not_tmp_i_i1

ST_12: recentABools_data_load_2 [1/2] 2.39ns
:18  %recentABools_data_load_2 = load i1* %recentABools_data_addr_2, align 1

ST_12: toReturn_8 [1/1] 1.37ns
:20  %toReturn_8 = and i1 %recentABools_data_load_2, %not_tmp_i_i2


 <State 13>: 8.03ns
ST_13: toReturn_i25_cast [1/1] 0.00ns
:9  %toReturn_i25_cast = zext i1 %toReturn_7 to i32

ST_13: CircularBuffer_sum_write_assig_2 [1/1] 1.97ns
:10  %CircularBuffer_sum_write_assig_2 = sub nsw i32 %CircularBuffer_sum_read_assign_1, %toReturn_i25_cast

ST_13: toReturn_i38_cast [1/1] 0.00ns
:21  %toReturn_i38_cast = zext i1 %toReturn_8 to i32

ST_13: CircularBuffer_sum_write_assig_3 [1/1] 1.97ns
:22  %CircularBuffer_sum_write_assig_3 = sub nsw i32 %CircularBuffer_sum_write_assig_2, %toReturn_i38_cast

ST_13: CircularBuffer_len_write_assig_3 [1/1] 2.44ns
:23  %CircularBuffer_len_write_assig_3 = add nsw i32 %CircularBuffer_len_read_assign_3, -2

ST_13: stg_243 [1/1] 1.57ns
:24  br label %._crit_edge53

ST_13: sum_1 [1/1] 0.00ns
._crit_edge53:0  %sum_1 = phi i32 [ %CircularBuffer_sum_write_assig_3, %6 ], [ %CircularBuffer_sum_read_assign_1, %._crit_edge51_ifconv ]

ST_13: recentABools_len_new [1/1] 0.00ns
._crit_edge53:1  %recentABools_len_new = phi i32 [ %CircularBuffer_len_write_assig_3, %6 ], [ %CircularBuffer_len_read_assign_3, %._crit_edge51_ifconv ]

ST_13: tmp_14 [1/1] 0.00ns
._crit_edge53:2  %tmp_14 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %ACaptureThresh_loc, i32 1, i32 31)

ST_13: tmp_15 [1/1] 0.00ns
._crit_edge53:3  %tmp_15 = sext i31 %tmp_14 to i32

ST_13: tmp_16 [1/1] 2.52ns
._crit_edge53:4  %tmp_16 = icmp sgt i32 %sum_1, %tmp_15

ST_13: stg_249 [1/1] 0.00ns
._crit_edge53:5  store i32 %recentABools_len_new, i32* @recentABools_len, align 4

ST_13: stg_250 [1/1] 0.00ns
._crit_edge53:6  store i32 %sum_1, i32* @recentABools_sum, align 4

ST_13: last_sample_is_A_V_load [1/1] 0.00ns
._crit_edge53:7  %last_sample_is_A_V_load = load i1* @last_sample_is_A_V, align 1

ST_13: stg_252 [1/1] 0.00ns
._crit_edge53:8  br i1 %tmp_16, label %7, label %._crit_edge54

ST_13: tmp_17 [1/1] 2.52ns
:0  %tmp_17 = icmp sgt i32 %VbeatDelay_new_1, %VbeatFallDelay_new_1

ST_13: tmp_18 [1/1] 2.52ns
:1  %tmp_18 = icmp sgt i32 %VbeatFallDelay_new_1, 62

ST_13: or_cond [1/1] 1.37ns
:2  %or_cond = and i1 %tmp_17, %tmp_18

ST_13: stg_256 [1/1] 0.00ns
:3  br i1 %or_cond, label %8, label %._crit_edge54

ST_13: stg_257 [1/1] 1.57ns
._crit_edge54:0  br i1 %last_sample_is_A_V_load, label %10, label %._crit_edge56_ifconv

ST_13: stg_258 [1/1] 1.57ns
:0  store i1 false, i1* @last_sample_is_A_V, align 1

ST_13: stg_259 [1/1] 1.57ns
:1  br label %._crit_edge56_ifconv

ST_13: stg_260 [1/1] 1.57ns
:0  br i1 %last_sample_is_A_V_load, label %._crit_edge56_ifconv, label %9

ST_13: stg_261 [1/1] 1.57ns
:0  store i1 true, i1* @last_sample_is_A_V, align 1

ST_13: stg_262 [1/1] 1.57ns
:1  br label %._crit_edge56_ifconv

ST_13: tmp_22 [1/1] 2.52ns
._crit_edge56_ifconv:14  %tmp_22 = icmp sgt i32 %tmp_6, %ACaptureThresh_loc

ST_13: tmp_25 [1/1] 2.52ns
._crit_edge56_ifconv:22  %tmp_25 = icmp sgt i32 %tmp_7, %VCaptureThresh_loc


 <State 14>: 8.00ns
ST_14: AbeatDelay_new [1/1] 0.00ns
._crit_edge56_ifconv:0  %AbeatDelay_new = phi i32 [ %tmp_3, %8 ], [ 0, %9 ], [ %tmp_3, %10 ], [ %tmp_3, %._crit_edge54 ]

ST_14: tmp_19 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:1  %tmp_19 = phi i1 [ %last_sample_is_A_V_load, %8 ], [ true, %9 ], [ false, %10 ], [ %last_sample_is_A_V_load, %._crit_edge54 ]

ST_14: stg_267 [1/1] 0.00ns
._crit_edge56_ifconv:2  store i32 %AbeatDelay_new, i32* @AbeatDelay, align 4

ST_14: tmp_21_not [1/1] 2.52ns
._crit_edge56_ifconv:3  %tmp_21_not = icmp ne i32 %VbeatDelay_new_1, 0

ST_14: last_sample_is_V_V_loc_2_not [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:4  %last_sample_is_V_V_loc_2_not = xor i1 %last_sample_is_V_V_loc_2, true

ST_14: brmerge [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:5  %brmerge = or i1 %tmp_21_not, %last_sample_is_V_V_loc_2_not

ST_14: tmp_20 [1/1] 2.52ns
._crit_edge56_ifconv:6  %tmp_20 = icmp eq i32 %AbeatDelay_new, 0

ST_14: p_2 [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:7  %p_2 = select i1 %tmp_19, i13 -4096, i13 0

ST_14: sel_tmp [1/1] 0.00ns (grouped into LUT with out node sel_tmp1)
._crit_edge56_ifconv:8  %sel_tmp = and i1 %brmerge, %tmp_20

ST_14: sel_tmp1 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:9  %sel_tmp1 = select i1 %sel_tmp, i13 %p_2, i13 0

ST_14: tmp_21_not_not [1/1] 0.00ns (grouped into LUT with out node toReturn_1)
._crit_edge56_ifconv:10  %tmp_21_not_not = xor i1 %tmp_21_not, true

ST_14: sel_tmp2 [1/1] 0.00ns (grouped into LUT with out node toReturn_1)
._crit_edge56_ifconv:11  %sel_tmp2 = and i1 %last_sample_is_V_V_loc_2, %tmp_21_not_not

ST_14: toReturn_1 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:12  %toReturn_1 = select i1 %sel_tmp2, i13 240, i13 %sel_tmp1

ST_14: tmp_21 [1/1] 2.52ns
._crit_edge56_ifconv:13  %tmp_21 = icmp sgt i32 %AbeatDelay_new, 250

ST_14: or_cond1 [1/1] 1.37ns
._crit_edge56_ifconv:15  %or_cond1 = and i1 %tmp_21, %tmp_22

ST_14: toReturn [1/1] 0.00ns (grouped into LUT with out node toReturn_2)
._crit_edge56_ifconv:16  %toReturn = or i13 %toReturn_1, 3840

ST_14: AstimDelay_new [1/1] 1.37ns
._crit_edge56_ifconv:17  %AstimDelay_new = select i1 %or_cond1, i32 0, i32 %tmp_6

ST_14: toReturn_2 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:18  %toReturn_2 = select i1 %or_cond1, i13 %toReturn, i13 %toReturn_1

ST_14: tmp_23 [1/1] 2.52ns
._crit_edge56_ifconv:19  %tmp_23 = icmp sgt i32 %VbeatDelay_new_1, %AbeatDelay_new

ST_14: tmp_24 [1/1] 2.52ns
._crit_edge56_ifconv:20  %tmp_24 = icmp sgt i32 %AbeatDelay_new, 62

ST_14: stg_285 [1/1] 0.00ns
._crit_edge56_ifconv:21  store i32 %AstimDelay_new, i32* @AstimDelay, align 4

ST_14: tmp1 [1/1] 0.00ns (grouped into LUT with out node or_cond3)
._crit_edge56_ifconv:23  %tmp1 = and i1 %tmp_24, %tmp_25

ST_14: or_cond3 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:24  %or_cond3 = and i1 %tmp1, %tmp_23

ST_14: toReturn_4 [1/1] 0.00ns (grouped into LUT with out node toReturn_3)
._crit_edge56_ifconv:25  %toReturn_4 = or i13 %toReturn_2, 15

ST_14: VstimDelay_new [1/1] 1.37ns
._crit_edge56_ifconv:26  %VstimDelay_new = select i1 %or_cond3, i32 0, i32 %tmp_7

ST_14: toReturn_3 [1/1] 1.37ns (out node of the LUT)
._crit_edge56_ifconv:27  %toReturn_3 = select i1 %or_cond3, i13 %toReturn_4, i13 %toReturn_2

ST_14: toReturn_3_cast [1/1] 0.00ns
._crit_edge56_ifconv:28  %toReturn_3_cast = sext i13 %toReturn_3 to i16

ST_14: stg_292 [1/1] 0.00ns
._crit_edge56_ifconv:29  store i32 %VstimDelay_new, i32* @VstimDelay, align 4

ST_14: stg_293 [1/1] 0.00ns
._crit_edge56_ifconv:30  ret i16 %toReturn_3_cast



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reset_A_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_V_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset_params_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ athresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vthresh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_flip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_flip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AstimDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VstimDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ACaptureThresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VCaptureThresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ v_thresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ a_thresh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ aflip]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ vflip]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentdatapoints_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ AbeatDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VbeatDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ VbeatFallDelay]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentVBools_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ last_sample_is_V_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_head_i]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_len]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ recentABools_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ last_sample_is_A_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15                           (specbitsmap  ) [ 000000000000000]
stg_16                           (specbitsmap  ) [ 000000000000000]
stg_17                           (specbitsmap  ) [ 000000000000000]
stg_18                           (specbitsmap  ) [ 000000000000000]
stg_19                           (specbitsmap  ) [ 000000000000000]
stg_20                           (specbitsmap  ) [ 000000000000000]
stg_21                           (specbitsmap  ) [ 000000000000000]
stg_22                           (specbitsmap  ) [ 000000000000000]
stg_23                           (specbitsmap  ) [ 000000000000000]
stg_24                           (specbitsmap  ) [ 000000000000000]
stg_25                           (specbitsmap  ) [ 000000000000000]
stg_26                           (spectopmodule) [ 000000000000000]
data_read                        (read         ) [ 001000000000000]
v_length_read                    (read         ) [ 011000000000000]
a_length_read                    (read         ) [ 011000000000000]
v_flip_read                      (read         ) [ 000000000000000]
a_flip_read                      (read         ) [ 000000000000000]
vthresh_read                     (read         ) [ 000000000000000]
athresh_read                     (read         ) [ 000000000000000]
reset_params_V_read              (read         ) [ 010000000000000]
reset_V_V_read                   (read         ) [ 000000000000000]
reset_A_V_read                   (read         ) [ 000000000000000]
stg_37                           (specinterface) [ 000000000000000]
stg_38                           (specinterface) [ 000000000000000]
stg_39                           (specinterface) [ 000000000000000]
stg_40                           (specinterface) [ 000000000000000]
stg_41                           (specinterface) [ 000000000000000]
stg_42                           (specinterface) [ 000000000000000]
stg_43                           (specinterface) [ 000000000000000]
stg_44                           (specinterface) [ 000000000000000]
stg_45                           (specinterface) [ 000000000000000]
val_assign                       (sext         ) [ 001000000000000]
stg_47                           (specinterface) [ 000000000000000]
stg_48                           (specinterface) [ 000000000000000]
AstimDelay_load                  (load         ) [ 000000000000000]
VstimDelay_load                  (load         ) [ 000000000000000]
ACaptureThresh_load              (load         ) [ 011000000000000]
VCaptureThresh_load              (load         ) [ 011000000000000]
stg_53                           (br           ) [ 011000000000000]
stg_54                           (store        ) [ 000000000000000]
stg_55                           (store        ) [ 000000000000000]
stg_56                           (store        ) [ 000000000000000]
stg_57                           (store        ) [ 000000000000000]
stg_58                           (store        ) [ 000000000000000]
stg_59                           (store        ) [ 000000000000000]
stg_60                           (br           ) [ 011000000000000]
recentdatapoints_head_i_load     (load         ) [ 001000000000000]
tmp_i_4                          (sext         ) [ 000000000000000]
recentdatapoints_data_addr       (getelementptr) [ 001000000000000]
AstimDelay_load_op               (add          ) [ 000000000000000]
tmp_6                            (select       ) [ 001111111111111]
VstimDelay_load_op               (add          ) [ 000000000000000]
tmp_7                            (select       ) [ 001111111111111]
ACaptureThresh_loc               (phi          ) [ 001111111111110]
VCaptureThresh_loc               (phi          ) [ 001111111111110]
recentdatapoints_len_load        (load         ) [ 000000000000000]
tmp_i                            (icmp         ) [ 000000000000000]
recentdatapoints_sum_load        (load         ) [ 000000000000000]
recentdatapoints_data_load       (load         ) [ 000000000000000]
extLd                            (sext         ) [ 000000000000000]
tmp_35_i                         (sub          ) [ 000000000000000]
recentdatapoints_sum_loc_i       (select       ) [ 000000000000000]
stg_78                           (store        ) [ 000000000000000]
tmp_37_i                         (add          ) [ 000000000000000]
recentdatapoints_len_load_op     (add          ) [ 000000000000000]
tmp_38_i                         (select       ) [ 000111111000000]
stg_82                           (store        ) [ 000000000000000]
tmp_39_i                         (add          ) [ 000000000000000]
tmp_40_i                         (icmp         ) [ 000000000000000]
p_tmp_i                          (select       ) [ 000111111000000]
stg_86                           (store        ) [ 000000000000000]
stg_87                           (store        ) [ 000000000000000]
i                                (add          ) [ 000000000000000]
tmp                              (bitselect    ) [ 000000000000000]
i_1                              (add          ) [ 000000000000000]
p_i                              (select       ) [ 000000000000000]
tmp_41_i                         (sext         ) [ 000000000000000]
recentdatapoints_data_addr_1     (getelementptr) [ 000010000000000]
recentVBools_head_i_load         (load         ) [ 000011000000000]
tmp_i2_5                         (sext         ) [ 000000000000000]
recentVBools_data_addr           (getelementptr) [ 000011000000000]
tmp_i1                           (icmp         ) [ 000000000000000]
recentdatapoints_data_load_1     (load         ) [ 000000000000000]
datapointV                       (select       ) [ 000000000000000]
datapointV_cast                  (sext         ) [ 000000000000000]
vflip_load                       (load         ) [ 000000000000000]
tmp_9                            (icmp         ) [ 000000000000000]
datapointV_1                     (sub          ) [ 000000000000000]
p_s                              (select       ) [ 000000000000000]
p_cast                           (sext         ) [ 000000000000000]
v_thresh_load                    (load         ) [ 000000000000000]
tmp_s                            (icmp         ) [ 000001000000000]
recentVBools_data_load           (load         ) [ 000001000000000]
AbeatDelay_load                  (load         ) [ 000000000000000]
tmp_3                            (add          ) [ 000000111111111]
VbeatDelay_load                  (load         ) [ 000000000000000]
tmp_4                            (add          ) [ 000000111110000]
VbeatFallDelay_load              (load         ) [ 000000000000000]
tmp_5                            (add          ) [ 000000111110000]
val_assign_1                     (zext         ) [ 000000000000000]
recentVBools_sum_load            (load         ) [ 000000000000000]
recentVBools_len_load            (load         ) [ 000000000000000]
tmp_i2                           (icmp         ) [ 000000000000000]
extLd1                           (zext         ) [ 000000000000000]
tmp_29_i                         (sub          ) [ 000000000000000]
CircularBuffer_int_60_sum_i      (select       ) [ 000000000000000]
stg_124                          (store        ) [ 000000000000000]
CircularBuffer_sum_read_assign   (add          ) [ 000001111000000]
CircularBuffer_len_read_assign   (add          ) [ 000000000000000]
CircularBuffer_len_read_assign_1 (select       ) [ 000001111000000]
tmp_33_i                         (add          ) [ 000000000000000]
tmp_34_i                         (icmp         ) [ 000000000000000]
CircularBuffer_head_i_read_ass   (select       ) [ 000000100000000]
stg_131                          (store        ) [ 000000000000000]
tmp_8                            (icmp         ) [ 000001111000000]
stg_133                          (br           ) [ 000001111000000]
CircularBuffer_len_write_assig   (add          ) [ 000000100000000]
i_2                              (sub          ) [ 000000000000000]
tmp_26                           (bitselect    ) [ 000000000000000]
i_3                              (add          ) [ 000000000000000]
i_4                              (select       ) [ 000000000000000]
tmp_28_i_i                       (sext         ) [ 000000000000000]
recentVBools_data_addr_1         (getelementptr) [ 000000010000000]
i_5                              (sub          ) [ 000000000000000]
tmp_27                           (bitselect    ) [ 000000000000000]
i_6                              (add          ) [ 000000000000000]
i_7                              (select       ) [ 000000000000000]
tmp_28_i_i9                      (sext         ) [ 000000000000000]
recentVBools_data_addr_2         (getelementptr) [ 000000010000000]
not_tmp_i_i4                     (icmp         ) [ 000000010000000]
recentVBools_data_load_1         (load         ) [ 000000000000000]
not_tmp_i_i                      (icmp         ) [ 000000000000000]
toReturn_5                       (and          ) [ 000000001000000]
recentVBools_data_load_2         (load         ) [ 000000000000000]
toReturn_6                       (and          ) [ 000000001000000]
toReturn_i_cast                  (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig   (sub          ) [ 000000000000000]
toReturn_i12_cast                (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig_1 (sub          ) [ 000000000000000]
CircularBuffer_len_write_assig_1 (add          ) [ 000000000000000]
stg_160                          (br           ) [ 000000000000000]
sum                              (phi          ) [ 000000001000000]
recentVBools_len_new             (phi          ) [ 000000001000000]
tmp_1                            (partselect   ) [ 000000000000000]
tmp_2                            (sext         ) [ 000000000000000]
tmp_10                           (icmp         ) [ 000000001000000]
stg_166                          (store        ) [ 000000000000000]
stg_167                          (store        ) [ 000000000000000]
last_sample_is_V_V_load          (load         ) [ 000000001110000]
stg_169                          (br           ) [ 000000000000000]
stg_170                          (br           ) [ 000000001110000]
stg_171                          (store        ) [ 000000000000000]
stg_172                          (br           ) [ 000000001110000]
stg_173                          (br           ) [ 000000001110000]
stg_174                          (store        ) [ 000000000000000]
stg_175                          (br           ) [ 000000001110000]
tmp_i3                           (icmp         ) [ 000000000100000]
tmp_i3_6                         (sext         ) [ 000000000000000]
recentdatapoints_data_addr_2     (getelementptr) [ 000000000100000]
recentABools_head_i_load         (load         ) [ 000000000110000]
tmp_i4_7                         (sext         ) [ 000000000000000]
recentABools_data_addr           (getelementptr) [ 000000000110000]
recentdatapoints_data_load_2     (load         ) [ 000000000000000]
datapointA                       (select       ) [ 000000000000000]
datapointA_cast                  (sext         ) [ 000000000000000]
aflip_load                       (load         ) [ 000000000000000]
tmp_11                           (icmp         ) [ 000000000000000]
datapointA_1                     (sub          ) [ 000000000000000]
p_1                              (select       ) [ 000000000000000]
p_1_cast                         (sext         ) [ 000000000000000]
a_thresh_load                    (load         ) [ 000000000000000]
tmp_12                           (icmp         ) [ 000000000010000]
recentABools_data_load           (load         ) [ 000000000010000]
VbeatDelay_new_1                 (phi          ) [ 000000000111111]
VbeatFallDelay_new_1             (phi          ) [ 000000000111110]
last_sample_is_V_V_loc_2         (phi          ) [ 000000000111111]
val_assign_2                     (zext         ) [ 000000000000000]
recentABools_sum_load            (load         ) [ 000000000000000]
recentABools_len_load            (load         ) [ 000000000000000]
tmp_i4                           (icmp         ) [ 000000000000000]
extLd2                           (zext         ) [ 000000000000000]
tmp_29_i1                        (sub          ) [ 000000000000000]
CircularBuffer_int_60_sum_i1     (select       ) [ 000000000000000]
stg_205                          (store        ) [ 000000000000000]
CircularBuffer_sum_read_assign_1 (add          ) [ 000000000011110]
CircularBuffer_len_read_assign_2 (add          ) [ 000000000000000]
CircularBuffer_len_read_assign_3 (select       ) [ 000000000011110]
tmp_33_i1                        (add          ) [ 000000000000000]
tmp_34_i1                        (icmp         ) [ 000000000000000]
CircularBuffer_head_i_read_ass_1 (select       ) [ 000000000001000]
stg_212                          (store        ) [ 000000000000000]
tmp_13                           (icmp         ) [ 000000000011110]
stg_214                          (store        ) [ 000000000000000]
stg_215                          (store        ) [ 000000000000000]
stg_216                          (br           ) [ 000000000011110]
CircularBuffer_len_write_assig_2 (add          ) [ 000000000001000]
i_8                              (sub          ) [ 000000000000000]
tmp_28                           (bitselect    ) [ 000000000000000]
i_9                              (add          ) [ 000000000000000]
i_10                             (select       ) [ 000000000000000]
tmp_28_i_i1                      (sext         ) [ 000000000000000]
recentABools_data_addr_1         (getelementptr) [ 000000000000100]
i_11                             (sub          ) [ 000000000000000]
tmp_29                           (bitselect    ) [ 000000000000000]
i_12                             (add          ) [ 000000000000000]
i_13                             (select       ) [ 000000000000000]
tmp_28_i_i2                      (sext         ) [ 000000000000000]
recentABools_data_addr_2         (getelementptr) [ 000000000000100]
not_tmp_i_i2                     (icmp         ) [ 000000000000100]
recentABools_data_load_1         (load         ) [ 000000000000000]
not_tmp_i_i1                     (icmp         ) [ 000000000000000]
toReturn_7                       (and          ) [ 000000000000010]
recentABools_data_load_2         (load         ) [ 000000000000000]
toReturn_8                       (and          ) [ 000000000000010]
toReturn_i25_cast                (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig_2 (sub          ) [ 000000000000000]
toReturn_i38_cast                (zext         ) [ 000000000000000]
CircularBuffer_sum_write_assig_3 (sub          ) [ 000000000000000]
CircularBuffer_len_write_assig_3 (add          ) [ 000000000000000]
stg_243                          (br           ) [ 000000000000000]
sum_1                            (phi          ) [ 000000000000010]
recentABools_len_new             (phi          ) [ 000000000000010]
tmp_14                           (partselect   ) [ 000000000000000]
tmp_15                           (sext         ) [ 000000000000000]
tmp_16                           (icmp         ) [ 000000000000010]
stg_249                          (store        ) [ 000000000000000]
stg_250                          (store        ) [ 000000000000000]
last_sample_is_A_V_load          (load         ) [ 000000000000011]
stg_252                          (br           ) [ 000000000000000]
tmp_17                           (icmp         ) [ 000000000000000]
tmp_18                           (icmp         ) [ 000000000000000]
or_cond                          (and          ) [ 000000000000010]
stg_256                          (br           ) [ 000000000000000]
stg_257                          (br           ) [ 000000000000011]
stg_258                          (store        ) [ 000000000000000]
stg_259                          (br           ) [ 000000000000011]
stg_260                          (br           ) [ 000000000000011]
stg_261                          (store        ) [ 000000000000000]
stg_262                          (br           ) [ 000000000000011]
tmp_22                           (icmp         ) [ 000000000000001]
tmp_25                           (icmp         ) [ 000000000000001]
AbeatDelay_new                   (phi          ) [ 000000000000001]
tmp_19                           (phi          ) [ 000000000000001]
stg_267                          (store        ) [ 000000000000000]
tmp_21_not                       (icmp         ) [ 000000000000000]
last_sample_is_V_V_loc_2_not     (xor          ) [ 000000000000000]
brmerge                          (or           ) [ 000000000000000]
tmp_20                           (icmp         ) [ 000000000000000]
p_2                              (select       ) [ 000000000000000]
sel_tmp                          (and          ) [ 000000000000000]
sel_tmp1                         (select       ) [ 000000000000000]
tmp_21_not_not                   (xor          ) [ 000000000000000]
sel_tmp2                         (and          ) [ 000000000000000]
toReturn_1                       (select       ) [ 000000000000000]
tmp_21                           (icmp         ) [ 000000000000000]
or_cond1                         (and          ) [ 000000000000000]
toReturn                         (or           ) [ 000000000000000]
AstimDelay_new                   (select       ) [ 000000000000000]
toReturn_2                       (select       ) [ 000000000000000]
tmp_23                           (icmp         ) [ 000000000000000]
tmp_24                           (icmp         ) [ 000000000000000]
stg_285                          (store        ) [ 000000000000000]
tmp1                             (and          ) [ 000000000000000]
or_cond3                         (and          ) [ 000000000000000]
toReturn_4                       (or           ) [ 000000000000000]
VstimDelay_new                   (select       ) [ 000000000000000]
toReturn_3                       (select       ) [ 000000000000000]
toReturn_3_cast                  (sext         ) [ 000000000000000]
stg_292                          (store        ) [ 000000000000000]
stg_293                          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset_A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_A_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reset_params_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset_params_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="athresh">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="athresh"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vthresh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vthresh"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_flip">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_flip"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_flip">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_flip"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_length">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_length"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v_length">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_length"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AstimDelay">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AstimDelay"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="VstimDelay">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VstimDelay"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ACaptureThresh">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ACaptureThresh"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="VCaptureThresh">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VCaptureThresh"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v_thresh">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_thresh"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="a_thresh">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_thresh"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="aflip">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aflip"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="vflip">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vflip"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="recentdatapoints_len">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_len"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="recentdatapoints_head_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_head_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="recentdatapoints_sum">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_sum"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="recentdatapoints_data">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentdatapoints_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="AbeatDelay">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AbeatDelay"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="VbeatDelay">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VbeatDelay"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="VbeatFallDelay">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="VbeatFallDelay"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="recentVBools_sum">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_sum"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="recentVBools_head_i">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_head_i"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="recentVBools_len">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_len"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="recentVBools_data">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentVBools_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="last_sample_is_V_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_sample_is_V_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="recentABools_sum">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_sum"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="recentABools_head_i">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_head_i"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="recentABools_len">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_len"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="recentABools_data">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recentABools_data"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="last_sample_is_A_V">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_sample_is_A_V"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ratDecision_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="data_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="v_length_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_length_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="a_length_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_length_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="v_flip_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_flip_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="a_flip_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_flip_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="vthresh_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vthresh_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="athresh_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="athresh_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="reset_params_V_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_params_V_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="reset_V_V_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_V_V_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="reset_A_V_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_A_V_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="recentdatapoints_data_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="1"/>
<pin id="206" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentdatapoints_data_load/1 stg_78/2 recentdatapoints_data_load_1/3 recentdatapoints_data_load_2/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="recentdatapoints_data_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="recentVBools_data_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="6" slack="0"/>
<pin id="244" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentVBools_data_load/3 stg_124/5 recentVBools_data_load_1/6 recentVBools_data_load_2/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="recentVBools_data_addr_1_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr_1/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="recentVBools_data_addr_2_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentVBools_data_addr_2/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="recentdatapoints_data_addr_2_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentdatapoints_data_addr_2/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="recentABools_data_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="6" slack="0"/>
<pin id="283" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="recentABools_data_load/8 stg_205/10 recentABools_data_load_1/11 recentABools_data_load_2/11 "/>
</bind>
</comp>

<comp id="267" class="1004" name="recentABools_data_addr_1_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr_1/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="recentABools_data_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="32" slack="0"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="recentABools_data_addr_2/11 "/>
</bind>
</comp>

<comp id="286" class="1005" name="ACaptureThresh_loc_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="8"/>
<pin id="288" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="ACaptureThresh_loc (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="ACaptureThresh_loc_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="32" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ACaptureThresh_loc/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="VCaptureThresh_loc_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="3"/>
<pin id="298" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="VCaptureThresh_loc (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="VCaptureThresh_loc_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="32" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VCaptureThresh_loc/2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="sum_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="sum_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="32" slack="3"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/8 "/>
</bind>
</comp>

<comp id="315" class="1005" name="recentVBools_len_new_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="317" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="recentVBools_len_new (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="recentVBools_len_new_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="32" slack="3"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="recentVBools_len_new/8 "/>
</bind>
</comp>

<comp id="324" class="1005" name="VbeatDelay_new_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="VbeatDelay_new_1 (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="VbeatDelay_new_1_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="5"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="1" slack="2"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="4" bw="32" slack="5"/>
<pin id="334" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="6" bw="32" slack="5"/>
<pin id="336" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VbeatDelay_new_1/10 "/>
</bind>
</comp>

<comp id="340" class="1005" name="VbeatFallDelay_new_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2"/>
<pin id="342" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="VbeatFallDelay_new_1 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="VbeatFallDelay_new_1_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="5"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="5"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="4" bw="1" slack="2"/>
<pin id="350" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="6" bw="32" slack="5"/>
<pin id="352" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="VbeatFallDelay_new_1/10 "/>
</bind>
</comp>

<comp id="356" class="1005" name="last_sample_is_V_V_loc_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="2"/>
<pin id="358" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last_sample_is_V_V_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="last_sample_is_V_V_loc_2_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="2"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="1" slack="2"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="1" slack="2"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="1" slack="2"/>
<pin id="369" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="8" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_sample_is_V_V_loc_2/10 "/>
</bind>
</comp>

<comp id="374" class="1005" name="sum_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="376" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="sum_1_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="32" slack="3"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/13 "/>
</bind>
</comp>

<comp id="383" class="1005" name="recentABools_len_new_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="385" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="recentABools_len_new (phireg) "/>
</bind>
</comp>

<comp id="386" class="1004" name="recentABools_len_new_phi_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="32" slack="3"/>
<pin id="390" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="recentABools_len_new/13 "/>
</bind>
</comp>

<comp id="392" class="1005" name="AbeatDelay_new_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AbeatDelay_new (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="AbeatDelay_new_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="9"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="1" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="4" bw="32" slack="9"/>
<pin id="402" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="6" bw="32" slack="9"/>
<pin id="404" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="AbeatDelay_new/14 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_19_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_19_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="4" bw="1" slack="1"/>
<pin id="418" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="1" slack="1"/>
<pin id="420" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="424" class="1004" name="val_assign_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="val_assign/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="AstimDelay_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AstimDelay_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="VstimDelay_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VstimDelay_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="ACaptureThresh_load_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ACaptureThresh_load/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="VCaptureThresh_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VCaptureThresh_load/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="stg_54_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="stg_55_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="stg_56_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_56/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="stg_57_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="stg_58_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="stg_59_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="recentdatapoints_head_i_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_head_i_load/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_i_4_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_4/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="AstimDelay_load_op_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="AstimDelay_load_op/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_6_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="0" index="2" bw="32" slack="0"/>
<pin id="499" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="VstimDelay_load_op_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="1" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="VstimDelay_load_op/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_7_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="32" slack="0"/>
<pin id="513" dir="1" index="3" bw="32" slack="12"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="recentdatapoints_len_load_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_len_load/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="recentdatapoints_sum_load_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentdatapoints_sum_load/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="extLd_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_35_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="16" slack="0"/>
<pin id="538" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35_i/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="recentdatapoints_sum_loc_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="0" index="2" bw="32" slack="0"/>
<pin id="545" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="recentdatapoints_sum_loc_i/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_37_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="1"/>
<pin id="552" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37_i/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="recentdatapoints_len_load_op_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="recentdatapoints_len_load_op/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_38_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="32" slack="0"/>
<pin id="564" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38_i/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="stg_82_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_82/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_39_i_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_39_i/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_40_i_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40_i/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_tmp_i_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="32" slack="0"/>
<pin id="589" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_i/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="stg_86_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="32" slack="0"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_86/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="stg_87_store_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_87/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="0" index="1" bw="1" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="i_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="4" slack="0"/>
<pin id="621" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_i_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="32" slack="0"/>
<pin id="627" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_41_i_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_i/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="recentVBools_head_i_load_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_head_i_load/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_i2_5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i2_5/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_i1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="2"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i1/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="datapointV_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="0" index="2" bw="16" slack="0"/>
<pin id="654" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datapointV/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="datapointV_cast_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="16" slack="0"/>
<pin id="660" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="datapointV_cast/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="vflip_load_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vflip_load/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_9_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="672" class="1004" name="datapointV_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="16" slack="0"/>
<pin id="675" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="datapointV_1/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_s_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="17" slack="0"/>
<pin id="681" dir="0" index="2" bw="17" slack="0"/>
<pin id="682" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="p_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="17" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="v_thresh_load_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_thresh_load/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_s_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="AbeatDelay_load_load_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="AbeatDelay_load/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_3_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="VbeatDelay_load_load_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VbeatDelay_load/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_4_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="VbeatFallDelay_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="VbeatFallDelay_load/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_5_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="val_assign_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_1/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="recentVBools_sum_load_load_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_sum_load/5 "/>
</bind>
</comp>

<comp id="737" class="1004" name="recentVBools_len_load_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentVBools_len_load/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_i2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="extLd1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd1/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="tmp_29_i_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_29_i/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="CircularBuffer_int_60_sum_i_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="0"/>
<pin id="759" dir="0" index="2" bw="32" slack="0"/>
<pin id="760" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_int_60_sum_i/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="CircularBuffer_sum_read_assign_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="1" slack="0"/>
<pin id="767" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_sum_read_assign/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="CircularBuffer_len_read_assign_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="1" slack="0"/>
<pin id="773" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_read_assign/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="CircularBuffer_len_read_assign_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="0" index="2" bw="32" slack="0"/>
<pin id="780" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_len_read_assign_1/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_33_i_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="2"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_i/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_34_i_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34_i/5 "/>
</bind>
</comp>

<comp id="795" class="1004" name="CircularBuffer_head_i_read_ass_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="32" slack="0"/>
<pin id="798" dir="0" index="2" bw="32" slack="0"/>
<pin id="799" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_head_i_read_ass/5 "/>
</bind>
</comp>

<comp id="803" class="1004" name="stg_131_store_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_131/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_8_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="3"/>
<pin id="812" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="CircularBuffer_len_write_assig_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig/5 "/>
</bind>
</comp>

<comp id="821" class="1004" name="i_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="0" index="1" bw="32" slack="1"/>
<pin id="824" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_26_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="833" class="1004" name="i_3_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="7" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="i_4_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="0" index="2" bw="32" slack="0"/>
<pin id="843" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_4/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_28_i_i_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i/6 "/>
</bind>
</comp>

<comp id="852" class="1004" name="i_5_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="1"/>
<pin id="854" dir="0" index="1" bw="32" slack="1"/>
<pin id="855" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_27_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="0" index="2" bw="6" slack="0"/>
<pin id="860" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="i_6_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="0" index="1" bw="7" slack="0"/>
<pin id="867" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="i_7_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="0"/>
<pin id="873" dir="0" index="2" bw="32" slack="0"/>
<pin id="874" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_28_i_i9_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i9/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="not_tmp_i_i4_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i4/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="not_tmp_i_i_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="2"/>
<pin id="890" dir="0" index="1" bw="32" slack="0"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i/7 "/>
</bind>
</comp>

<comp id="893" class="1004" name="toReturn_5_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_5/7 "/>
</bind>
</comp>

<comp id="899" class="1004" name="toReturn_6_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="1"/>
<pin id="902" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_6/7 "/>
</bind>
</comp>

<comp id="904" class="1004" name="toReturn_i_cast_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i_cast/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="CircularBuffer_sum_write_assig_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="3"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig/8 "/>
</bind>
</comp>

<comp id="912" class="1004" name="toReturn_i12_cast_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i12_cast/8 "/>
</bind>
</comp>

<comp id="915" class="1004" name="CircularBuffer_sum_write_assig_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig_1/8 "/>
</bind>
</comp>

<comp id="922" class="1004" name="CircularBuffer_len_write_assig_1_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="3"/>
<pin id="924" dir="0" index="1" bw="2" slack="0"/>
<pin id="925" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig_1/8 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="31" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="6"/>
<pin id="931" dir="0" index="2" bw="1" slack="0"/>
<pin id="932" dir="0" index="3" bw="6" slack="0"/>
<pin id="933" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="938" class="1004" name="tmp_2_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="31" slack="0"/>
<pin id="940" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_10_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="948" class="1004" name="stg_166_store_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_166/8 "/>
</bind>
</comp>

<comp id="954" class="1004" name="stg_167_store_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="0"/>
<pin id="956" dir="0" index="1" bw="32" slack="0"/>
<pin id="957" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_167/8 "/>
</bind>
</comp>

<comp id="960" class="1004" name="last_sample_is_V_V_load_load_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_sample_is_V_V_load/8 "/>
</bind>
</comp>

<comp id="964" class="1004" name="stg_171_store_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_171/8 "/>
</bind>
</comp>

<comp id="970" class="1004" name="stg_174_store_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_174/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_i3_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="6"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i3/8 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_i3_6_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="6"/>
<pin id="983" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i3_6/8 "/>
</bind>
</comp>

<comp id="985" class="1004" name="recentABools_head_i_load_load_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_head_i_load/8 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_i4_7_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i4_7/8 "/>
</bind>
</comp>

<comp id="994" class="1004" name="datapointA_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="0" index="1" bw="16" slack="0"/>
<pin id="997" dir="0" index="2" bw="16" slack="0"/>
<pin id="998" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datapointA/9 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="datapointA_cast_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="0"/>
<pin id="1003" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="datapointA_cast/9 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="aflip_load_load_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="aflip_load/9 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_11_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="8" slack="0"/>
<pin id="1011" dir="0" index="1" bw="8" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="datapointA_1_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="0"/>
<pin id="1017" dir="0" index="1" bw="16" slack="0"/>
<pin id="1018" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="datapointA_1/9 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="p_1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="0" index="1" bw="17" slack="0"/>
<pin id="1024" dir="0" index="2" bw="17" slack="0"/>
<pin id="1025" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/9 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="p_1_cast_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="17" slack="0"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_1_cast/9 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="a_thresh_load_load_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="0"/>
<pin id="1035" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_thresh_load/9 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_12_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="0"/>
<pin id="1039" dir="0" index="1" bw="32" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/9 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="val_assign_2_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="val_assign_2/10 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="recentABools_sum_load_load_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_sum_load/10 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="recentABools_len_load_load_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="0"/>
<pin id="1052" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="recentABools_len_load/10 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="tmp_i4_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="0"/>
<pin id="1056" dir="0" index="1" bw="32" slack="0"/>
<pin id="1057" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i4/10 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="extLd2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd2/10 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_29_i1_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="0"/>
<pin id="1065" dir="0" index="1" bw="1" slack="0"/>
<pin id="1066" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_29_i1/10 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="CircularBuffer_int_60_sum_i1_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="32" slack="0"/>
<pin id="1072" dir="0" index="2" bw="32" slack="0"/>
<pin id="1073" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_int_60_sum_i1/10 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="CircularBuffer_sum_read_assign_1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_sum_read_assign_1/10 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="CircularBuffer_len_read_assign_2_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_read_assign_2/10 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="CircularBuffer_len_read_assign_3_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="0" index="1" bw="32" slack="0"/>
<pin id="1092" dir="0" index="2" bw="32" slack="0"/>
<pin id="1093" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_len_read_assign_3/10 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_33_i1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="2"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33_i1/10 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp_34_i1_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="0"/>
<pin id="1104" dir="0" index="1" bw="32" slack="0"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34_i1/10 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="CircularBuffer_head_i_read_ass_1_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="32" slack="0"/>
<pin id="1111" dir="0" index="2" bw="32" slack="0"/>
<pin id="1112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="CircularBuffer_head_i_read_ass_1/10 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="stg_212_store_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="0" index="1" bw="32" slack="0"/>
<pin id="1119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_212/10 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_13_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="0"/>
<pin id="1124" dir="0" index="1" bw="32" slack="8"/>
<pin id="1125" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/10 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="stg_214_store_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="0"/>
<pin id="1130" dir="0" index="1" bw="32" slack="0"/>
<pin id="1131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_214/10 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="stg_215_store_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="0" index="1" bw="32" slack="0"/>
<pin id="1137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_215/10 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="CircularBuffer_len_write_assig_2_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig_2/10 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="i_8_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="1"/>
<pin id="1148" dir="0" index="1" bw="32" slack="1"/>
<pin id="1149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_8/11 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_28_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="0"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="0" index="2" bw="6" slack="0"/>
<pin id="1154" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/11 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="i_9_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="0"/>
<pin id="1160" dir="0" index="1" bw="7" slack="0"/>
<pin id="1161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/11 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="i_10_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="32" slack="0"/>
<pin id="1167" dir="0" index="2" bw="32" slack="0"/>
<pin id="1168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_10/11 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp_28_i_i1_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="0"/>
<pin id="1174" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i1/11 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="i_11_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="32" slack="1"/>
<pin id="1179" dir="0" index="1" bw="32" slack="1"/>
<pin id="1180" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="i_11/11 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_29_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="1" slack="0"/>
<pin id="1183" dir="0" index="1" bw="32" slack="0"/>
<pin id="1184" dir="0" index="2" bw="6" slack="0"/>
<pin id="1185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="i_12_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="0"/>
<pin id="1191" dir="0" index="1" bw="7" slack="0"/>
<pin id="1192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/11 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="i_13_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="32" slack="0"/>
<pin id="1198" dir="0" index="2" bw="32" slack="0"/>
<pin id="1199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_13/11 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="tmp_28_i_i2_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="0"/>
<pin id="1205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i2/11 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="not_tmp_i_i2_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="1"/>
<pin id="1210" dir="0" index="1" bw="32" slack="0"/>
<pin id="1211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i2/11 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="not_tmp_i_i1_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="32" slack="2"/>
<pin id="1215" dir="0" index="1" bw="32" slack="0"/>
<pin id="1216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_tmp_i_i1/12 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="toReturn_7_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="1" slack="0"/>
<pin id="1220" dir="0" index="1" bw="1" slack="0"/>
<pin id="1221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_7/12 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="toReturn_8_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="1"/>
<pin id="1227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="toReturn_8/12 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="toReturn_i25_cast_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i25_cast/13 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="CircularBuffer_sum_write_assig_2_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="3"/>
<pin id="1234" dir="0" index="1" bw="1" slack="0"/>
<pin id="1235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig_2/13 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="toReturn_i38_cast_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="1" slack="1"/>
<pin id="1239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="toReturn_i38_cast/13 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="CircularBuffer_sum_write_assig_3_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="0"/>
<pin id="1242" dir="0" index="1" bw="1" slack="0"/>
<pin id="1243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="CircularBuffer_sum_write_assig_3/13 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="CircularBuffer_len_write_assig_3_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="32" slack="3"/>
<pin id="1249" dir="0" index="1" bw="2" slack="0"/>
<pin id="1250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="CircularBuffer_len_write_assig_3/13 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="tmp_14_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="31" slack="0"/>
<pin id="1255" dir="0" index="1" bw="32" slack="11"/>
<pin id="1256" dir="0" index="2" bw="1" slack="0"/>
<pin id="1257" dir="0" index="3" bw="6" slack="0"/>
<pin id="1258" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="tmp_15_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="31" slack="0"/>
<pin id="1265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="tmp_16_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="0"/>
<pin id="1269" dir="0" index="1" bw="32" slack="0"/>
<pin id="1270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="stg_249_store_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="0" index="1" bw="32" slack="0"/>
<pin id="1276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_249/13 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="stg_250_store_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="0"/>
<pin id="1281" dir="0" index="1" bw="32" slack="0"/>
<pin id="1282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_250/13 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="last_sample_is_A_V_load_load_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_sample_is_A_V_load/13 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="tmp_17_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="32" slack="3"/>
<pin id="1291" dir="0" index="1" bw="32" slack="3"/>
<pin id="1292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/13 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="tmp_18_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="32" slack="3"/>
<pin id="1297" dir="0" index="1" bw="32" slack="0"/>
<pin id="1298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="or_cond_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="0"/>
<pin id="1303" dir="0" index="1" bw="1" slack="0"/>
<pin id="1304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/13 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="stg_258_store_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_258/13 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="stg_261_store_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="1" slack="0"/>
<pin id="1315" dir="0" index="1" bw="1" slack="0"/>
<pin id="1316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_261/13 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_22_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="12"/>
<pin id="1321" dir="0" index="1" bw="32" slack="11"/>
<pin id="1322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="tmp_25_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="32" slack="12"/>
<pin id="1326" dir="0" index="1" bw="32" slack="11"/>
<pin id="1327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/13 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="stg_267_store_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="32" slack="0"/>
<pin id="1331" dir="0" index="1" bw="32" slack="0"/>
<pin id="1332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_267/14 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="tmp_21_not_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="4"/>
<pin id="1337" dir="0" index="1" bw="32" slack="0"/>
<pin id="1338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_not/14 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="last_sample_is_V_V_loc_2_not_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="4"/>
<pin id="1343" dir="0" index="1" bw="1" slack="0"/>
<pin id="1344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="last_sample_is_V_V_loc_2_not/14 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="brmerge_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="0"/>
<pin id="1349" dir="0" index="1" bw="1" slack="0"/>
<pin id="1350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/14 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="tmp_20_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="0"/>
<pin id="1355" dir="0" index="1" bw="32" slack="0"/>
<pin id="1356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="p_2_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1361" dir="0" index="1" bw="13" slack="0"/>
<pin id="1362" dir="0" index="2" bw="13" slack="0"/>
<pin id="1363" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/14 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="sel_tmp_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="0" index="1" bw="1" slack="0"/>
<pin id="1370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp/14 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="sel_tmp1_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="1" slack="0"/>
<pin id="1375" dir="0" index="1" bw="13" slack="0"/>
<pin id="1376" dir="0" index="2" bw="13" slack="0"/>
<pin id="1377" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/14 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="tmp_21_not_not_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="0"/>
<pin id="1383" dir="0" index="1" bw="1" slack="0"/>
<pin id="1384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21_not_not/14 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="sel_tmp2_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="1" slack="4"/>
<pin id="1389" dir="0" index="1" bw="1" slack="0"/>
<pin id="1390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/14 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="toReturn_1_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="0"/>
<pin id="1395" dir="0" index="1" bw="13" slack="0"/>
<pin id="1396" dir="0" index="2" bw="13" slack="0"/>
<pin id="1397" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="toReturn_1/14 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="tmp_21_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="0"/>
<pin id="1403" dir="0" index="1" bw="32" slack="0"/>
<pin id="1404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="or_cond1_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="0"/>
<pin id="1409" dir="0" index="1" bw="1" slack="1"/>
<pin id="1410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/14 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="toReturn_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="13" slack="0"/>
<pin id="1414" dir="0" index="1" bw="13" slack="0"/>
<pin id="1415" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="toReturn/14 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="AstimDelay_new_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="0"/>
<pin id="1420" dir="0" index="1" bw="32" slack="0"/>
<pin id="1421" dir="0" index="2" bw="32" slack="13"/>
<pin id="1422" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="AstimDelay_new/14 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="toReturn_2_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="1" slack="0"/>
<pin id="1427" dir="0" index="1" bw="13" slack="0"/>
<pin id="1428" dir="0" index="2" bw="13" slack="0"/>
<pin id="1429" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="toReturn_2/14 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="tmp_23_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="4"/>
<pin id="1435" dir="0" index="1" bw="32" slack="0"/>
<pin id="1436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/14 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="tmp_24_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="0"/>
<pin id="1441" dir="0" index="1" bw="32" slack="0"/>
<pin id="1442" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="stg_285_store_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="0"/>
<pin id="1447" dir="0" index="1" bw="32" slack="0"/>
<pin id="1448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_285/14 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="tmp1_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="0"/>
<pin id="1453" dir="0" index="1" bw="1" slack="1"/>
<pin id="1454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/14 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="or_cond3_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="1" slack="0"/>
<pin id="1458" dir="0" index="1" bw="1" slack="0"/>
<pin id="1459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/14 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="toReturn_4_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="13" slack="0"/>
<pin id="1464" dir="0" index="1" bw="13" slack="0"/>
<pin id="1465" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="toReturn_4/14 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="VstimDelay_new_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="1" slack="0"/>
<pin id="1470" dir="0" index="1" bw="32" slack="0"/>
<pin id="1471" dir="0" index="2" bw="32" slack="13"/>
<pin id="1472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="VstimDelay_new/14 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="toReturn_3_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="0"/>
<pin id="1477" dir="0" index="1" bw="13" slack="0"/>
<pin id="1478" dir="0" index="2" bw="13" slack="0"/>
<pin id="1479" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="toReturn_3/14 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="toReturn_3_cast_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="13" slack="0"/>
<pin id="1485" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="toReturn_3_cast/14 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="stg_292_store_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="0"/>
<pin id="1489" dir="0" index="1" bw="32" slack="0"/>
<pin id="1490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_292/14 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="data_read_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="16" slack="1"/>
<pin id="1495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_read "/>
</bind>
</comp>

<comp id="1498" class="1005" name="v_length_read_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="32" slack="1"/>
<pin id="1500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_length_read "/>
</bind>
</comp>

<comp id="1503" class="1005" name="a_length_read_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="1"/>
<pin id="1505" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_length_read "/>
</bind>
</comp>

<comp id="1511" class="1005" name="val_assign_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign "/>
</bind>
</comp>

<comp id="1516" class="1005" name="ACaptureThresh_load_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ACaptureThresh_load "/>
</bind>
</comp>

<comp id="1521" class="1005" name="VCaptureThresh_load_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="VCaptureThresh_load "/>
</bind>
</comp>

<comp id="1526" class="1005" name="recentdatapoints_head_i_load_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_head_i_load "/>
</bind>
</comp>

<comp id="1531" class="1005" name="recentdatapoints_data_addr_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="3" slack="1"/>
<pin id="1533" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_6_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="12"/>
<pin id="1538" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="tmp_7_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="12"/>
<pin id="1544" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="tmp_38_i_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="32" slack="2"/>
<pin id="1550" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_38_i "/>
</bind>
</comp>

<comp id="1554" class="1005" name="p_tmp_i_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="32" slack="1"/>
<pin id="1556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_i "/>
</bind>
</comp>

<comp id="1561" class="1005" name="recentdatapoints_data_addr_1_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="3" slack="1"/>
<pin id="1563" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr_1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="recentVBools_head_i_load_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="2"/>
<pin id="1568" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="recentVBools_head_i_load "/>
</bind>
</comp>

<comp id="1571" class="1005" name="recentVBools_data_addr_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="6" slack="1"/>
<pin id="1573" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr "/>
</bind>
</comp>

<comp id="1576" class="1005" name="tmp_s_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="1"/>
<pin id="1578" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1582" class="1005" name="recentVBools_data_load_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="1" slack="1"/>
<pin id="1584" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_load "/>
</bind>
</comp>

<comp id="1587" class="1005" name="tmp_3_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="9"/>
<pin id="1589" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="tmp_4_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="5"/>
<pin id="1596" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="tmp_5_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="5"/>
<pin id="1603" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="CircularBuffer_sum_read_assign_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="32" slack="3"/>
<pin id="1610" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="CircularBuffer_sum_read_assign "/>
</bind>
</comp>

<comp id="1614" class="1005" name="CircularBuffer_len_read_assign_1_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="32" slack="1"/>
<pin id="1616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_read_assign_1 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="CircularBuffer_head_i_read_ass_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="32" slack="1"/>
<pin id="1624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_head_i_read_ass "/>
</bind>
</comp>

<comp id="1628" class="1005" name="tmp_8_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="1" slack="3"/>
<pin id="1630" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="CircularBuffer_len_write_assig_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="32" slack="1"/>
<pin id="1634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_write_assig "/>
</bind>
</comp>

<comp id="1638" class="1005" name="recentVBools_data_addr_1_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="6" slack="1"/>
<pin id="1640" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr_1 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="recentVBools_data_addr_2_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="6" slack="1"/>
<pin id="1645" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="recentVBools_data_addr_2 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="not_tmp_i_i4_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="1" slack="1"/>
<pin id="1650" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_i_i4 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="toReturn_5_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="1" slack="1"/>
<pin id="1655" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_5 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="toReturn_6_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="1"/>
<pin id="1660" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_6 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="last_sample_is_V_V_load_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="1" slack="2"/>
<pin id="1668" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="last_sample_is_V_V_load "/>
</bind>
</comp>

<comp id="1672" class="1005" name="tmp_i3_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="1" slack="1"/>
<pin id="1674" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i3 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="recentdatapoints_data_addr_2_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="3" slack="1"/>
<pin id="1679" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="recentdatapoints_data_addr_2 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="recentABools_head_i_load_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="32" slack="2"/>
<pin id="1684" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="recentABools_head_i_load "/>
</bind>
</comp>

<comp id="1687" class="1005" name="recentABools_data_addr_reg_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="6" slack="1"/>
<pin id="1689" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr "/>
</bind>
</comp>

<comp id="1692" class="1005" name="tmp_12_reg_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="1" slack="1"/>
<pin id="1694" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="recentABools_data_load_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="1" slack="1"/>
<pin id="1700" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_load "/>
</bind>
</comp>

<comp id="1703" class="1005" name="CircularBuffer_sum_read_assign_1_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="32" slack="3"/>
<pin id="1705" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="CircularBuffer_sum_read_assign_1 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="CircularBuffer_len_read_assign_3_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="32" slack="1"/>
<pin id="1711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_read_assign_3 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="CircularBuffer_head_i_read_ass_1_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="32" slack="1"/>
<pin id="1719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_head_i_read_ass_1 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="tmp_13_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="1" slack="3"/>
<pin id="1725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="CircularBuffer_len_write_assig_2_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="32" slack="1"/>
<pin id="1729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CircularBuffer_len_write_assig_2 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="recentABools_data_addr_1_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="6" slack="1"/>
<pin id="1735" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr_1 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="recentABools_data_addr_2_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="6" slack="1"/>
<pin id="1740" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="recentABools_data_addr_2 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="not_tmp_i_i2_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="1" slack="1"/>
<pin id="1745" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_tmp_i_i2 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="toReturn_7_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="1" slack="1"/>
<pin id="1750" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_7 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="toReturn_8_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="1"/>
<pin id="1755" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="toReturn_8 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="last_sample_is_A_V_load_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="1" slack="1"/>
<pin id="1763" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_sample_is_A_V_load "/>
</bind>
</comp>

<comp id="1770" class="1005" name="tmp_22_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="1" slack="1"/>
<pin id="1772" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="tmp_25_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="1" slack="1"/>
<pin id="1777" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="78" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="80" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="82" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="82" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="80" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="80" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="84" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="4" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="84" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="84" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="94" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="94" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="94" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="94" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="94" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="3"/><net_sink comp="223" pin=3"/></net>

<net id="252"><net_src comp="42" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="94" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="94" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="94" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="94" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="3"/><net_sink comp="262" pin=3"/></net>

<net id="295"><net_src comp="289" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="305"><net_src comp="299" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="327"><net_src comp="90" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="338"><net_src comp="324" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="8"/><net_sink comp="324" pin=0"/></net>

<net id="343"><net_src comp="90" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="354"><net_src comp="340" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="355"><net_src comp="344" pin="8"/><net_sink comp="340" pin=0"/></net>

<net id="359"><net_src comp="120" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="118" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="356" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="356" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="373"><net_src comp="361" pin="8"/><net_sink comp="356" pin=0"/></net>

<net id="395"><net_src comp="90" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="406"><net_src comp="392" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="410"><net_src comp="120" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="118" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="422"><net_src comp="407" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="407" pin="1"/><net_sink comp="412" pin=4"/></net>

<net id="427"><net_src comp="136" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="20" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="22" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="24" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="26" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="166" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="28" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="172" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="160" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="32" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="154" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="148" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="24" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="142" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="26" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="493"><net_src comp="428" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="96" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="190" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="489" pin="2"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="432" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="96" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="514"><net_src comp="184" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="96" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="509" pin=2"/></net>

<net id="520"><net_src comp="36" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="525"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="98" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="40" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="203" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="527" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="531" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="521" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="527" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="517" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="96" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="521" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="98" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="554" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="36" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="96" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="574" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="98" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="90" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="574" pin="2"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="585" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="38" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="549" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="40" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="100" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="102" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="605" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="617"><net_src comp="104" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="622"><net_src comp="106" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="610" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="605" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="623" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="639"><net_src comp="52" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="649"><net_src comp="90" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="72" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="203" pin="2"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="650" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="34" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="662" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="108" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="110" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="658" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="666" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="672" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="658" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="689"><net_src comp="678" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="28" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="686" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="44" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="96" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="46" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="96" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="48" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="728"><net_src comp="720" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="96" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="736"><net_src comp="50" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="54" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="112" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="754"><net_src comp="733" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="747" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="741" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="750" pin="2"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="733" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="768"><net_src comp="756" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="730" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="737" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="96" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="781"><net_src comp="741" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="782"><net_src comp="112" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="783"><net_src comp="770" pin="2"/><net_sink comp="776" pin=2"/></net>

<net id="788"><net_src comp="96" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="112" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="800"><net_src comp="789" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="801"><net_src comp="90" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="802"><net_src comp="784" pin="2"/><net_sink comp="795" pin=2"/></net>

<net id="807"><net_src comp="795" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="52" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="776" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="296" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="776" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="100" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="830"><net_src comp="102" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="821" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="104" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="837"><net_src comp="821" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="112" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="844"><net_src comp="825" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="845"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="846"><net_src comp="821" pin="2"/><net_sink comp="839" pin=2"/></net>

<net id="850"><net_src comp="839" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="861"><net_src comp="102" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="852" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="104" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="868"><net_src comp="852" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="112" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="856" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="864" pin="2"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="852" pin="2"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="870" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="887"><net_src comp="90" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="90" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="897"><net_src comp="223" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="888" pin="2"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="223" pin="5"/><net_sink comp="899" pin=0"/></net>

<net id="911"><net_src comp="904" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="919"><net_src comp="907" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="912" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="921"><net_src comp="915" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="926"><net_src comp="114" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="927"><net_src comp="922" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="934"><net_src comp="116" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="296" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="936"><net_src comp="96" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="937"><net_src comp="104" pin="0"/><net_sink comp="928" pin=3"/></net>

<net id="941"><net_src comp="928" pin="4"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="309" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="938" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="318" pin="4"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="54" pin="0"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="309" pin="4"/><net_sink comp="954" pin=0"/></net>

<net id="959"><net_src comp="50" pin="0"/><net_sink comp="954" pin=1"/></net>

<net id="963"><net_src comp="58" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="118" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="58" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="120" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="58" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="980"><net_src comp="98" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="984"><net_src comp="981" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="988"><net_src comp="62" pin="0"/><net_sink comp="985" pin=0"/></net>

<net id="992"><net_src comp="985" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="999"><net_src comp="203" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1000"><net_src comp="72" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1004"><net_src comp="994" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="32" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="1005" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="108" pin="0"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="110" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="1001" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1026"><net_src comp="1009" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="1015" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1028"><net_src comp="1001" pin="1"/><net_sink comp="1021" pin=2"/></net>

<net id="1032"><net_src comp="1021" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="30" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="1029" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1049"><net_src comp="60" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="64" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1058"><net_src comp="1050" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="112" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1067"><net_src comp="1046" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1074"><net_src comp="1054" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1076"><net_src comp="1046" pin="1"/><net_sink comp="1069" pin=2"/></net>

<net id="1081"><net_src comp="1069" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1043" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1050" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="96" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1094"><net_src comp="1054" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1095"><net_src comp="112" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1096"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=2"/></net>

<net id="1101"><net_src comp="96" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="1097" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="112" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1113"><net_src comp="1102" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1114"><net_src comp="90" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1115"><net_src comp="1097" pin="2"/><net_sink comp="1108" pin=2"/></net>

<net id="1120"><net_src comp="1108" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="62" pin="0"/><net_sink comp="1116" pin=1"/></net>

<net id="1126"><net_src comp="1089" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="286" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="344" pin="8"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="48" pin="0"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="328" pin="8"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="46" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="1089" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="100" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1155"><net_src comp="102" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="1146" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1157"><net_src comp="104" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1162"><net_src comp="1146" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="112" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1169"><net_src comp="1150" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="1146" pin="2"/><net_sink comp="1164" pin=2"/></net>

<net id="1175"><net_src comp="1164" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1186"><net_src comp="102" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1187"><net_src comp="1177" pin="2"/><net_sink comp="1181" pin=1"/></net>

<net id="1188"><net_src comp="104" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1193"><net_src comp="1177" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="112" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1200"><net_src comp="1181" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1201"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1202"><net_src comp="1177" pin="2"/><net_sink comp="1195" pin=2"/></net>

<net id="1206"><net_src comp="1195" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1212"><net_src comp="90" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1217"><net_src comp="90" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1222"><net_src comp="262" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1223"><net_src comp="1213" pin="2"/><net_sink comp="1218" pin=1"/></net>

<net id="1228"><net_src comp="262" pin="5"/><net_sink comp="1224" pin=0"/></net>

<net id="1236"><net_src comp="1229" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1244"><net_src comp="1232" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="1237" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1246"><net_src comp="1240" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="1251"><net_src comp="114" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1252"><net_src comp="1247" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="1259"><net_src comp="116" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1260"><net_src comp="286" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1261"><net_src comp="96" pin="0"/><net_sink comp="1253" pin=2"/></net>

<net id="1262"><net_src comp="104" pin="0"/><net_sink comp="1253" pin=3"/></net>

<net id="1266"><net_src comp="1253" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1271"><net_src comp="377" pin="4"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1263" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1277"><net_src comp="386" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="64" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1283"><net_src comp="377" pin="4"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="60" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1288"><net_src comp="68" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1293"><net_src comp="324" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="340" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1299"><net_src comp="340" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1300"><net_src comp="122" pin="0"/><net_sink comp="1295" pin=1"/></net>

<net id="1305"><net_src comp="1289" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="1295" pin="2"/><net_sink comp="1301" pin=1"/></net>

<net id="1311"><net_src comp="118" pin="0"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="68" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1317"><net_src comp="120" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1318"><net_src comp="68" pin="0"/><net_sink comp="1313" pin=1"/></net>

<net id="1323"><net_src comp="286" pin="1"/><net_sink comp="1319" pin=1"/></net>

<net id="1328"><net_src comp="296" pin="1"/><net_sink comp="1324" pin=1"/></net>

<net id="1333"><net_src comp="396" pin="8"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="44" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1339"><net_src comp="324" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="90" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1345"><net_src comp="356" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="120" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1351"><net_src comp="1335" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="1341" pin="2"/><net_sink comp="1347" pin=1"/></net>

<net id="1357"><net_src comp="396" pin="8"/><net_sink comp="1353" pin=0"/></net>

<net id="1358"><net_src comp="90" pin="0"/><net_sink comp="1353" pin=1"/></net>

<net id="1364"><net_src comp="412" pin="8"/><net_sink comp="1359" pin=0"/></net>

<net id="1365"><net_src comp="124" pin="0"/><net_sink comp="1359" pin=1"/></net>

<net id="1366"><net_src comp="126" pin="0"/><net_sink comp="1359" pin=2"/></net>

<net id="1371"><net_src comp="1347" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1372"><net_src comp="1353" pin="2"/><net_sink comp="1367" pin=1"/></net>

<net id="1378"><net_src comp="1367" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1379"><net_src comp="1359" pin="3"/><net_sink comp="1373" pin=1"/></net>

<net id="1380"><net_src comp="126" pin="0"/><net_sink comp="1373" pin=2"/></net>

<net id="1385"><net_src comp="1335" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1386"><net_src comp="120" pin="0"/><net_sink comp="1381" pin=1"/></net>

<net id="1391"><net_src comp="356" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1392"><net_src comp="1381" pin="2"/><net_sink comp="1387" pin=1"/></net>

<net id="1398"><net_src comp="1387" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="128" pin="0"/><net_sink comp="1393" pin=1"/></net>

<net id="1400"><net_src comp="1373" pin="3"/><net_sink comp="1393" pin=2"/></net>

<net id="1405"><net_src comp="396" pin="8"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="130" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1411"><net_src comp="1401" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1416"><net_src comp="1393" pin="3"/><net_sink comp="1412" pin=0"/></net>

<net id="1417"><net_src comp="132" pin="0"/><net_sink comp="1412" pin=1"/></net>

<net id="1423"><net_src comp="1407" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1424"><net_src comp="90" pin="0"/><net_sink comp="1418" pin=1"/></net>

<net id="1430"><net_src comp="1407" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1431"><net_src comp="1412" pin="2"/><net_sink comp="1425" pin=1"/></net>

<net id="1432"><net_src comp="1393" pin="3"/><net_sink comp="1425" pin=2"/></net>

<net id="1437"><net_src comp="324" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1438"><net_src comp="396" pin="8"/><net_sink comp="1433" pin=1"/></net>

<net id="1443"><net_src comp="396" pin="8"/><net_sink comp="1439" pin=0"/></net>

<net id="1444"><net_src comp="122" pin="0"/><net_sink comp="1439" pin=1"/></net>

<net id="1449"><net_src comp="1418" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1450"><net_src comp="20" pin="0"/><net_sink comp="1445" pin=1"/></net>

<net id="1455"><net_src comp="1439" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1460"><net_src comp="1451" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1461"><net_src comp="1433" pin="2"/><net_sink comp="1456" pin=1"/></net>

<net id="1466"><net_src comp="1425" pin="3"/><net_sink comp="1462" pin=0"/></net>

<net id="1467"><net_src comp="134" pin="0"/><net_sink comp="1462" pin=1"/></net>

<net id="1473"><net_src comp="1456" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1474"><net_src comp="90" pin="0"/><net_sink comp="1468" pin=1"/></net>

<net id="1480"><net_src comp="1456" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1481"><net_src comp="1462" pin="2"/><net_sink comp="1475" pin=1"/></net>

<net id="1482"><net_src comp="1425" pin="3"/><net_sink comp="1475" pin=2"/></net>

<net id="1486"><net_src comp="1475" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1491"><net_src comp="1468" pin="3"/><net_sink comp="1487" pin=0"/></net>

<net id="1492"><net_src comp="22" pin="0"/><net_sink comp="1487" pin=1"/></net>

<net id="1496"><net_src comp="136" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1501"><net_src comp="142" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1506"><net_src comp="148" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1514"><net_src comp="424" pin="1"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1519"><net_src comp="436" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1524"><net_src comp="440" pin="1"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1529"><net_src comp="480" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="1534"><net_src comp="196" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1539"><net_src comp="495" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1541"><net_src comp="1536" pin="1"/><net_sink comp="1418" pin=2"/></net>

<net id="1545"><net_src comp="509" pin="3"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="1468" pin=2"/></net>

<net id="1551"><net_src comp="560" pin="3"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1557"><net_src comp="585" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1560"><net_src comp="1554" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1564"><net_src comp="208" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1569"><net_src comp="636" pin="1"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1574"><net_src comp="216" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1579"><net_src comp="694" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1581"><net_src comp="1576" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1585"><net_src comp="223" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1590"><net_src comp="704" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="396" pin=4"/></net>

<net id="1593"><net_src comp="1587" pin="1"/><net_sink comp="396" pin=6"/></net>

<net id="1597"><net_src comp="714" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="1600"><net_src comp="1594" pin="1"/><net_sink comp="328" pin=6"/></net>

<net id="1604"><net_src comp="724" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1607"><net_src comp="1601" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="1611"><net_src comp="764" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1613"><net_src comp="1608" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1617"><net_src comp="776" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="1619"><net_src comp="1614" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1620"><net_src comp="1614" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1621"><net_src comp="1614" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1625"><net_src comp="795" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1627"><net_src comp="1622" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1631"><net_src comp="809" pin="2"/><net_sink comp="1628" pin=0"/></net>

<net id="1635"><net_src comp="815" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1637"><net_src comp="1632" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1641"><net_src comp="228" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1646"><net_src comp="236" pin="3"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="223" pin=3"/></net>

<net id="1651"><net_src comp="883" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1656"><net_src comp="893" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1661"><net_src comp="899" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1669"><net_src comp="960" pin="1"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1671"><net_src comp="1666" pin="1"/><net_sink comp="361" pin=6"/></net>

<net id="1675"><net_src comp="976" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1680"><net_src comp="247" pin="3"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1685"><net_src comp="985" pin="1"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1690"><net_src comp="255" pin="3"/><net_sink comp="1687" pin=0"/></net>

<net id="1691"><net_src comp="1687" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1695"><net_src comp="1037" pin="2"/><net_sink comp="1692" pin=0"/></net>

<net id="1696"><net_src comp="1692" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1697"><net_src comp="1692" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1701"><net_src comp="262" pin="2"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1706"><net_src comp="1077" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1708"><net_src comp="1703" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1712"><net_src comp="1089" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1714"><net_src comp="1709" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1715"><net_src comp="1709" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1716"><net_src comp="1709" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="1720"><net_src comp="1108" pin="3"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1722"><net_src comp="1717" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1726"><net_src comp="1122" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1730"><net_src comp="1140" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1732"><net_src comp="1727" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1736"><net_src comp="267" pin="3"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1741"><net_src comp="275" pin="3"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="1746"><net_src comp="1208" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1751"><net_src comp="1218" pin="2"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1756"><net_src comp="1224" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1764"><net_src comp="1285" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1766"><net_src comp="1761" pin="1"/><net_sink comp="412" pin=6"/></net>

<net id="1773"><net_src comp="1319" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1407" pin=1"/></net>

<net id="1778"><net_src comp="1324" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1451" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AstimDelay | {14 }
	Port: VstimDelay | {14 }
	Port: ACaptureThresh | {1 }
	Port: VCaptureThresh | {1 }
	Port: v_thresh | {1 }
	Port: a_thresh | {1 }
	Port: aflip | {1 }
	Port: vflip | {1 }
	Port: recentdatapoints_len | {2 }
	Port: recentdatapoints_head_i | {2 }
	Port: recentdatapoints_sum | {2 }
	Port: recentdatapoints_data | {2 }
	Port: AbeatDelay | {14 }
	Port: VbeatDelay | {10 }
	Port: VbeatFallDelay | {10 }
	Port: recentVBools_sum | {8 }
	Port: recentVBools_head_i | {5 }
	Port: recentVBools_len | {8 }
	Port: recentVBools_data | {5 }
	Port: last_sample_is_V_V | {8 }
	Port: recentABools_sum | {13 }
	Port: recentABools_head_i | {10 }
	Port: recentABools_len | {13 }
	Port: recentABools_data | {10 }
	Port: last_sample_is_A_V | {13 }
 - Input state : 
	Port: ratDecision : reset_A_V | {1 }
	Port: ratDecision : reset_V_V | {1 }
	Port: ratDecision : reset_params_V | {1 }
	Port: ratDecision : athresh | {1 }
	Port: ratDecision : vthresh | {1 }
	Port: ratDecision : a_flip | {1 }
	Port: ratDecision : v_flip | {1 }
	Port: ratDecision : a_length | {1 }
	Port: ratDecision : v_length | {1 }
	Port: ratDecision : data | {1 }
	Port: ratDecision : AstimDelay | {1 }
	Port: ratDecision : VstimDelay | {1 }
	Port: ratDecision : ACaptureThresh | {1 }
	Port: ratDecision : VCaptureThresh | {1 }
	Port: ratDecision : v_thresh | {4 }
	Port: ratDecision : a_thresh | {9 }
	Port: ratDecision : aflip | {9 }
	Port: ratDecision : vflip | {4 }
	Port: ratDecision : recentdatapoints_len | {2 }
	Port: ratDecision : recentdatapoints_head_i | {1 }
	Port: ratDecision : recentdatapoints_sum | {2 }
	Port: ratDecision : recentdatapoints_data | {1 2 3 4 8 9 }
	Port: ratDecision : AbeatDelay | {5 }
	Port: ratDecision : VbeatDelay | {5 }
	Port: ratDecision : VbeatFallDelay | {5 }
	Port: ratDecision : recentVBools_sum | {5 }
	Port: ratDecision : recentVBools_head_i | {3 }
	Port: ratDecision : recentVBools_len | {5 }
	Port: ratDecision : recentVBools_data | {3 4 6 7 }
	Port: ratDecision : last_sample_is_V_V | {8 }
	Port: ratDecision : recentABools_sum | {10 }
	Port: ratDecision : recentABools_head_i | {8 }
	Port: ratDecision : recentABools_len | {10 }
	Port: ratDecision : recentABools_data | {8 9 11 12 }
	Port: ratDecision : last_sample_is_A_V | {13 }
  - Chain level:
	State 1
		tmp_i_4 : 1
		recentdatapoints_data_addr : 2
		recentdatapoints_data_load : 3
		AstimDelay_load_op : 1
		tmp_6 : 2
		VstimDelay_load_op : 1
		tmp_7 : 2
	State 2
		tmp_i : 1
		extLd : 1
		tmp_35_i : 2
		recentdatapoints_sum_loc_i : 3
		tmp_37_i : 4
		recentdatapoints_len_load_op : 1
		tmp_38_i : 2
		stg_82 : 3
		tmp_40_i : 1
		p_tmp_i : 2
		stg_86 : 3
		stg_87 : 5
	State 3
		tmp : 1
		p_i : 2
		tmp_41_i : 3
		recentdatapoints_data_addr_1 : 4
		recentdatapoints_data_load_1 : 5
		tmp_i2_5 : 1
		recentVBools_data_addr : 2
		recentVBools_data_load : 3
	State 4
		datapointV : 1
		datapointV_cast : 2
		tmp_9 : 1
		datapointV_1 : 3
		p_s : 4
		p_cast : 5
		tmp_s : 6
	State 5
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_i2 : 1
		tmp_29_i : 1
		CircularBuffer_int_60_sum_i : 2
		CircularBuffer_sum_read_assign : 3
		CircularBuffer_len_read_assign : 1
		CircularBuffer_len_read_assign_1 : 2
		tmp_34_i : 1
		CircularBuffer_head_i_read_ass : 2
		stg_131 : 3
		tmp_8 : 3
		stg_133 : 4
		CircularBuffer_len_write_assig : 3
	State 6
		tmp_26 : 1
		i_3 : 1
		i_4 : 2
		tmp_28_i_i : 3
		recentVBools_data_addr_1 : 4
		recentVBools_data_load_1 : 5
		tmp_27 : 1
		i_6 : 1
		i_7 : 2
		tmp_28_i_i9 : 3
		recentVBools_data_addr_2 : 4
		recentVBools_data_load_2 : 5
	State 7
		toReturn_5 : 1
		toReturn_6 : 1
	State 8
		CircularBuffer_sum_write_assig : 1
		CircularBuffer_sum_write_assig_1 : 2
		sum : 3
		recentVBools_len_new : 1
		tmp_2 : 1
		tmp_10 : 4
		stg_166 : 2
		stg_167 : 4
		stg_169 : 5
		stg_170 : 1
		stg_173 : 1
		recentdatapoints_data_addr_2 : 1
		recentdatapoints_data_load_2 : 2
		tmp_i4_7 : 1
		recentABools_data_addr : 2
		recentABools_data_load : 3
	State 9
		datapointA : 1
		datapointA_cast : 2
		tmp_11 : 1
		datapointA_1 : 3
		p_1 : 4
		p_1_cast : 5
		tmp_12 : 6
	State 10
		tmp_i4 : 1
		tmp_29_i1 : 1
		CircularBuffer_int_60_sum_i1 : 2
		CircularBuffer_sum_read_assign_1 : 3
		CircularBuffer_len_read_assign_2 : 1
		CircularBuffer_len_read_assign_3 : 2
		tmp_34_i1 : 1
		CircularBuffer_head_i_read_ass_1 : 2
		stg_212 : 3
		tmp_13 : 3
		stg_214 : 1
		stg_215 : 1
		stg_216 : 4
		CircularBuffer_len_write_assig_2 : 3
	State 11
		tmp_28 : 1
		i_9 : 1
		i_10 : 2
		tmp_28_i_i1 : 3
		recentABools_data_addr_1 : 4
		recentABools_data_load_1 : 5
		tmp_29 : 1
		i_12 : 1
		i_13 : 2
		tmp_28_i_i2 : 3
		recentABools_data_addr_2 : 4
		recentABools_data_load_2 : 5
	State 12
		toReturn_7 : 1
		toReturn_8 : 1
	State 13
		CircularBuffer_sum_write_assig_2 : 1
		CircularBuffer_sum_write_assig_3 : 2
		sum_1 : 3
		recentABools_len_new : 1
		tmp_15 : 1
		tmp_16 : 4
		stg_249 : 2
		stg_250 : 4
		stg_252 : 5
		or_cond : 1
		stg_256 : 1
		stg_257 : 1
		stg_260 : 1
	State 14
		stg_267 : 1
		tmp_20 : 1
		p_2 : 1
		tmp_21_not_not : 1
		sel_tmp2 : 1
		toReturn_1 : 1
		tmp_21 : 1
		or_cond1 : 2
		toReturn : 2
		AstimDelay_new : 2
		toReturn_2 : 2
		tmp_23 : 1
		tmp_24 : 1
		stg_285 : 3
		tmp1 : 2
		or_cond3 : 2
		toReturn_4 : 3
		VstimDelay_new : 2
		toReturn_3 : 3
		toReturn_3_cast : 4
		stg_292 : 3
		stg_293 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |         AstimDelay_load_op_fu_489        |    0    |    32   |
|          |         VstimDelay_load_op_fu_503        |    0    |    32   |
|          |              tmp_37_i_fu_549             |    0    |    32   |
|          |    recentdatapoints_len_load_op_fu_554   |    0    |    32   |
|          |              tmp_39_i_fu_574             |    0    |    32   |
|          |                 i_fu_605                 |    0    |    32   |
|          |                i_1_fu_618                |    0    |    32   |
|          |               tmp_3_fu_704               |    0    |    32   |
|          |               tmp_4_fu_714               |    0    |    32   |
|          |               tmp_5_fu_724               |    0    |    32   |
|          |   CircularBuffer_sum_read_assign_fu_764  |    0    |    32   |
|    add   |   CircularBuffer_len_read_assign_fu_770  |    0    |    32   |
|          |              tmp_33_i_fu_784             |    0    |    32   |
|          |   CircularBuffer_len_write_assig_fu_815  |    0    |    32   |
|          |                i_3_fu_833                |    0    |    32   |
|          |                i_6_fu_864                |    0    |    32   |
|          |  CircularBuffer_len_write_assig_1_fu_922 |    0    |    32   |
|          | CircularBuffer_sum_read_assign_1_fu_1077 |    0    |    32   |
|          | CircularBuffer_len_read_assign_2_fu_1083 |    0    |    32   |
|          |             tmp_33_i1_fu_1097            |    0    |    32   |
|          | CircularBuffer_len_write_assig_2_fu_1140 |    0    |    32   |
|          |                i_9_fu_1158               |    0    |    32   |
|          |               i_12_fu_1189               |    0    |    32   |
|          | CircularBuffer_len_write_assig_3_fu_1247 |    0    |    32   |
|----------|------------------------------------------|---------|---------|
|          |               tmp_6_fu_495               |    0    |    32   |
|          |               tmp_7_fu_509               |    0    |    32   |
|          |     recentdatapoints_sum_loc_i_fu_541    |    0    |    32   |
|          |              tmp_38_i_fu_560             |    0    |    32   |
|          |              p_tmp_i_fu_585              |    0    |    32   |
|          |                p_i_fu_623                |    0    |    32   |
|          |             datapointV_fu_650            |    0    |    16   |
|          |                p_s_fu_678                |    0    |    17   |
|          |    CircularBuffer_int_60_sum_i_fu_756    |    0    |    32   |
|          |  CircularBuffer_len_read_assign_1_fu_776 |    0    |    32   |
|          |   CircularBuffer_head_i_read_ass_fu_795  |    0    |    32   |
|          |                i_4_fu_839                |    0    |    32   |
|          |                i_7_fu_870                |    0    |    32   |
|  select  |             datapointA_fu_994            |    0    |    16   |
|          |                p_1_fu_1021               |    0    |    17   |
|          |   CircularBuffer_int_60_sum_i1_fu_1069   |    0    |    32   |
|          | CircularBuffer_len_read_assign_3_fu_1089 |    0    |    32   |
|          | CircularBuffer_head_i_read_ass_1_fu_1108 |    0    |    32   |
|          |               i_10_fu_1164               |    0    |    32   |
|          |               i_13_fu_1195               |    0    |    32   |
|          |                p_2_fu_1359               |    0    |    13   |
|          |             sel_tmp1_fu_1373             |    0    |    13   |
|          |            toReturn_1_fu_1393            |    0    |    13   |
|          |          AstimDelay_new_fu_1418          |    0    |    32   |
|          |            toReturn_2_fu_1425            |    0    |    13   |
|          |          VstimDelay_new_fu_1468          |    0    |    32   |
|          |            toReturn_3_fu_1475            |    0    |    13   |
|----------|------------------------------------------|---------|---------|
|          |              tmp_35_i_fu_535             |    0    |    32   |
|          |            datapointV_1_fu_672           |    0    |    16   |
|          |              tmp_29_i_fu_750             |    0    |    32   |
|          |                i_2_fu_821                |    0    |    32   |
|          |                i_5_fu_852                |    0    |    32   |
|          |   CircularBuffer_sum_write_assig_fu_907  |    0    |    16   |
|    sub   |  CircularBuffer_sum_write_assig_1_fu_915 |    0    |    16   |
|          |           datapointA_1_fu_1015           |    0    |    16   |
|          |             tmp_29_i1_fu_1063            |    0    |    32   |
|          |                i_8_fu_1146               |    0    |    32   |
|          |               i_11_fu_1177               |    0    |    32   |
|          | CircularBuffer_sum_write_assig_2_fu_1232 |    0    |    16   |
|          | CircularBuffer_sum_write_assig_3_fu_1240 |    0    |    16   |
|----------|------------------------------------------|---------|---------|
|          |               tmp_i_fu_521               |    0    |    11   |
|          |              tmp_40_i_fu_579             |    0    |    11   |
|          |               tmp_i1_fu_645              |    0    |    11   |
|          |               tmp_9_fu_666               |    0    |    3    |
|          |               tmp_s_fu_694               |    0    |    11   |
|          |               tmp_i2_fu_741              |    0    |    11   |
|          |              tmp_34_i_fu_789             |    0    |    11   |
|          |               tmp_8_fu_809               |    0    |    11   |
|          |            not_tmp_i_i4_fu_883           |    0    |    11   |
|          |            not_tmp_i_i_fu_888            |    0    |    11   |
|          |               tmp_10_fu_942              |    0    |    11   |
|          |               tmp_i3_fu_976              |    0    |    11   |
|          |              tmp_11_fu_1009              |    0    |    3    |
|          |              tmp_12_fu_1037              |    0    |    11   |
|   icmp   |              tmp_i4_fu_1054              |    0    |    11   |
|          |             tmp_34_i1_fu_1102            |    0    |    11   |
|          |              tmp_13_fu_1122              |    0    |    11   |
|          |           not_tmp_i_i2_fu_1208           |    0    |    11   |
|          |           not_tmp_i_i1_fu_1213           |    0    |    11   |
|          |              tmp_16_fu_1267              |    0    |    11   |
|          |              tmp_17_fu_1289              |    0    |    11   |
|          |              tmp_18_fu_1295              |    0    |    11   |
|          |              tmp_22_fu_1319              |    0    |    11   |
|          |              tmp_25_fu_1324              |    0    |    11   |
|          |            tmp_21_not_fu_1335            |    0    |    11   |
|          |              tmp_20_fu_1353              |    0    |    11   |
|          |              tmp_21_fu_1401              |    0    |    11   |
|          |              tmp_23_fu_1433              |    0    |    11   |
|          |              tmp_24_fu_1439              |    0    |    11   |
|----------|------------------------------------------|---------|---------|
|          |             toReturn_5_fu_893            |    0    |    1    |
|          |             toReturn_6_fu_899            |    0    |    1    |
|          |            toReturn_7_fu_1218            |    0    |    1    |
|          |            toReturn_8_fu_1224            |    0    |    1    |
|    and   |              or_cond_fu_1301             |    0    |    1    |
|          |              sel_tmp_fu_1367             |    0    |    1    |
|          |             sel_tmp2_fu_1387             |    0    |    1    |
|          |             or_cond1_fu_1407             |    0    |    1    |
|          |               tmp1_fu_1451               |    0    |    1    |
|          |             or_cond3_fu_1456             |    0    |    1    |
|----------|------------------------------------------|---------|---------|
|    xor   |   last_sample_is_V_V_loc_2_not_fu_1341   |    0    |    1    |
|          |          tmp_21_not_not_fu_1381          |    0    |    1    |
|----------|------------------------------------------|---------|---------|
|          |              brmerge_fu_1347             |    0    |    1    |
|    or    |             toReturn_fu_1412             |    0    |    0    |
|          |            toReturn_4_fu_1462            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |           data_read_read_fu_136          |    0    |    0    |
|          |         v_length_read_read_fu_142        |    0    |    0    |
|          |         a_length_read_read_fu_148        |    0    |    0    |
|          |          v_flip_read_read_fu_154         |    0    |    0    |
|   read   |          a_flip_read_read_fu_160         |    0    |    0    |
|          |         vthresh_read_read_fu_166         |    0    |    0    |
|          |         athresh_read_read_fu_172         |    0    |    0    |
|          |      reset_params_V_read_read_fu_178     |    0    |    0    |
|          |        reset_V_V_read_read_fu_184        |    0    |    0    |
|          |        reset_A_V_read_read_fu_190        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |             val_assign_fu_424            |    0    |    0    |
|          |              tmp_i_4_fu_484              |    0    |    0    |
|          |               extLd_fu_531               |    0    |    0    |
|          |              tmp_41_i_fu_631             |    0    |    0    |
|          |              tmp_i2_5_fu_640             |    0    |    0    |
|          |          datapointV_cast_fu_658          |    0    |    0    |
|          |               p_cast_fu_686              |    0    |    0    |
|          |             tmp_28_i_i_fu_847            |    0    |    0    |
|   sext   |            tmp_28_i_i9_fu_878            |    0    |    0    |
|          |               tmp_2_fu_938               |    0    |    0    |
|          |              tmp_i3_6_fu_981             |    0    |    0    |
|          |              tmp_i4_7_fu_989             |    0    |    0    |
|          |          datapointA_cast_fu_1001         |    0    |    0    |
|          |             p_1_cast_fu_1029             |    0    |    0    |
|          |            tmp_28_i_i1_fu_1172           |    0    |    0    |
|          |            tmp_28_i_i2_fu_1203           |    0    |    0    |
|          |              tmp_15_fu_1263              |    0    |    0    |
|          |          toReturn_3_cast_fu_1483         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                tmp_fu_610                |    0    |    0    |
|          |               tmp_26_fu_825              |    0    |    0    |
| bitselect|               tmp_27_fu_856              |    0    |    0    |
|          |              tmp_28_fu_1150              |    0    |    0    |
|          |              tmp_29_fu_1181              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            val_assign_1_fu_730           |    0    |    0    |
|          |               extLd1_fu_747              |    0    |    0    |
|          |          toReturn_i_cast_fu_904          |    0    |    0    |
|   zext   |         toReturn_i12_cast_fu_912         |    0    |    0    |
|          |           val_assign_2_fu_1043           |    0    |    0    |
|          |              extLd2_fu_1060              |    0    |    0    |
|          |         toReturn_i25_cast_fu_1229        |    0    |    0    |
|          |         toReturn_i38_cast_fu_1237        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|               tmp_1_fu_928               |    0    |    0    |
|          |              tmp_14_fu_1253              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   2111  |
|----------|------------------------------------------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  recentABools_data  |    0   |    2   |    1   |
|  recentVBools_data  |    0   |    2   |    1   |
|recentdatapoints_data|    0   |   32   |    2   |
+---------------------+--------+--------+--------+
|        Total        |    0   |   36   |    4   |
+---------------------+--------+--------+--------+

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|       ACaptureThresh_load_reg_1516      |   32   |
|        ACaptureThresh_loc_reg_286       |   32   |
|          AbeatDelay_new_reg_392         |   32   |
|CircularBuffer_head_i_read_ass_1_reg_1717|   32   |
| CircularBuffer_head_i_read_ass_reg_1622 |   32   |
|CircularBuffer_len_read_assign_1_reg_1614|   32   |
|CircularBuffer_len_read_assign_3_reg_1709|   32   |
|CircularBuffer_len_write_assig_2_reg_1727|   32   |
| CircularBuffer_len_write_assig_reg_1632 |   32   |
|CircularBuffer_sum_read_assign_1_reg_1703|   32   |
| CircularBuffer_sum_read_assign_reg_1608 |   32   |
|       VCaptureThresh_load_reg_1521      |   32   |
|        VCaptureThresh_loc_reg_296       |   32   |
|         VbeatDelay_new_1_reg_324        |   32   |
|       VbeatFallDelay_new_1_reg_340      |   32   |
|          a_length_read_reg_1503         |   32   |
|            data_read_reg_1493           |   16   |
|     last_sample_is_A_V_load_reg_1761    |    1   |
|     last_sample_is_V_V_load_reg_1666    |    1   |
|     last_sample_is_V_V_loc_2_reg_356    |    1   |
|          not_tmp_i_i2_reg_1743          |    1   |
|          not_tmp_i_i4_reg_1648          |    1   |
|             p_tmp_i_reg_1554            |   32   |
|    recentABools_data_addr_1_reg_1733    |    6   |
|    recentABools_data_addr_2_reg_1738    |    6   |
|     recentABools_data_addr_reg_1687     |    6   |
|     recentABools_data_load_reg_1698     |    1   |
|    recentABools_head_i_load_reg_1682    |   32   |
|       recentABools_len_new_reg_383      |   32   |
|    recentVBools_data_addr_1_reg_1638    |    6   |
|    recentVBools_data_addr_2_reg_1643    |    6   |
|     recentVBools_data_addr_reg_1571     |    6   |
|     recentVBools_data_load_reg_1582     |    1   |
|    recentVBools_head_i_load_reg_1566    |   32   |
|       recentVBools_len_new_reg_315      |   32   |
|  recentdatapoints_data_addr_1_reg_1561  |    3   |
|  recentdatapoints_data_addr_2_reg_1677  |    3   |
|   recentdatapoints_data_addr_reg_1531   |    3   |
|  recentdatapoints_head_i_load_reg_1526  |   32   |
|              sum_1_reg_374              |   32   |
|               sum_reg_306               |   32   |
|             tmp_12_reg_1692             |    1   |
|             tmp_13_reg_1723             |    1   |
|              tmp_19_reg_407             |    1   |
|             tmp_22_reg_1770             |    1   |
|             tmp_25_reg_1775             |    1   |
|            tmp_38_i_reg_1548            |   32   |
|              tmp_3_reg_1587             |   32   |
|              tmp_4_reg_1594             |   32   |
|              tmp_5_reg_1601             |   32   |
|              tmp_6_reg_1536             |   32   |
|              tmp_7_reg_1542             |   32   |
|              tmp_8_reg_1628             |    1   |
|             tmp_i3_reg_1672             |    1   |
|              tmp_s_reg_1576             |    1   |
|           toReturn_5_reg_1653           |    1   |
|           toReturn_6_reg_1658           |    1   |
|           toReturn_7_reg_1748           |    1   |
|           toReturn_8_reg_1753           |    1   |
|          v_length_read_reg_1498         |   32   |
|           val_assign_reg_1511           |   32   |
+-----------------------------------------+--------+
|                  Total                  |  1104  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_203        |  p0  |   6  |   3  |   18   ||    3    |
|         grp_access_fu_223        |  p0  |   4  |   6  |   24   ||    6    |
|         grp_access_fu_223        |  p3  |   2  |   6  |   12   ||    6    |
|         grp_access_fu_262        |  p0  |   4  |   6  |   24   ||    6    |
|         grp_access_fu_262        |  p3  |   2  |   6  |   12   ||    6    |
|     VbeatDelay_new_1_reg_324     |  p0  |   2  |  32  |   64   ||    32   |
|   VbeatFallDelay_new_1_reg_340   |  p0  |   2  |  32  |   64   ||    32   |
| last_sample_is_V_V_loc_2_reg_356 |  p0  |   3  |   1  |    3   ||    1    |
|          tmp_19_reg_407          |  p0  |   2  |   1  |    2   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   223  ||  14.507 ||    92   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  2111  |
|   Memory  |    0   |    -   |   36   |    4   |
|Multiplexer|    -   |   14   |    -   |   92   |
|  Register |    -   |    -   |  1104  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |  1140  |  2207  |
+-----------+--------+--------+--------+--------+
