/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_5z = ~(in_data[114] | celloutsig_1_1z);
  assign celloutsig_1_13z = ~(in_data[116] ^ celloutsig_1_7z[2]);
  assign celloutsig_1_17z = ~(celloutsig_1_10z ^ celloutsig_1_9z);
  reg [11:0] _06_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _06_ <= 12'h000;
    else _06_ <= { in_data[52:42], celloutsig_0_1z };
  assign { _01_[11:5], _00_, _01_[3:0] } = _06_;
  assign celloutsig_0_0z = in_data[28:15] < in_data[87:74];
  assign celloutsig_0_9z = celloutsig_0_5z[12:9] < { _00_, _01_[3:2], celloutsig_0_8z };
  assign celloutsig_1_4z = celloutsig_1_3z[11:4] < { celloutsig_1_3z[18:12], celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[137:127], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z } < { in_data[126:116], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_14z = in_data[135:116] < { in_data[105], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_7z[3:1], celloutsig_1_1z } < { in_data[174:172], celloutsig_1_11z };
  assign celloutsig_1_19z = { celloutsig_1_7z[1], celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_14z } < { in_data[119:103], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_1_0z = in_data[109] & ~(in_data[138]);
  assign celloutsig_1_9z = celloutsig_1_0z & ~(celloutsig_1_5z);
  assign celloutsig_1_12z = celloutsig_1_7z[4] & ~(celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_3z[8:0] % { 1'h1, celloutsig_1_3z[15:10], celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_0_5z = - { in_data[45:38], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_7z = - celloutsig_1_3z[16:10];
  assign celloutsig_1_3z = in_data[168:148] | in_data[127:107];
  assign celloutsig_0_3z = celloutsig_0_0z & celloutsig_0_1z;
  assign celloutsig_0_4z = in_data[12] & celloutsig_0_0z;
  assign celloutsig_0_7z = celloutsig_0_0z & _01_[2];
  assign celloutsig_0_11z = celloutsig_0_9z & celloutsig_0_4z;
  assign celloutsig_0_12z = celloutsig_0_3z & celloutsig_0_5z[6];
  assign celloutsig_0_1z = in_data[42] & in_data[62];
  assign celloutsig_1_1z = in_data[185] & in_data[152];
  assign celloutsig_1_8z = celloutsig_1_1z & celloutsig_1_5z;
  assign celloutsig_1_10z = in_data[182] & celloutsig_1_9z;
  assign celloutsig_1_11z = celloutsig_1_6z & celloutsig_1_7z[3];
  assign celloutsig_0_8z = ~^ { in_data[40:36], celloutsig_0_7z, celloutsig_0_5z, _01_[11:5], _00_, _01_[3:0] };
  assign _01_[4] = _00_;
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
