--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_main.twx brainwars_main.ncd -o
brainwars_main.twr brainwars_main.pcf -ucf brainwars_main.ucf

Design file:              brainwars_main.ncd
Physical constraint file: brainwars_main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    4.218(R)|      SLOW  |   -1.808(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
rst_n_in    |    4.386(R)|      SLOW  |   -1.833(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
audio_bck   |         7.147(R)|      SLOW  |         3.727(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         8.101(R)|      SLOW  |         4.036(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         7.187(R)|      SLOW  |         3.782(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
control<0>  |         7.911(R)|      SLOW  |         4.203(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
control<1>  |         8.319(R)|      SLOW  |         4.398(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<0>  |        10.811(R)|      SLOW  |         4.898(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<1>  |        11.037(R)|      SLOW  |         4.899(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<2>  |        10.986(R)|      SLOW  |         4.780(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<3>  |         9.964(R)|      SLOW  |         4.433(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<4>  |        11.407(R)|      SLOW  |         5.230(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<5>  |        11.095(R)|      SLOW  |         5.204(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<6>  |        10.580(R)|      SLOW  |         4.899(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<7>  |        11.117(R)|      SLOW  |         4.787(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<8>  |        10.919(R)|      SLOW  |         5.274(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<9>  |        10.640(R)|      SLOW  |         5.187(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<10> |        10.416(R)|      SLOW  |         4.722(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<11> |        10.070(R)|      SLOW  |         4.727(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<12> |        10.522(R)|      SLOW  |         4.835(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<13> |        10.505(R)|      SLOW  |         4.682(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<14> |        11.180(R)|      SLOW  |         5.100(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.662|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
rst_n          |rst_n_out      |    9.101|
---------------+---------------+---------+


Analysis completed Mon Jun 15 20:57:39 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



