#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12460d230 .scope module, "testbench" "testbench" 2 64;
 .timescale 0 0;
v0x124629600_0 .var "T", 0 0;
v0x1246296e0_0 .net "bNQ", 0 0, v0x124629220_0;  1 drivers
v0x124629770_0 .net "bQ", 0 0, v0x1246292d0_0;  1 drivers
v0x124629820_0 .var "clk", 0 0;
v0x1246298f0_0 .var "clr", 0 0;
v0x124629a00_0 .net "gNQ", 0 0, L_0x12462a6d0;  1 drivers
v0x124629ad0_0 .net "gQ", 0 0, L_0x12462a8a0;  1 drivers
v0x124629ba0_0 .var/i "i", 31 0;
S_0x12460d3a0 .scope module, "t_flip" "struct_T_FF" 2 71, 2 19 0, S_0x12460d230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "NQ";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "T";
    .port_info 4 /INPUT 1 "clr";
L_0x124629c30/d .functor NOT 1, v0x124629820_0, C4<0>, C4<0>, C4<0>;
L_0x124629c30 .delay 1 (1,1,1) L_0x124629c30/d;
L_0x124629ce0/d .functor AND 1, L_0x12462a6d0, v0x124629600_0, L_0x124629c30, C4<1>;
L_0x124629ce0 .delay 1 (1,1,1) L_0x124629ce0/d;
L_0x124629e60/d .functor AND 1, L_0x12462a8a0, v0x124629600_0, L_0x124629c30, C4<1>;
L_0x124629e60 .delay 1 (1,1,1) L_0x124629e60/d;
L_0x124629fa0/d .functor OR 1, L_0x124629e60, v0x1246298f0_0, C4<0>, C4<0>;
L_0x124629fa0 .delay 1 (1,1,1) L_0x124629fa0/d;
L_0x12462a3e0/d .functor AND 1, L_0x12462a2a0, v0x124629820_0, C4<1>, C4<1>;
L_0x12462a3e0 .delay 1 (1,1,1) L_0x12462a3e0/d;
L_0x12462a5e0/d .functor AND 1, L_0x12462a120, v0x124629820_0, C4<1>, C4<1>;
L_0x12462a5e0 .delay 1 (1,1,1) L_0x12462a5e0/d;
v0x124628680_0 .net "NQ", 0 0, L_0x12462a6d0;  alias, 1 drivers
v0x124628720_0 .net "Q", 0 0, L_0x12462a8a0;  alias, 1 drivers
v0x1246287d0_0 .net "T", 0 0, v0x124629600_0;  1 drivers
v0x124628880_0 .net "clk", 0 0, v0x124629820_0;  1 drivers
v0x124628910_0 .net "clr", 0 0, v0x1246298f0_0;  1 drivers
v0x1246289e0_0 .net "wMr", 0 0, L_0x124629e60;  1 drivers
v0x124628a80_0 .net "wMs", 0 0, L_0x124629ce0;  1 drivers
v0x124628b10_0 .net "wNP", 0 0, L_0x12462a120;  1 drivers
v0x124628bc0_0 .net "wNclk", 0 0, L_0x124629c30;  1 drivers
v0x124628cd0_0 .net "wORclr", 0 0, L_0x124629fa0;  1 drivers
v0x124628d80_0 .net "wP", 0 0, L_0x12462a2a0;  1 drivers
v0x124628e10_0 .net "wSr", 0 0, L_0x12462a5e0;  1 drivers
v0x124628ea0_0 .net "wSs", 0 0, L_0x12462a3e0;  1 drivers
S_0x124608700 .scope module, "masterSR" "SR_Latch" 2 35, 2 7 0, S_0x12460d3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "NQ";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "R";
L_0x12462a120/d .functor NOR 1, L_0x124629ce0, L_0x12462a2a0, C4<0>, C4<0>;
L_0x12462a120 .delay 1 (1,1,1) L_0x12462a120/d;
L_0x12462a2a0/d .functor NOR 1, L_0x124629fa0, L_0x12462a120, C4<0>, C4<0>;
L_0x12462a2a0 .delay 1 (1,1,1) L_0x12462a2a0/d;
v0x124609270_0 .net "NQ", 0 0, L_0x12462a120;  alias, 1 drivers
v0x124627f10_0 .net "Q", 0 0, L_0x12462a2a0;  alias, 1 drivers
v0x124627fb0_0 .net "R", 0 0, L_0x124629fa0;  alias, 1 drivers
v0x124628060_0 .net "S", 0 0, L_0x124629ce0;  alias, 1 drivers
S_0x124628160 .scope module, "slaveSR" "SR_Latch" 2 40, 2 7 0, S_0x12460d3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "NQ";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "R";
L_0x12462a6d0/d .functor NOR 1, L_0x12462a3e0, L_0x12462a8a0, C4<0>, C4<0>;
L_0x12462a6d0 .delay 1 (1,1,1) L_0x12462a6d0/d;
L_0x12462a8a0/d .functor NOR 1, L_0x12462a5e0, L_0x12462a6d0, C4<0>, C4<0>;
L_0x12462a8a0 .delay 1 (1,1,1) L_0x12462a8a0/d;
v0x124628390_0 .net "NQ", 0 0, L_0x12462a6d0;  alias, 1 drivers
v0x124628430_0 .net "Q", 0 0, L_0x12462a8a0;  alias, 1 drivers
v0x1246284d0_0 .net "R", 0 0, L_0x12462a5e0;  alias, 1 drivers
v0x124628580_0 .net "S", 0 0, L_0x12462a3e0;  alias, 1 drivers
S_0x124628f80 .scope module, "t_flip_behave" "behavior_T_FF" 2 72, 2 44 0, S_0x12460d230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /OUTPUT 1 "NQ";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "T";
    .port_info 4 /INPUT 1 "clr";
v0x124629220_0 .var "NQ", 0 0;
v0x1246292d0_0 .var "Q", 0 0;
v0x124629370_0 .net "T", 0 0, v0x124629600_0;  alias, 1 drivers
v0x124629440_0 .net "clk", 0 0, v0x124629820_0;  alias, 1 drivers
v0x1246294f0_0 .net "clr", 0 0, v0x1246298f0_0;  alias, 1 drivers
E_0x1246291d0 .event posedge, v0x124628880_0;
    .scope S_0x124628f80;
T_0 ;
    %wait E_0x1246291d0;
    %load/vec4 v0x1246294f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1246292d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x124629220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x124629370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x1246292d0_0;
    %inv;
    %assign/vec4 v0x1246292d0_0, 0;
    %load/vec4 v0x124629220_0;
    %inv;
    %assign/vec4 v0x124629220_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12460d230;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124629820_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124629ba0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x124629ba0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x124629820_0;
    %inv;
    %store/vec4 v0x124629820_0, 0, 1;
    %delay 50, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x124629ba0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x124629ba0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x12460d230;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1246298f0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1246298f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124629600_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124629600_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124629600_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124629600_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124629600_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124629600_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x124629600_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x124629600_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x12460d230;
T_3 ;
    %vpi_call 2 111 "$dumpfile", "prob2.vcd" {0 0 0};
    %vpi_call 2 112 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12460d230 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "prob2.v";
