Classic Timing Analyzer report for vending
Fri Dec 20 19:32:28 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.457 ns                                       ; CoinIn[1]           ; current_s.in_1     ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.929 ns                                       ; current_s.soda_out  ; Soda               ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.966 ns                                       ; CoinIn[1]           ; CoinOut[1]         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.733 ns                                      ; CoinIn[0]           ; current_s.in_1     ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.put_money ; current_s.soda_out ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                     ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.put_money ; current_s.soda_out  ; CLK        ; CLK      ; None                        ; None                      ; 0.697 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.soda_out  ; current_s.put_money ; CLK        ; CLK      ; None                        ; None                      ; 0.677 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.in_3      ; current_s.soda_out  ; CLK        ; CLK      ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.in_1      ; current_s.soda_out  ; CLK        ; CLK      ; None                        ; None                      ; 0.626 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.in_6      ; current_s.in_5      ; CLK        ; CLK      ; None                        ; None                      ; 0.618 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.in_5      ; current_s.change_1  ; CLK        ; CLK      ; None                        ; None                      ; 0.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.in_1      ; current_s.in_6      ; CLK        ; CLK      ; None                        ; None                      ; 0.449 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.in_1      ; current_s.in_3      ; CLK        ; CLK      ; None                        ; None                      ; 0.448 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.put_money ; current_s.in_1      ; CLK        ; CLK      ; None                        ; None                      ; 0.435 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.put_money ; current_s.in_5      ; CLK        ; CLK      ; None                        ; None                      ; 0.435 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.idle      ; current_s.put_money ; CLK        ; CLK      ; None                        ; None                      ; 0.426 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.change_1  ; current_s.soda_out  ; CLK        ; CLK      ; None                        ; None                      ; 0.416 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.put_money ; current_s.put_money ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; current_s.in_1      ; current_s.in_1      ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+-----------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                  ; To Clock ;
+-------+--------------+------------+-----------+---------------------+----------+
; N/A   ; None         ; 3.457 ns   ; CoinIn[1] ; current_s.in_1      ; CLK      ;
; N/A   ; None         ; 3.455 ns   ; CoinIn[1] ; current_s.put_money ; CLK      ;
; N/A   ; None         ; 3.448 ns   ; CoinIn[1] ; current_s.in_6      ; CLK      ;
; N/A   ; None         ; 3.446 ns   ; CoinIn[1] ; current_s.soda_out  ; CLK      ;
; N/A   ; None         ; 3.360 ns   ; CoinIn[1] ; current_s.in_5      ; CLK      ;
; N/A   ; None         ; 3.352 ns   ; CoinIn[1] ; current_s.in_3      ; CLK      ;
; N/A   ; None         ; 3.112 ns   ; CoinIn[0] ; current_s.soda_out  ; CLK      ;
; N/A   ; None         ; 3.110 ns   ; CoinIn[0] ; current_s.in_3      ; CLK      ;
; N/A   ; None         ; 3.095 ns   ; CoinIn[0] ; current_s.in_5      ; CLK      ;
; N/A   ; None         ; 2.984 ns   ; CoinIn[0] ; current_s.in_6      ; CLK      ;
; N/A   ; None         ; 2.975 ns   ; CoinIn[0] ; current_s.put_money ; CLK      ;
; N/A   ; None         ; 2.972 ns   ; CoinIn[0] ; current_s.in_1      ; CLK      ;
+-------+--------------+------------+-----------+---------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+--------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To         ; From Clock ;
+-------+--------------+------------+--------------------+------------+------------+
; N/A   ; None         ; 6.929 ns   ; current_s.soda_out ; Soda       ; CLK        ;
; N/A   ; None         ; 6.293 ns   ; current_s.in_6     ; CoinOut[0] ; CLK        ;
; N/A   ; None         ; 5.909 ns   ; current_s.in_1     ; CoinOut[1] ; CLK        ;
; N/A   ; None         ; 5.900 ns   ; current_s.change_1 ; CoinOut[0] ; CLK        ;
; N/A   ; None         ; 5.830 ns   ; current_s.in_3     ; CoinOut[0] ; CLK        ;
; N/A   ; None         ; 5.645 ns   ; current_s.in_5     ; CoinOut[1] ; CLK        ;
+-------+--------------+------------+--------------------+------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To         ;
+-------+-------------------+-----------------+-----------+------------+
; N/A   ; None              ; 7.966 ns        ; CoinIn[1] ; CoinOut[1] ;
; N/A   ; None              ; 7.802 ns        ; CoinIn[0] ; CoinOut[1] ;
+-------+-------------------+-----------------+-----------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+-----------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                  ; To Clock ;
+---------------+-------------+-----------+-----------+---------------------+----------+
; N/A           ; None        ; -2.733 ns ; CoinIn[0] ; current_s.in_1      ; CLK      ;
; N/A           ; None        ; -2.736 ns ; CoinIn[0] ; current_s.put_money ; CLK      ;
; N/A           ; None        ; -2.745 ns ; CoinIn[0] ; current_s.in_6      ; CLK      ;
; N/A           ; None        ; -2.856 ns ; CoinIn[0] ; current_s.in_5      ; CLK      ;
; N/A           ; None        ; -2.871 ns ; CoinIn[0] ; current_s.in_3      ; CLK      ;
; N/A           ; None        ; -2.873 ns ; CoinIn[0] ; current_s.soda_out  ; CLK      ;
; N/A           ; None        ; -3.113 ns ; CoinIn[1] ; current_s.in_3      ; CLK      ;
; N/A           ; None        ; -3.121 ns ; CoinIn[1] ; current_s.in_5      ; CLK      ;
; N/A           ; None        ; -3.207 ns ; CoinIn[1] ; current_s.soda_out  ; CLK      ;
; N/A           ; None        ; -3.209 ns ; CoinIn[1] ; current_s.in_6      ; CLK      ;
; N/A           ; None        ; -3.216 ns ; CoinIn[1] ; current_s.put_money ; CLK      ;
; N/A           ; None        ; -3.218 ns ; CoinIn[1] ; current_s.in_1      ; CLK      ;
+---------------+-------------+-----------+-----------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 20 19:32:28 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vending -c vending --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "current_s.put_money" and destination register "current_s.soda_out"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.697 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y21_N27; Fanout = 4; REG Node = 'current_s.put_money'
            Info: 2: + IC(0.270 ns) + CELL(0.272 ns) = 0.542 ns; Loc. = LCCOMB_X3_Y21_N0; Fanout = 1; COMB Node = 'Selector0~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.697 ns; Loc. = LCFF_X3_Y21_N1; Fanout = 2; REG Node = 'current_s.soda_out'
            Info: Total cell delay = 0.427 ns ( 61.26 % )
            Info: Total interconnect delay = 0.270 ns ( 38.74 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.473 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X3_Y21_N1; Fanout = 2; REG Node = 'current_s.soda_out'
                Info: Total cell delay = 1.472 ns ( 59.52 % )
                Info: Total interconnect delay = 1.001 ns ( 40.48 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.473 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X3_Y21_N27; Fanout = 4; REG Node = 'current_s.put_money'
                Info: Total cell delay = 1.472 ns ( 59.52 % )
                Info: Total interconnect delay = 1.001 ns ( 40.48 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "current_s.in_1" (data pin = "CoinIn[1]", clock pin = "CLK") is 3.457 ns
    Info: + Longest pin to register delay is 5.840 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 7; PIN Node = 'CoinIn[1]'
        Info: 2: + IC(4.491 ns) + CELL(0.357 ns) = 5.685 ns; Loc. = LCCOMB_X3_Y21_N20; Fanout = 1; COMB Node = 'Selector8~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.840 ns; Loc. = LCFF_X3_Y21_N21; Fanout = 5; REG Node = 'current_s.in_1'
        Info: Total cell delay = 1.349 ns ( 23.10 % )
        Info: Total interconnect delay = 4.491 ns ( 76.90 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X3_Y21_N21; Fanout = 5; REG Node = 'current_s.in_1'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
Info: tco from clock "CLK" to destination pin "Soda" through register "current_s.soda_out" is 6.929 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X3_Y21_N1; Fanout = 2; REG Node = 'current_s.soda_out'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y21_N1; Fanout = 2; REG Node = 'current_s.soda_out'
        Info: 2: + IC(2.238 ns) + CELL(2.124 ns) = 4.362 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'Soda'
        Info: Total cell delay = 2.124 ns ( 48.69 % )
        Info: Total interconnect delay = 2.238 ns ( 51.31 % )
Info: Longest tpd from source pin "CoinIn[1]" to destination pin "CoinOut[1]" is 7.966 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 7; PIN Node = 'CoinIn[1]'
    Info: 2: + IC(4.440 ns) + CELL(0.053 ns) = 5.330 ns; Loc. = LCCOMB_X3_Y21_N12; Fanout = 1; COMB Node = 'Selector13~0'
    Info: 3: + IC(0.482 ns) + CELL(2.154 ns) = 7.966 ns; Loc. = PIN_G22; Fanout = 0; PIN Node = 'CoinOut[1]'
    Info: Total cell delay = 3.044 ns ( 38.21 % )
    Info: Total interconnect delay = 4.922 ns ( 61.79 % )
Info: th for register "current_s.in_1" (data pin = "CoinIn[0]", clock pin = "CLK") is -2.733 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X3_Y21_N21; Fanout = 5; REG Node = 'current_s.in_1'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.355 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D17; Fanout = 7; PIN Node = 'CoinIn[0]'
        Info: 2: + IC(4.091 ns) + CELL(0.272 ns) = 5.200 ns; Loc. = LCCOMB_X3_Y21_N20; Fanout = 1; COMB Node = 'Selector8~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.355 ns; Loc. = LCFF_X3_Y21_N21; Fanout = 5; REG Node = 'current_s.in_1'
        Info: Total cell delay = 1.264 ns ( 23.60 % )
        Info: Total interconnect delay = 4.091 ns ( 76.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Fri Dec 20 19:32:28 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


