#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f95230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f84640 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1f4f1a0 .functor NOT 1, L_0x1fd2cf0, C4<0>, C4<0>, C4<0>;
L_0x1fd2b70 .functor XOR 8, L_0x1fd27a0, L_0x1fd2ad0, C4<00000000>, C4<00000000>;
L_0x1fd2c80 .functor XOR 8, L_0x1fd2b70, L_0x1fd2be0, C4<00000000>, C4<00000000>;
v0x1fcb680_0 .net "B3_next_dut", 0 0, L_0x1fd01a0;  1 drivers
v0x1fcb740_0 .net "B3_next_ref", 0 0, L_0x1fccd10;  1 drivers
v0x1fcb7e0_0 .net "Count_next_dut", 0 0, L_0x1fd02e0;  1 drivers
v0x1fcb880_0 .net "Count_next_ref", 0 0, L_0x1fcdf40;  1 drivers
v0x1fcb920_0 .net "S1_next_dut", 0 0, L_0x1fcffb0;  1 drivers
v0x1fcba10_0 .net "S1_next_ref", 0 0, L_0x1fcdac0;  1 drivers
v0x1fcbae0_0 .net "S_next_dut", 0 0, L_0x1fcf790;  1 drivers
v0x1fcbbb0_0 .net "S_next_ref", 0 0, L_0x1fcd870;  1 drivers
v0x1fcbc80_0 .net "Wait_next_dut", 0 0, L_0x1fd0800;  1 drivers
v0x1fcbd50_0 .net "Wait_next_ref", 0 0, L_0x1fce4d0;  1 drivers
v0x1fcbe20_0 .net *"_ivl_10", 7 0, L_0x1fd2be0;  1 drivers
v0x1fcbec0_0 .net *"_ivl_12", 7 0, L_0x1fd2c80;  1 drivers
v0x1fcbf60_0 .net *"_ivl_2", 7 0, L_0x1fd26b0;  1 drivers
v0x1fcc000_0 .net *"_ivl_4", 7 0, L_0x1fd27a0;  1 drivers
v0x1fcc0a0_0 .net *"_ivl_6", 7 0, L_0x1fd2ad0;  1 drivers
v0x1fcc140_0 .net *"_ivl_8", 7 0, L_0x1fd2b70;  1 drivers
v0x1fcc200_0 .net "ack", 0 0, v0x1fc6f10_0;  1 drivers
v0x1fcc2a0_0 .var "clk", 0 0;
v0x1fcc370_0 .net "counting_dut", 0 0, L_0x1fd1e10;  1 drivers
v0x1fcc440_0 .net "counting_ref", 0 0, L_0x1fce7c0;  1 drivers
v0x1fcc510_0 .net "d", 0 0, v0x1fc7070_0;  1 drivers
v0x1fcc5b0_0 .net "done_counting", 0 0, v0x1fc7110_0;  1 drivers
v0x1fcc650_0 .net "done_dut", 0 0, L_0x1fd1880;  1 drivers
v0x1fcc720_0 .net "done_ref", 0 0, L_0x1fce6d0;  1 drivers
v0x1fcc7f0_0 .net "shift_ena_dut", 0 0, L_0x1fd2550;  1 drivers
v0x1fcc8c0_0 .net "shift_ena_ref", 0 0, L_0x1fcebd0;  1 drivers
v0x1fcc990_0 .net "state", 9 0, v0x1fc7370_0;  1 drivers
v0x1fcca30_0 .var/2u "stats1", 607 0;
v0x1fccad0_0 .var/2u "strobe", 0 0;
v0x1fccb70_0 .net "tb_match", 0 0, L_0x1fd2cf0;  1 drivers
v0x1fccc40_0 .net "tb_mismatch", 0 0, L_0x1f4f1a0;  1 drivers
LS_0x1fd26b0_0_0 .concat [ 1 1 1 1], L_0x1fcebd0, L_0x1fce7c0, L_0x1fce6d0, L_0x1fce4d0;
LS_0x1fd26b0_0_4 .concat [ 1 1 1 1], L_0x1fcdf40, L_0x1fcdac0, L_0x1fcd870, L_0x1fccd10;
L_0x1fd26b0 .concat [ 4 4 0 0], LS_0x1fd26b0_0_0, LS_0x1fd26b0_0_4;
LS_0x1fd27a0_0_0 .concat [ 1 1 1 1], L_0x1fcebd0, L_0x1fce7c0, L_0x1fce6d0, L_0x1fce4d0;
LS_0x1fd27a0_0_4 .concat [ 1 1 1 1], L_0x1fcdf40, L_0x1fcdac0, L_0x1fcd870, L_0x1fccd10;
L_0x1fd27a0 .concat [ 4 4 0 0], LS_0x1fd27a0_0_0, LS_0x1fd27a0_0_4;
LS_0x1fd2ad0_0_0 .concat [ 1 1 1 1], L_0x1fd2550, L_0x1fd1e10, L_0x1fd1880, L_0x1fd0800;
LS_0x1fd2ad0_0_4 .concat [ 1 1 1 1], L_0x1fd02e0, L_0x1fcffb0, L_0x1fcf790, L_0x1fd01a0;
L_0x1fd2ad0 .concat [ 4 4 0 0], LS_0x1fd2ad0_0_0, LS_0x1fd2ad0_0_4;
LS_0x1fd2be0_0_0 .concat [ 1 1 1 1], L_0x1fcebd0, L_0x1fce7c0, L_0x1fce6d0, L_0x1fce4d0;
LS_0x1fd2be0_0_4 .concat [ 1 1 1 1], L_0x1fcdf40, L_0x1fcdac0, L_0x1fcd870, L_0x1fccd10;
L_0x1fd2be0 .concat [ 4 4 0 0], LS_0x1fd2be0_0_0, LS_0x1fd2be0_0_4;
L_0x1fd2cf0 .cmp/eeq 8, L_0x1fd26b0, L_0x1fd2c80;
S_0x1f906b0 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f84640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f60b10 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1f60b50 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1f60b90 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1f60bd0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1f60c10 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1f60c50 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1f60c90 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1f60cd0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1f60d10 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1f60d50 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1f67ac0 .functor NOT 1, v0x1fc7070_0, C4<0>, C4<0>, C4<0>;
L_0x1f5d140 .functor AND 1, L_0x1fcce00, L_0x1f67ac0, C4<1>, C4<1>;
L_0x1f96810 .functor NOT 1, v0x1fc7070_0, C4<0>, C4<0>, C4<0>;
L_0x1f96880 .functor AND 1, L_0x1fccf60, L_0x1f96810, C4<1>, C4<1>;
L_0x1fcd100 .functor OR 1, L_0x1f5d140, L_0x1f96880, C4<0>, C4<0>;
L_0x1fcd2e0 .functor NOT 1, v0x1fc7070_0, C4<0>, C4<0>, C4<0>;
L_0x1fcd390 .functor AND 1, L_0x1fcd210, L_0x1fcd2e0, C4<1>, C4<1>;
L_0x1fcd4a0 .functor OR 1, L_0x1fcd100, L_0x1fcd390, C4<0>, C4<0>;
L_0x1fcd7b0 .functor AND 1, L_0x1fcd600, v0x1fc6f10_0, C4<1>, C4<1>;
L_0x1fcd870 .functor OR 1, L_0x1fcd4a0, L_0x1fcd7b0, C4<0>, C4<0>;
L_0x1fcdac0 .functor AND 1, L_0x1fcd9e0, v0x1fc7070_0, C4<1>, C4<1>;
L_0x1fcdd10 .functor NOT 1, v0x1fc7110_0, C4<0>, C4<0>, C4<0>;
L_0x1fcde80 .functor AND 1, L_0x1fcdc20, L_0x1fcdd10, C4<1>, C4<1>;
L_0x1fcdf40 .functor OR 1, L_0x1fcdb80, L_0x1fcde80, C4<0>, C4<0>;
L_0x1fcde10 .functor AND 1, L_0x1fce120, v0x1fc7110_0, C4<1>, C4<1>;
L_0x1fce310 .functor NOT 1, v0x1fc6f10_0, C4<0>, C4<0>, C4<0>;
L_0x1fce410 .functor AND 1, L_0x1fce210, L_0x1fce310, C4<1>, C4<1>;
L_0x1fce4d0 .functor OR 1, L_0x1fcde10, L_0x1fce410, C4<0>, C4<0>;
v0x1f96980_0 .net "B3_next", 0 0, L_0x1fccd10;  alias, 1 drivers
v0x1f4da60_0 .net "Count_next", 0 0, L_0x1fcdf40;  alias, 1 drivers
v0x1f4db60_0 .net "S1_next", 0 0, L_0x1fcdac0;  alias, 1 drivers
v0x1f4f2f0_0 .net "S_next", 0 0, L_0x1fcd870;  alias, 1 drivers
v0x1f4f390_0 .net "Wait_next", 0 0, L_0x1fce4d0;  alias, 1 drivers
v0x1f4f680_0 .net *"_ivl_10", 0 0, L_0x1f96810;  1 drivers
v0x1f96a20_0 .net *"_ivl_12", 0 0, L_0x1f96880;  1 drivers
v0x1fc50f0_0 .net *"_ivl_14", 0 0, L_0x1fcd100;  1 drivers
v0x1fc51d0_0 .net *"_ivl_17", 0 0, L_0x1fcd210;  1 drivers
v0x1fc52b0_0 .net *"_ivl_18", 0 0, L_0x1fcd2e0;  1 drivers
v0x1fc5390_0 .net *"_ivl_20", 0 0, L_0x1fcd390;  1 drivers
v0x1fc5470_0 .net *"_ivl_22", 0 0, L_0x1fcd4a0;  1 drivers
v0x1fc5550_0 .net *"_ivl_25", 0 0, L_0x1fcd600;  1 drivers
v0x1fc5630_0 .net *"_ivl_26", 0 0, L_0x1fcd7b0;  1 drivers
v0x1fc5710_0 .net *"_ivl_3", 0 0, L_0x1fcce00;  1 drivers
v0x1fc57f0_0 .net *"_ivl_31", 0 0, L_0x1fcd9e0;  1 drivers
v0x1fc58d0_0 .net *"_ivl_35", 0 0, L_0x1fcdb80;  1 drivers
v0x1fc59b0_0 .net *"_ivl_37", 0 0, L_0x1fcdc20;  1 drivers
v0x1fc5a90_0 .net *"_ivl_38", 0 0, L_0x1fcdd10;  1 drivers
v0x1fc5b70_0 .net *"_ivl_4", 0 0, L_0x1f67ac0;  1 drivers
v0x1fc5c50_0 .net *"_ivl_40", 0 0, L_0x1fcde80;  1 drivers
v0x1fc5d30_0 .net *"_ivl_45", 0 0, L_0x1fce120;  1 drivers
v0x1fc5e10_0 .net *"_ivl_46", 0 0, L_0x1fcde10;  1 drivers
v0x1fc5ef0_0 .net *"_ivl_49", 0 0, L_0x1fce210;  1 drivers
v0x1fc5fd0_0 .net *"_ivl_50", 0 0, L_0x1fce310;  1 drivers
v0x1fc60b0_0 .net *"_ivl_52", 0 0, L_0x1fce410;  1 drivers
v0x1fc6190_0 .net *"_ivl_6", 0 0, L_0x1f5d140;  1 drivers
v0x1fc6270_0 .net *"_ivl_61", 3 0, L_0x1fce920;  1 drivers
v0x1fc6350_0 .net *"_ivl_9", 0 0, L_0x1fccf60;  1 drivers
v0x1fc6430_0 .net "ack", 0 0, v0x1fc6f10_0;  alias, 1 drivers
v0x1fc64f0_0 .net "counting", 0 0, L_0x1fce7c0;  alias, 1 drivers
v0x1fc65b0_0 .net "d", 0 0, v0x1fc7070_0;  alias, 1 drivers
v0x1fc6670_0 .net "done", 0 0, L_0x1fce6d0;  alias, 1 drivers
v0x1fc6940_0 .net "done_counting", 0 0, v0x1fc7110_0;  alias, 1 drivers
v0x1fc6a00_0 .net "shift_ena", 0 0, L_0x1fcebd0;  alias, 1 drivers
v0x1fc6ac0_0 .net "state", 9 0, v0x1fc7370_0;  alias, 1 drivers
L_0x1fccd10 .part v0x1fc7370_0, 6, 1;
L_0x1fcce00 .part v0x1fc7370_0, 0, 1;
L_0x1fccf60 .part v0x1fc7370_0, 1, 1;
L_0x1fcd210 .part v0x1fc7370_0, 3, 1;
L_0x1fcd600 .part v0x1fc7370_0, 9, 1;
L_0x1fcd9e0 .part v0x1fc7370_0, 0, 1;
L_0x1fcdb80 .part v0x1fc7370_0, 7, 1;
L_0x1fcdc20 .part v0x1fc7370_0, 8, 1;
L_0x1fce120 .part v0x1fc7370_0, 8, 1;
L_0x1fce210 .part v0x1fc7370_0, 9, 1;
L_0x1fce6d0 .part v0x1fc7370_0, 9, 1;
L_0x1fce7c0 .part v0x1fc7370_0, 8, 1;
L_0x1fce920 .part v0x1fc7370_0, 4, 4;
L_0x1fcebd0 .reduce/or L_0x1fce920;
S_0x1fc6d20 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f84640;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1fc6f10_0 .var "ack", 0 0;
v0x1fc6fd0_0 .net "clk", 0 0, v0x1fcc2a0_0;  1 drivers
v0x1fc7070_0 .var "d", 0 0;
v0x1fc7110_0 .var "done_counting", 0 0;
v0x1fc71e0_0 .var/2u "fail_onehot", 0 0;
v0x1fc72d0_0 .var/2u "failed", 0 0;
v0x1fc7370_0 .var "state", 9 0;
v0x1fc7410_0 .net "tb_match", 0 0, L_0x1fd2cf0;  alias, 1 drivers
E_0x1f5d100 .event posedge, v0x1fc6fd0_0;
E_0x1f5bd70/0 .event negedge, v0x1fc6fd0_0;
E_0x1f5bd70/1 .event posedge, v0x1fc6fd0_0;
E_0x1f5bd70 .event/or E_0x1f5bd70/0, E_0x1f5bd70/1;
S_0x1fc7570 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f84640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1fc7780 .param/l "B0" 1 4 20, +C4<00000000000000000000000000000100>;
P_0x1fc77c0 .param/l "B1" 1 4 21, +C4<00000000000000000000000000000101>;
P_0x1fc7800 .param/l "B2" 1 4 22, +C4<00000000000000000000000000000110>;
P_0x1fc7840 .param/l "B3" 1 4 23, +C4<00000000000000000000000000000111>;
P_0x1fc7880 .param/l "Count" 1 4 24, +C4<00000000000000000000000000001000>;
P_0x1fc78c0 .param/l "S" 1 4 16, +C4<00000000000000000000000000000000>;
P_0x1fc7900 .param/l "S1" 1 4 17, +C4<00000000000000000000000000000001>;
P_0x1fc7940 .param/l "S11" 1 4 18, +C4<00000000000000000000000000000010>;
P_0x1fc7980 .param/l "S110" 1 4 19, +C4<00000000000000000000000000000011>;
P_0x1fc79c0 .param/l "Wait" 1 4 25, +C4<00000000000000000000000000001001>;
L_0x1fce8b0 .functor NOT 1, v0x1fc7070_0, C4<0>, C4<0>, C4<0>;
L_0x1fcee30 .functor AND 1, L_0x1fced90, L_0x1fce8b0, C4<1>, C4<1>;
L_0x1fcefe0 .functor NOT 1, v0x1fc7070_0, C4<0>, C4<0>, C4<0>;
L_0x1fcf050 .functor AND 1, L_0x1fcef40, L_0x1fcefe0, C4<1>, C4<1>;
L_0x1fcf160 .functor OR 1, L_0x1fcee30, L_0x1fcf050, C4<0>, C4<0>;
L_0x1fcf310 .functor NOT 1, v0x1fc7070_0, C4<0>, C4<0>, C4<0>;
L_0x1fcf3c0 .functor AND 1, L_0x1fcf270, L_0x1fcf310, C4<1>, C4<1>;
L_0x1fcf4d0 .functor OR 1, L_0x1fcf160, L_0x1fcf3c0, C4<0>, C4<0>;
L_0x1fcf6d0 .functor AND 1, L_0x1fcf630, v0x1fc6f10_0, C4<1>, C4<1>;
L_0x1fcf790 .functor OR 1, L_0x1fcf4d0, L_0x1fcf6d0, C4<0>, C4<0>;
L_0x1fcf9f0 .functor AND 1, L_0x1fcf950, v0x1fc7070_0, C4<1>, C4<1>;
L_0x1fcfb40 .functor AND 1, L_0x1fcfa60, v0x1fc7070_0, C4<1>, C4<1>;
L_0x1fcfc70 .functor OR 1, L_0x1fcf9f0, L_0x1fcfb40, C4<0>, C4<0>;
L_0x1fcfe20 .functor NOT 1, v0x1fc7070_0, C4<0>, C4<0>, C4<0>;
L_0x1fcfc00 .functor AND 1, L_0x1fcfd80, L_0x1fcfe20, C4<1>, C4<1>;
L_0x1fcffb0 .functor OR 1, L_0x1fcfc70, L_0x1fcfc00, C4<0>, C4<0>;
L_0x1fd04d0 .functor AND 1, L_0x1fd03d0, v0x1fc7110_0, C4<1>, C4<1>;
L_0x1fd05e0 .functor NOT 1, v0x1fc6f10_0, C4<0>, C4<0>, C4<0>;
L_0x1fd06f0 .functor AND 1, L_0x1fd0540, L_0x1fd05e0, C4<1>, C4<1>;
L_0x1fd0800 .functor OR 1, L_0x1fd04d0, L_0x1fd06f0, C4<0>, C4<0>;
L_0x1fd0a80 .functor AND 1, L_0x1fd0650, v0x1fc7070_0, C4<1>, C4<1>;
L_0x1fd0be0 .functor AND 1, L_0x1fd0b40, v0x1fc7070_0, C4<1>, C4<1>;
L_0x1fd0d60 .functor OR 1, L_0x1fd0a80, L_0x1fd0be0, C4<0>, C4<0>;
L_0x1fd0a10 .functor NOT 1, v0x1fc7070_0, C4<0>, C4<0>, C4<0>;
L_0x1fd1270 .functor AND 1, L_0x1fd0e70, L_0x1fd0a10, C4<1>, C4<1>;
L_0x1fd1420 .functor NOT 1, v0x1fc7070_0, C4<0>, C4<0>, C4<0>;
L_0x1fd1570 .functor AND 1, L_0x1fd1380, L_0x1fd1420, C4<1>, C4<1>;
L_0x1fd1680 .functor OR 1, L_0x1fd1270, L_0x1fd1570, C4<0>, C4<0>;
L_0x1fd20e0 .functor OR 1, L_0x1fd1f00, L_0x1fd2040, C4<0>, C4<0>;
L_0x1fd2340 .functor OR 1, L_0x1fd20e0, L_0x1fd21f0, C4<0>, C4<0>;
L_0x1fd2550 .functor OR 1, L_0x1fd2340, L_0x1fd1fa0, C4<0>, C4<0>;
v0x1fc80a0_0 .net "B3_next", 0 0, L_0x1fd01a0;  alias, 1 drivers
v0x1fc8160_0 .net "Count_next", 0 0, L_0x1fd02e0;  alias, 1 drivers
v0x1fc8220_0 .net "S110_next", 0 0, L_0x1fd1680;  1 drivers
v0x1fc82f0_0 .net "S11_next", 0 0, L_0x1fd0d60;  1 drivers
v0x1fc83b0_0 .net "S1_next", 0 0, L_0x1fcffb0;  alias, 1 drivers
v0x1fc84c0_0 .net "S_next", 0 0, L_0x1fcf790;  alias, 1 drivers
v0x1fc8580_0 .net "Wait_next", 0 0, L_0x1fd0800;  alias, 1 drivers
v0x1fc8640_0 .net *"_ivl_1", 0 0, L_0x1fced90;  1 drivers
v0x1fc8720_0 .net *"_ivl_10", 0 0, L_0x1fcf050;  1 drivers
v0x1fc8800_0 .net *"_ivl_101", 0 0, L_0x1fd1fa0;  1 drivers
v0x1fc88e0_0 .net *"_ivl_12", 0 0, L_0x1fcf160;  1 drivers
v0x1fc89c0_0 .net *"_ivl_15", 0 0, L_0x1fcf270;  1 drivers
v0x1fc8aa0_0 .net *"_ivl_16", 0 0, L_0x1fcf310;  1 drivers
v0x1fc8b80_0 .net *"_ivl_18", 0 0, L_0x1fcf3c0;  1 drivers
v0x1fc8c60_0 .net *"_ivl_2", 0 0, L_0x1fce8b0;  1 drivers
v0x1fc8d40_0 .net *"_ivl_20", 0 0, L_0x1fcf4d0;  1 drivers
v0x1fc8e20_0 .net *"_ivl_23", 0 0, L_0x1fcf630;  1 drivers
v0x1fc8f00_0 .net *"_ivl_24", 0 0, L_0x1fcf6d0;  1 drivers
v0x1fc8fe0_0 .net *"_ivl_29", 0 0, L_0x1fcf950;  1 drivers
v0x1fc90c0_0 .net *"_ivl_30", 0 0, L_0x1fcf9f0;  1 drivers
v0x1fc91a0_0 .net *"_ivl_33", 0 0, L_0x1fcfa60;  1 drivers
v0x1fc9280_0 .net *"_ivl_34", 0 0, L_0x1fcfb40;  1 drivers
v0x1fc9360_0 .net *"_ivl_36", 0 0, L_0x1fcfc70;  1 drivers
v0x1fc9440_0 .net *"_ivl_39", 0 0, L_0x1fcfd80;  1 drivers
v0x1fc9520_0 .net *"_ivl_4", 0 0, L_0x1fcee30;  1 drivers
v0x1fc9600_0 .net *"_ivl_40", 0 0, L_0x1fcfe20;  1 drivers
v0x1fc96e0_0 .net *"_ivl_42", 0 0, L_0x1fcfc00;  1 drivers
v0x1fc97c0_0 .net *"_ivl_51", 0 0, L_0x1fd03d0;  1 drivers
v0x1fc98a0_0 .net *"_ivl_52", 0 0, L_0x1fd04d0;  1 drivers
v0x1fc9980_0 .net *"_ivl_55", 0 0, L_0x1fd0540;  1 drivers
v0x1fc9a60_0 .net *"_ivl_56", 0 0, L_0x1fd05e0;  1 drivers
v0x1fc9b40_0 .net *"_ivl_58", 0 0, L_0x1fd06f0;  1 drivers
v0x1fc9c20_0 .net *"_ivl_63", 0 0, L_0x1fd0650;  1 drivers
v0x1fc9f10_0 .net *"_ivl_64", 0 0, L_0x1fd0a80;  1 drivers
v0x1fc9ff0_0 .net *"_ivl_67", 0 0, L_0x1fd0b40;  1 drivers
v0x1fca0d0_0 .net *"_ivl_68", 0 0, L_0x1fd0be0;  1 drivers
v0x1fca1b0_0 .net *"_ivl_7", 0 0, L_0x1fcef40;  1 drivers
v0x1fca290_0 .net *"_ivl_73", 0 0, L_0x1fd0e70;  1 drivers
v0x1fca370_0 .net *"_ivl_74", 0 0, L_0x1fd0a10;  1 drivers
v0x1fca450_0 .net *"_ivl_76", 0 0, L_0x1fd1270;  1 drivers
v0x1fca530_0 .net *"_ivl_79", 0 0, L_0x1fd1380;  1 drivers
v0x1fca610_0 .net *"_ivl_8", 0 0, L_0x1fcefe0;  1 drivers
v0x1fca6f0_0 .net *"_ivl_80", 0 0, L_0x1fd1420;  1 drivers
v0x1fca7d0_0 .net *"_ivl_82", 0 0, L_0x1fd1570;  1 drivers
v0x1fca8b0_0 .net *"_ivl_91", 0 0, L_0x1fd1f00;  1 drivers
v0x1fca990_0 .net *"_ivl_93", 0 0, L_0x1fd2040;  1 drivers
v0x1fcaa70_0 .net *"_ivl_94", 0 0, L_0x1fd20e0;  1 drivers
v0x1fcab50_0 .net *"_ivl_97", 0 0, L_0x1fd21f0;  1 drivers
v0x1fcac30_0 .net *"_ivl_98", 0 0, L_0x1fd2340;  1 drivers
v0x1fcad10_0 .net "ack", 0 0, v0x1fc6f10_0;  alias, 1 drivers
v0x1fcadb0_0 .net "counting", 0 0, L_0x1fd1e10;  alias, 1 drivers
v0x1fcae70_0 .net "d", 0 0, v0x1fc7070_0;  alias, 1 drivers
v0x1fcaf60_0 .net "done", 0 0, L_0x1fd1880;  alias, 1 drivers
v0x1fcb020_0 .net "done_counting", 0 0, v0x1fc7110_0;  alias, 1 drivers
v0x1fcb110_0 .net "shift_ena", 0 0, L_0x1fd2550;  alias, 1 drivers
v0x1fcb1d0_0 .net "state", 9 0, v0x1fc7370_0;  alias, 1 drivers
L_0x1fced90 .part v0x1fc7370_0, 0, 1;
L_0x1fcef40 .part v0x1fc7370_0, 1, 1;
L_0x1fcf270 .part v0x1fc7370_0, 3, 1;
L_0x1fcf630 .part v0x1fc7370_0, 9, 1;
L_0x1fcf950 .part v0x1fc7370_0, 0, 1;
L_0x1fcfa60 .part v0x1fc7370_0, 1, 1;
L_0x1fcfd80 .part v0x1fc7370_0, 2, 1;
L_0x1fd01a0 .part v0x1fc7370_0, 6, 1;
L_0x1fd02e0 .part v0x1fc7370_0, 7, 1;
L_0x1fd03d0 .part v0x1fc7370_0, 8, 1;
L_0x1fd0540 .part v0x1fc7370_0, 9, 1;
L_0x1fd0650 .part v0x1fc7370_0, 1, 1;
L_0x1fd0b40 .part v0x1fc7370_0, 2, 1;
L_0x1fd0e70 .part v0x1fc7370_0, 2, 1;
L_0x1fd1380 .part v0x1fc7370_0, 3, 1;
L_0x1fd1880 .part v0x1fc7370_0, 9, 1;
L_0x1fd1e10 .part v0x1fc7370_0, 8, 1;
L_0x1fd1f00 .part v0x1fc7370_0, 4, 1;
L_0x1fd2040 .part v0x1fc7370_0, 5, 1;
L_0x1fd21f0 .part v0x1fc7370_0, 6, 1;
L_0x1fd1fa0 .part v0x1fc7370_0, 7, 1;
S_0x1fcb460 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f84640;
 .timescale -12 -12;
E_0x1f5b700 .event anyedge, v0x1fccad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fccad0_0;
    %nor/r;
    %assign/vec4 v0x1fccad0_0, 0;
    %wait E_0x1f5b700;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fc6d20;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc72d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fc71e0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1fc6d20;
T_2 ;
    %wait E_0x1f5bd70;
    %load/vec4 v0x1fc7410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fc72d0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1fc6d20;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1fc6f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fc7110_0, 0;
    %assign/vec4 v0x1fc7070_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1fc7370_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5bd70;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fc6f10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fc7110_0, 0, 1;
    %store/vec4 v0x1fc7070_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1fc7370_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f5d100;
    %load/vec4 v0x1fc72d0_0;
    %assign/vec4 v0x1fc71e0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f5bd70;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1fc6f10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1fc7110_0, 0, 1;
    %store/vec4 v0x1fc7070_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1fc7370_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1f5d100;
    %load/vec4 v0x1fc71e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1fc72d0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f84640;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fcc2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fccad0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f84640;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fcc2a0_0;
    %inv;
    %store/vec4 v0x1fcc2a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f84640;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fc6fd0_0, v0x1fccc40_0, v0x1fcc510_0, v0x1fcc5b0_0, v0x1fcc200_0, v0x1fcc990_0, v0x1fcb740_0, v0x1fcb680_0, v0x1fcbbb0_0, v0x1fcbae0_0, v0x1fcba10_0, v0x1fcb920_0, v0x1fcb880_0, v0x1fcb7e0_0, v0x1fcbd50_0, v0x1fcbc80_0, v0x1fcc720_0, v0x1fcc650_0, v0x1fcc440_0, v0x1fcc370_0, v0x1fcc8c0_0, v0x1fcc7f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f84640;
T_7 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f84640;
T_8 ;
    %wait E_0x1f5bd70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fcca30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
    %load/vec4 v0x1fccb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fcca30_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1fcb740_0;
    %load/vec4 v0x1fcb740_0;
    %load/vec4 v0x1fcb680_0;
    %xor;
    %load/vec4 v0x1fcb740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1fcbbb0_0;
    %load/vec4 v0x1fcbbb0_0;
    %load/vec4 v0x1fcbae0_0;
    %xor;
    %load/vec4 v0x1fcbbb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1fcba10_0;
    %load/vec4 v0x1fcba10_0;
    %load/vec4 v0x1fcb920_0;
    %xor;
    %load/vec4 v0x1fcba10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1fcb880_0;
    %load/vec4 v0x1fcb880_0;
    %load/vec4 v0x1fcb7e0_0;
    %xor;
    %load/vec4 v0x1fcb880_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1fcbd50_0;
    %load/vec4 v0x1fcbd50_0;
    %load/vec4 v0x1fcbc80_0;
    %xor;
    %load/vec4 v0x1fcbd50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1fcc720_0;
    %load/vec4 v0x1fcc720_0;
    %load/vec4 v0x1fcc650_0;
    %xor;
    %load/vec4 v0x1fcc720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1fcc440_0;
    %load/vec4 v0x1fcc440_0;
    %load/vec4 v0x1fcc370_0;
    %xor;
    %load/vec4 v0x1fcc440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1fcc8c0_0;
    %load/vec4 v0x1fcc8c0_0;
    %load/vec4 v0x1fcc7f0_0;
    %xor;
    %load/vec4 v0x1fcc8c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1fcca30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fcca30_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/review2015_fsmonehot/iter4/response4/top_module.sv";
