Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Apr 23 23:51:16 2025
| Host         : SWQ2003 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (45401)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (136870)
5. checking no_input_delay (34)
6. checking no_output_delay (56)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (45401)
----------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 45329 register/latch pins with no clock driven by root clock pin: clk_div_inst_1/clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_inst_2/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (136870)
-----------------------------------------------------
 There are 136870 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (56)
--------------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0               136927          inf        0.000                      0               136927           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay        136927 Endpoints
Min Delay        136927 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_767_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.591ns  (logic 0.995ns (2.962%)  route 32.596ns (97.038%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 r  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.287     5.422    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X92Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.465 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[31]_i_486/O
                         net (fo=1028, routed)       15.201    20.666    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[27]_i_120_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286/O
                         net (fo=1, routed)           0.000    20.709    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.115    20.824 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127/O
                         net (fo=1, routed)           0.000    20.824    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.046    20.870 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47/O
                         net (fo=1, routed)           1.499    22.369    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47_n_0
    SLICE_X76Y130        LUT6 (Prop_lut6_I5_O)        0.125    22.494 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18/O
                         net (fo=1, routed)           0.000    22.494    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18_n_0
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I1_O)      0.103    22.597 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.000    22.597    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8_n_0
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    22.640 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.983    24.624    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I0_O)        0.125    24.749 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_2/O
                         net (fo=2, routed)           1.246    25.994    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_0
    SLICE_X48Y152        LUT2 (Prop_lut2_I0_O)        0.043    26.037 r  soc_inst/core/ex/csr/reg_csr_701[30]_i_2/O
                         net (fo=15, routed)          4.845    30.882    soc_inst/core/id_io_reg/reg_csr_193_reg[30]
    SLICE_X80Y217        LUT6 (Prop_lut6_I0_O)        0.043    30.925 r  soc_inst/core/id_io_reg/reg_csr_719[30]_i_1/O
                         net (fo=64, routed)          2.666    33.591    soc_inst/core/ex/csr/reg_csr_705_reg[31]_0[30]
    SLICE_X92Y239        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_767_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_738_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.565ns  (logic 0.995ns (2.964%)  route 32.570ns (97.036%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 r  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.287     5.422    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X92Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.465 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[31]_i_486/O
                         net (fo=1028, routed)       15.201    20.666    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[27]_i_120_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286/O
                         net (fo=1, routed)           0.000    20.709    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.115    20.824 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127/O
                         net (fo=1, routed)           0.000    20.824    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.046    20.870 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47/O
                         net (fo=1, routed)           1.499    22.369    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47_n_0
    SLICE_X76Y130        LUT6 (Prop_lut6_I5_O)        0.125    22.494 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18/O
                         net (fo=1, routed)           0.000    22.494    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18_n_0
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I1_O)      0.103    22.597 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.000    22.597    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8_n_0
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    22.640 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.983    24.624    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I0_O)        0.125    24.749 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_2/O
                         net (fo=2, routed)           1.246    25.994    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_0
    SLICE_X48Y152        LUT2 (Prop_lut2_I0_O)        0.043    26.037 r  soc_inst/core/ex/csr/reg_csr_701[30]_i_2/O
                         net (fo=15, routed)          4.845    30.882    soc_inst/core/id_io_reg/reg_csr_193_reg[30]
    SLICE_X80Y217        LUT6 (Prop_lut6_I0_O)        0.043    30.925 r  soc_inst/core/id_io_reg/reg_csr_719[30]_i_1/O
                         net (fo=64, routed)          2.640    33.565    soc_inst/core/ex/csr/reg_csr_705_reg[31]_0[30]
    SLICE_X87Y234        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_738_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_752_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.563ns  (logic 0.995ns (2.965%)  route 32.568ns (97.035%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 r  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.287     5.422    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X92Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.465 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[31]_i_486/O
                         net (fo=1028, routed)       15.201    20.666    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[27]_i_120_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286/O
                         net (fo=1, routed)           0.000    20.709    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.115    20.824 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127/O
                         net (fo=1, routed)           0.000    20.824    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.046    20.870 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47/O
                         net (fo=1, routed)           1.499    22.369    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47_n_0
    SLICE_X76Y130        LUT6 (Prop_lut6_I5_O)        0.125    22.494 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18/O
                         net (fo=1, routed)           0.000    22.494    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18_n_0
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I1_O)      0.103    22.597 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.000    22.597    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8_n_0
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    22.640 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.983    24.624    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I0_O)        0.125    24.749 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_2/O
                         net (fo=2, routed)           1.246    25.994    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_0
    SLICE_X48Y152        LUT2 (Prop_lut2_I0_O)        0.043    26.037 r  soc_inst/core/ex/csr/reg_csr_701[30]_i_2/O
                         net (fo=15, routed)          4.845    30.882    soc_inst/core/id_io_reg/reg_csr_193_reg[30]
    SLICE_X80Y217        LUT6 (Prop_lut6_I0_O)        0.043    30.925 r  soc_inst/core/id_io_reg/reg_csr_719[30]_i_1/O
                         net (fo=64, routed)          2.638    33.563    soc_inst/core/ex/csr/reg_csr_705_reg[31]_0[30]
    SLICE_X93Y237        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_752_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_764_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.542ns  (logic 0.995ns (2.966%)  route 32.547ns (97.034%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 r  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.287     5.422    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X92Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.465 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[31]_i_486/O
                         net (fo=1028, routed)       15.201    20.666    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[27]_i_120_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286/O
                         net (fo=1, routed)           0.000    20.709    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.115    20.824 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127/O
                         net (fo=1, routed)           0.000    20.824    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.046    20.870 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47/O
                         net (fo=1, routed)           1.499    22.369    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47_n_0
    SLICE_X76Y130        LUT6 (Prop_lut6_I5_O)        0.125    22.494 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18/O
                         net (fo=1, routed)           0.000    22.494    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18_n_0
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I1_O)      0.103    22.597 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.000    22.597    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8_n_0
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    22.640 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.983    24.624    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I0_O)        0.125    24.749 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_2/O
                         net (fo=2, routed)           1.246    25.994    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_0
    SLICE_X48Y152        LUT2 (Prop_lut2_I0_O)        0.043    26.037 r  soc_inst/core/ex/csr/reg_csr_701[30]_i_2/O
                         net (fo=15, routed)          4.845    30.882    soc_inst/core/id_io_reg/reg_csr_193_reg[30]
    SLICE_X80Y217        LUT6 (Prop_lut6_I0_O)        0.043    30.925 r  soc_inst/core/id_io_reg/reg_csr_719[30]_i_1/O
                         net (fo=64, routed)          2.617    33.542    soc_inst/core/ex/csr/reg_csr_705_reg[31]_0[30]
    SLICE_X93Y238        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_764_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_758_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.513ns  (logic 0.995ns (2.969%)  route 32.518ns (97.031%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 r  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.287     5.422    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X92Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.465 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[31]_i_486/O
                         net (fo=1028, routed)       15.201    20.666    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[27]_i_120_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286/O
                         net (fo=1, routed)           0.000    20.709    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.115    20.824 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127/O
                         net (fo=1, routed)           0.000    20.824    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.046    20.870 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47/O
                         net (fo=1, routed)           1.499    22.369    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47_n_0
    SLICE_X76Y130        LUT6 (Prop_lut6_I5_O)        0.125    22.494 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18/O
                         net (fo=1, routed)           0.000    22.494    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18_n_0
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I1_O)      0.103    22.597 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.000    22.597    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8_n_0
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    22.640 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.983    24.624    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I0_O)        0.125    24.749 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_2/O
                         net (fo=2, routed)           1.246    25.994    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_0
    SLICE_X48Y152        LUT2 (Prop_lut2_I0_O)        0.043    26.037 r  soc_inst/core/ex/csr/reg_csr_701[30]_i_2/O
                         net (fo=15, routed)          4.845    30.882    soc_inst/core/id_io_reg/reg_csr_193_reg[30]
    SLICE_X80Y217        LUT6 (Prop_lut6_I0_O)        0.043    30.925 r  soc_inst/core/id_io_reg/reg_csr_719[30]_i_1/O
                         net (fo=64, routed)          2.588    33.513    soc_inst/core/ex/csr/reg_csr_705_reg[31]_0[30]
    SLICE_X91Y237        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_758_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_761_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.444ns  (logic 0.995ns (2.975%)  route 32.449ns (97.025%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 r  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.287     5.422    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X92Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.465 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[31]_i_486/O
                         net (fo=1028, routed)       15.201    20.666    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[27]_i_120_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286/O
                         net (fo=1, routed)           0.000    20.709    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.115    20.824 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127/O
                         net (fo=1, routed)           0.000    20.824    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.046    20.870 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47/O
                         net (fo=1, routed)           1.499    22.369    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47_n_0
    SLICE_X76Y130        LUT6 (Prop_lut6_I5_O)        0.125    22.494 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18/O
                         net (fo=1, routed)           0.000    22.494    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18_n_0
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I1_O)      0.103    22.597 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.000    22.597    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8_n_0
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    22.640 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.983    24.624    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I0_O)        0.125    24.749 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_2/O
                         net (fo=2, routed)           1.246    25.994    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_0
    SLICE_X48Y152        LUT2 (Prop_lut2_I0_O)        0.043    26.037 r  soc_inst/core/ex/csr/reg_csr_701[30]_i_2/O
                         net (fo=15, routed)          4.845    30.882    soc_inst/core/id_io_reg/reg_csr_193_reg[30]
    SLICE_X80Y217        LUT6 (Prop_lut6_I0_O)        0.043    30.925 r  soc_inst/core/id_io_reg/reg_csr_719[30]_i_1/O
                         net (fo=64, routed)          2.519    33.444    soc_inst/core/ex/csr/reg_csr_705_reg[31]_0[30]
    SLICE_X95Y237        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_761_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_756_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.432ns  (logic 0.995ns (2.976%)  route 32.437ns (97.024%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 r  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.287     5.422    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X92Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.465 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[31]_i_486/O
                         net (fo=1028, routed)       15.201    20.666    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[27]_i_120_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286/O
                         net (fo=1, routed)           0.000    20.709    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.115    20.824 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127/O
                         net (fo=1, routed)           0.000    20.824    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.046    20.870 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47/O
                         net (fo=1, routed)           1.499    22.369    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47_n_0
    SLICE_X76Y130        LUT6 (Prop_lut6_I5_O)        0.125    22.494 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18/O
                         net (fo=1, routed)           0.000    22.494    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18_n_0
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I1_O)      0.103    22.597 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.000    22.597    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8_n_0
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    22.640 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.983    24.624    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I0_O)        0.125    24.749 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_2/O
                         net (fo=2, routed)           1.246    25.994    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_0
    SLICE_X48Y152        LUT2 (Prop_lut2_I0_O)        0.043    26.037 r  soc_inst/core/ex/csr/reg_csr_701[30]_i_2/O
                         net (fo=15, routed)          4.845    30.882    soc_inst/core/id_io_reg/reg_csr_193_reg[30]
    SLICE_X80Y217        LUT6 (Prop_lut6_I0_O)        0.043    30.925 r  soc_inst/core/id_io_reg/reg_csr_719[30]_i_1/O
                         net (fo=64, routed)          2.507    33.432    soc_inst/core/ex/csr/reg_csr_705_reg[31]_0[30]
    SLICE_X92Y238        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_756_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_576_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.373ns  (logic 0.995ns (2.981%)  route 32.378ns (97.019%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 r  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.287     5.422    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X92Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.465 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[31]_i_486/O
                         net (fo=1028, routed)       15.201    20.666    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[27]_i_120_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286/O
                         net (fo=1, routed)           0.000    20.709    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.115    20.824 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127/O
                         net (fo=1, routed)           0.000    20.824    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.046    20.870 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47/O
                         net (fo=1, routed)           1.499    22.369    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47_n_0
    SLICE_X76Y130        LUT6 (Prop_lut6_I5_O)        0.125    22.494 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18/O
                         net (fo=1, routed)           0.000    22.494    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18_n_0
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I1_O)      0.103    22.597 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.000    22.597    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8_n_0
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    22.640 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.983    24.624    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I0_O)        0.125    24.749 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_2/O
                         net (fo=2, routed)           1.246    25.994    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_0
    SLICE_X48Y152        LUT2 (Prop_lut2_I0_O)        0.043    26.037 r  soc_inst/core/ex/csr/reg_csr_701[30]_i_2/O
                         net (fo=15, routed)          4.498    30.535    soc_inst/core/id_io_reg/reg_csr_193_reg[30]
    SLICE_X72Y217        LUT6 (Prop_lut6_I0_O)        0.043    30.578 r  soc_inst/core/id_io_reg/reg_csr_579[30]_i_1/O
                         net (fo=64, routed)          2.794    33.373    soc_inst/core/ex/csr/reg_csr_576_reg[31]_0[30]
    SLICE_X77Y230        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_576_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_723_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.348ns  (logic 1.106ns (3.317%)  route 32.242ns (96.683%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 f  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.185     5.320    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X95Y187        LUT2 (Prop_lut2_I1_O)        0.054     5.374 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[27]_i_482/O
                         net (fo=1033, routed)       16.011    21.385    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[23]_i_127_1
    SLICE_X10Y129        LUT6 (Prop_lut6_I4_O)        0.137    21.522 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[24]_i_285/O
                         net (fo=1, routed)           0.000    21.522    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[24]_i_285_n_0
    SLICE_X10Y129        MUXF7 (Prop_muxf7_I0_O)      0.115    21.637 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[24]_i_126/O
                         net (fo=1, routed)           0.000    21.637    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[24]_i_126_n_0
    SLICE_X10Y129        MUXF8 (Prop_muxf8_I0_O)      0.046    21.683 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[24]_i_46/O
                         net (fo=1, routed)           1.309    22.992    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[24]_i_46_n_0
    SLICE_X73Y130        LUT6 (Prop_lut6_I5_O)        0.125    23.117 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[24]_i_18/O
                         net (fo=1, routed)           0.000    23.117    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[24]_i_18_n_0
    SLICE_X73Y130        MUXF7 (Prop_muxf7_I1_O)      0.108    23.225 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[24]_i_8/O
                         net (fo=1, routed)           0.000    23.225    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[24]_i_8_n_0
    SLICE_X73Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    23.268 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[24]_i_3/O
                         net (fo=1, routed)           1.755    25.023    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[24]_i_3_n_0
    SLICE_X38Y175        LUT6 (Prop_lut6_I0_O)        0.126    25.149 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[24]_i_2/O
                         net (fo=2, routed)           0.986    26.135    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_6
    SLICE_X47Y155        LUT2 (Prop_lut2_I0_O)        0.043    26.178 r  soc_inst/core/ex/csr/reg_csr_701[24]_i_2/O
                         net (fo=15, routed)          4.385    30.563    soc_inst/core/id_io_reg/reg_csr_193_reg[24]
    SLICE_X68Y229        LUT6 (Prop_lut6_I0_O)        0.043    30.606 r  soc_inst/core/id_io_reg/reg_csr_719[24]_i_1/O
                         net (fo=64, routed)          2.742    33.348    soc_inst/core/ex/csr/reg_csr_705_reg[31]_0[24]
    SLICE_X82Y242        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_723_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/ex/csr/reg_csr_759_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.342ns  (logic 0.995ns (2.984%)  route 32.347ns (97.016%))
  Logic Levels:           12  (FDRE=1 LUT2=2 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.223     0.223 f  soc_inst/core/id_io_reg/id_io_reg_csr_cmd_reg[0]/Q
                         net (fo=45, routed)          3.869     4.092    soc_inst/core/id_io_reg/ex_io_in_id_io_csr_cmd[0]
    SLICE_X75Y189        LUT3 (Prop_lut3_I1_O)        0.043     4.135 r  soc_inst/core/id_io_reg/reg_csr_701[31]_i_18/O
                         net (fo=126, routed)         1.287     5.422    soc_inst/core/id_io_reg/reg_csr_701[31]_i_18_n_0
    SLICE_X92Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.465 r  soc_inst/core/id_io_reg/ex_io_reg_csr_io_csr_rdata[31]_i_486/O
                         net (fo=1028, routed)       15.201    20.666    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[27]_i_120_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I2_O)        0.043    20.709 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286/O
                         net (fo=1, routed)           0.000    20.709    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_286_n_0
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I0_O)      0.115    20.824 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127/O
                         net (fo=1, routed)           0.000    20.824    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_127_n_0
    SLICE_X8Y128         MUXF8 (Prop_muxf8_I0_O)      0.046    20.870 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47/O
                         net (fo=1, routed)           1.499    22.369    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_47_n_0
    SLICE_X76Y130        LUT6 (Prop_lut6_I5_O)        0.125    22.494 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18/O
                         net (fo=1, routed)           0.000    22.494    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_18_n_0
    SLICE_X76Y130        MUXF7 (Prop_muxf7_I1_O)      0.103    22.597 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.000    22.597    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_8_n_0
    SLICE_X76Y130        MUXF8 (Prop_muxf8_I1_O)      0.043    22.640 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3/O
                         net (fo=1, routed)           1.983    24.624    soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata_reg[30]_i_3_n_0
    SLICE_X43Y172        LUT6 (Prop_lut6_I0_O)        0.125    24.749 r  soc_inst/core/ex/csr/ex_io_reg_csr_io_csr_rdata[30]_i_2/O
                         net (fo=2, routed)           1.246    25.994    soc_inst/core/ex/csr/id_io_reg_csr_addr_default_reg[9]_0
    SLICE_X48Y152        LUT2 (Prop_lut2_I0_O)        0.043    26.037 r  soc_inst/core/ex/csr/reg_csr_701[30]_i_2/O
                         net (fo=15, routed)          4.845    30.882    soc_inst/core/id_io_reg/reg_csr_193_reg[30]
    SLICE_X80Y217        LUT6 (Prop_lut6_I0_O)        0.043    30.925 r  soc_inst/core/id_io_reg/reg_csr_719[30]_i_1/O
                         net (fo=64, routed)          2.417    33.342    soc_inst/core/ex/csr/reg_csr_705_reg[31]_0[30]
    SLICE_X92Y237        FDRE                                         r  soc_inst/core/ex/csr/reg_csr_759_reg[30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE                         0.000     0.000 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[30]/C
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[30]/Q
                         net (fo=1, routed)           0.055     0.155    soc_inst/core/if_io_reg_nn/D[30]
    SLICE_X41Y101        FDRE                                         r  soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[4]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[4]/Q
                         net (fo=1, routed)           0.055     0.155    soc_inst/core/if_io_reg_nn/D[4]
    SLICE_X37Y103        FDRE                                         r  soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE                         0.000     0.000 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[5]/C
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[5]/Q
                         net (fo=1, routed)           0.055     0.155    soc_inst/core/if_io_reg_nn/D[5]
    SLICE_X37Y103        FDRE                                         r  soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE                         0.000     0.000 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[16]/C
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[16]/Q
                         net (fo=1, routed)           0.056     0.156    soc_inst/core/if_io_reg_nn/D[16]
    SLICE_X36Y101        FDRE                                         r  soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE                         0.000     0.000 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[17]/C
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[17]/Q
                         net (fo=1, routed)           0.057     0.157    soc_inst/core/if_io_reg_nn/D[17]
    SLICE_X36Y101        FDRE                                         r  soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg/id_io_reg_rs2_data_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/id_io_reg_n/id_io_reg_rs2_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y112        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg/id_io_reg_rs2_data_reg[22]/C
    SLICE_X52Y112        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/id_io_reg/id_io_reg_rs2_data_reg[22]/Q
                         net (fo=1, routed)           0.058     0.158    soc_inst/core/id_io_reg_n/id_io_reg_rs2_data_reg[31]_1[22]
    SLICE_X52Y112        FDRE                                         r  soc_inst/core/id_io_reg_n/id_io_reg_rs2_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE                         0.000     0.000 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[18]/C
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[18]/Q
                         net (fo=1, routed)           0.058     0.158    soc_inst/core/if_io_reg_nn/D[18]
    SLICE_X36Y101        FDRE                                         r  soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE                         0.000     0.000 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[14]/C
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[14]/Q
                         net (fo=1, routed)           0.060     0.160    soc_inst/core/if_io_reg_nn/D[14]
    SLICE_X36Y101        FDRE                                         r  soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE                         0.000     0.000 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[29]/C
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/if_io_reg_n/pc_io_reg_inst_reg[29]/Q
                         net (fo=1, routed)           0.060     0.160    soc_inst/core/if_io_reg_nn/D[29]
    SLICE_X48Y98         FDRE                                         r  soc_inst/core/if_io_reg_nn/pc_io_reg_inst_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_inst/core/id_io_reg_n/id_io_reg_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.100ns (61.661%)  route 0.062ns (38.339%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE                         0.000     0.000 r  soc_inst/core/id_io_reg_n/id_io_reg_rd_addr_reg[0]/C
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  soc_inst/core/id_io_reg_n/id_io_reg_rd_addr_reg[0]/Q
                         net (fo=3, routed)           0.062     0.162    soc_inst/core/mem_io_reg/D[0]
    SLICE_X39Y106        FDRE                                         r  soc_inst/core/mem_io_reg/wb_io_reg_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------





