Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jan 16 20:49:31 2023
| Host         : DESKTOP-OMSK9GI running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_controller_methodology_drc_routed.rpt -pb vga_controller_methodology_drc_routed.pb -rpx vga_controller_methodology_drc_routed.rpx
| Design       : vga_controller
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 1          |
| SYNTH-10  | Warning  | Wide multiplier              | 6          |
| TIMING-16 | Warning  | Large setup violation        | 24         |
| TIMING-20 | Warning  | Non-clocked latch            | 20         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell debm/B1/FSM_sequential_state_reg[2]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[1]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/FSM_onehot_state_reg_reg[2]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[10]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[1]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[2]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[3]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[4]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[5]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[6]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[7]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[8]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/b_reg_reg[9]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/f_ps2c_reg_reg/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[1]/CLR,
mouse_unit/ps2_rxtx_unit/ps2_rx_unit/filter_reg_reg[2]/CLR (the first 15 of 99 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at vga_red3 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at vga_red3__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at vga_red3__1 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at vga_red3__2 of size 15x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at vga_red3__3 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at vga_red3__4 of size 18x15, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -5.433 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_red_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.457 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_green_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.563 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_red_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.608 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_blue_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.610 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_blue_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -5.644 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_red_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -5.655 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_blue_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -5.684 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_green_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -5.714 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_green_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -5.728 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_blue_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -5.759 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_green_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.806 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_red_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -5.878 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_green_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -5.878 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_red_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -5.914 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_blue_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -5.914 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_red_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -5.966 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_green_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -6.017 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_blue_reg[1]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -6.047 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_green_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -6.053 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_red_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -6.053 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_red_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -6.067 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_blue_reg[0]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -6.113 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_blue_reg[2]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.113 ns between vPos_reg[1]/C (clocked by clk_out1_clk_wiz_0) and vga_green_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch xPos_reg[0] cannot be properly analyzed as its control pin xPos_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch xPos_reg[1] cannot be properly analyzed as its control pin xPos_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch xPos_reg[2] cannot be properly analyzed as its control pin xPos_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch xPos_reg[3] cannot be properly analyzed as its control pin xPos_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch xPos_reg[4] cannot be properly analyzed as its control pin xPos_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch xPos_reg[5] cannot be properly analyzed as its control pin xPos_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch xPos_reg[6] cannot be properly analyzed as its control pin xPos_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch xPos_reg[7] cannot be properly analyzed as its control pin xPos_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch xPos_reg[8] cannot be properly analyzed as its control pin xPos_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch xPos_reg[9] cannot be properly analyzed as its control pin xPos_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch yPos_reg[0] cannot be properly analyzed as its control pin yPos_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch yPos_reg[1] cannot be properly analyzed as its control pin yPos_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch yPos_reg[2] cannot be properly analyzed as its control pin yPos_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch yPos_reg[3] cannot be properly analyzed as its control pin yPos_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch yPos_reg[4] cannot be properly analyzed as its control pin yPos_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch yPos_reg[5] cannot be properly analyzed as its control pin yPos_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch yPos_reg[6] cannot be properly analyzed as its control pin yPos_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch yPos_reg[7] cannot be properly analyzed as its control pin yPos_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch yPos_reg[8] cannot be properly analyzed as its control pin yPos_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch yPos_reg[9] cannot be properly analyzed as its control pin yPos_reg[9]/G is not reached by a timing clock
Related violations: <none>


