verilog work "netgen/par/leftrightshift_timesim.v"
verilog work "leftrightshift_test.v"
