#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13b723260 .scope module, "ALU" "ALU" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
o0x130008010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001e4f2a0_0 .net "A", 31 0, o0x130008010;  0 drivers
o0x130008040 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x600001e4f330_0 .net "ALUControl", 3 0, o0x130008040;  0 drivers
o0x130008070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001e4f3c0_0 .net "B", 31 0, o0x130008070;  0 drivers
v0x600001e4f450_0 .var "Result", 31 0;
v0x600001e4f4e0_0 .net "Zero", 0 0, L_0x600001d4c960;  1 drivers
L_0x130040010 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e4f570_0 .net/2u *"_ivl_0", 31 0, L_0x130040010;  1 drivers
E_0x60000395cac0 .event anyedge, v0x600001e4f330_0, v0x600001e4f2a0_0, v0x600001e4f3c0_0;
L_0x600001d4c960 .cmp/eq 32, v0x600001e4f450_0, L_0x130040010;
S_0x13b70d100 .scope module, "ALU_Control" "ALU_Control" 3 2;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x600001e4f600_0 .var "ALUControl", 3 0;
o0x130008250 .functor BUFZ 2, C4<zz>; HiZ drive
v0x600001e4f690_0 .net "ALUOp", 1 0, o0x130008250;  0 drivers
o0x130008280 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x600001e4f720_0 .net "funct", 5 0, o0x130008280;  0 drivers
E_0x60000395cb40 .event anyedge, v0x600001e4f690_0, v0x600001e4f720_0;
S_0x13b70d270 .scope module, "Control_Unit" "Control_Unit" 4 2;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemToReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v0x600001e4f7b0_0 .var "ALUOp", 1 0;
v0x600001e4f840_0 .var "ALUSrc", 0 0;
v0x600001e4f8d0_0 .var "Branch", 0 0;
v0x600001e4f960_0 .var "Jump", 0 0;
v0x600001e4f9f0_0 .var "MemRead", 0 0;
v0x600001e4fa80_0 .var "MemToReg", 0 0;
v0x600001e4fb10_0 .var "MemWrite", 0 0;
v0x600001e4fba0_0 .var "RegDst", 0 0;
v0x600001e4fc30_0 .var "RegWrite", 0 0;
o0x1300084f0 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x600001e4fcc0_0 .net "opcode", 5 0, o0x1300084f0;  0 drivers
E_0x60000395cb80 .event anyedge, v0x600001e4fcc0_0;
S_0x13b70c0a0 .scope module, "Register_File" "Register_File" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "read_reg1";
    .port_info 3 /INPUT 5 "read_reg2";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
o0x130008700 .functor BUFZ 1, C4<z>; HiZ drive
L_0x600000745ea0 .functor AND 1, o0x130008700, L_0x600001d4c8c0, C4<1>, C4<1>;
L_0x6000007458f0 .functor AND 1, L_0x600000745ea0, L_0x600001d4c820, C4<1>, C4<1>;
L_0x600000745e30 .functor AND 1, o0x130008700, L_0x600001d4c3c0, C4<1>, C4<1>;
L_0x600000745dc0 .functor AND 1, L_0x600000745e30, L_0x600001d4c500, C4<1>, C4<1>;
v0x600001e4fd50_0 .net "RegWrite", 0 0, o0x130008700;  0 drivers
v0x600001e4fde0_0 .net *"_ivl_0", 0 0, L_0x600001d4c8c0;  1 drivers
v0x600001e4fe70_0 .net *"_ivl_10", 0 0, L_0x600001d4c820;  1 drivers
v0x600001e4ff00_0 .net *"_ivl_13", 0 0, L_0x6000007458f0;  1 drivers
v0x600001e48000_0 .net *"_ivl_14", 31 0, L_0x600001d4c780;  1 drivers
v0x600001e48090_0 .net *"_ivl_16", 6 0, L_0x600001d4c280;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001e48120_0 .net *"_ivl_19", 1 0, L_0x1300400e8;  1 drivers
v0x600001e481b0_0 .net *"_ivl_22", 0 0, L_0x600001d4c3c0;  1 drivers
v0x600001e48240_0 .net *"_ivl_25", 0 0, L_0x600000745e30;  1 drivers
v0x600001e482d0_0 .net *"_ivl_26", 31 0, L_0x600001d4c5a0;  1 drivers
L_0x130040130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e48360_0 .net *"_ivl_29", 26 0, L_0x130040130;  1 drivers
v0x600001e483f0_0 .net *"_ivl_3", 0 0, L_0x600000745ea0;  1 drivers
L_0x130040178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e48480_0 .net/2u *"_ivl_30", 31 0, L_0x130040178;  1 drivers
v0x600001e48510_0 .net *"_ivl_32", 0 0, L_0x600001d4c500;  1 drivers
v0x600001e485a0_0 .net *"_ivl_35", 0 0, L_0x600000745dc0;  1 drivers
v0x600001e48630_0 .net *"_ivl_36", 31 0, L_0x600001d4ca00;  1 drivers
v0x600001e486c0_0 .net *"_ivl_38", 6 0, L_0x600001d4caa0;  1 drivers
v0x600001e48750_0 .net *"_ivl_4", 31 0, L_0x600001d4c320;  1 drivers
L_0x1300401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001e487e0_0 .net *"_ivl_41", 1 0, L_0x1300401c0;  1 drivers
L_0x130040058 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e48870_0 .net *"_ivl_7", 26 0, L_0x130040058;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e48900_0 .net/2u *"_ivl_8", 31 0, L_0x1300400a0;  1 drivers
o0x130008af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001e48990_0 .net "clk", 0 0, o0x130008af0;  0 drivers
v0x600001e48a20_0 .var/i "i", 31 0;
v0x600001e48ab0_0 .net "read_data1", 31 0, L_0x600001d4c460;  1 drivers
v0x600001e48b40_0 .net "read_data2", 31 0, L_0x600001d4cb40;  1 drivers
o0x130008bb0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600001e48bd0_0 .net "read_reg1", 4 0, o0x130008bb0;  0 drivers
o0x130008be0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600001e48c60_0 .net "read_reg2", 4 0, o0x130008be0;  0 drivers
v0x600001e48cf0 .array "registers", 0 31, 31 0;
o0x130008c10 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x600001e48d80_0 .net "write_data", 31 0, o0x130008c10;  0 drivers
o0x130008c40 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x600001e48e10_0 .net "write_reg", 4 0, o0x130008c40;  0 drivers
E_0x60000395cbc0 .event posedge, v0x600001e48990_0;
L_0x600001d4c8c0 .cmp/eq 5, o0x130008bb0, o0x130008c40;
L_0x600001d4c320 .concat [ 5 27 0 0], o0x130008c40, L_0x130040058;
L_0x600001d4c820 .cmp/ne 32, L_0x600001d4c320, L_0x1300400a0;
L_0x600001d4c780 .array/port v0x600001e48cf0, L_0x600001d4c280;
L_0x600001d4c280 .concat [ 5 2 0 0], o0x130008bb0, L_0x1300400e8;
L_0x600001d4c460 .functor MUXZ 32, L_0x600001d4c780, o0x130008c10, L_0x6000007458f0, C4<>;
L_0x600001d4c3c0 .cmp/eq 5, o0x130008be0, o0x130008c40;
L_0x600001d4c5a0 .concat [ 5 27 0 0], o0x130008c40, L_0x130040130;
L_0x600001d4c500 .cmp/ne 32, L_0x600001d4c5a0, L_0x130040178;
L_0x600001d4ca00 .array/port v0x600001e48cf0, L_0x600001d4caa0;
L_0x600001d4caa0 .concat [ 5 2 0 0], o0x130008be0, L_0x1300401c0;
L_0x600001d4cb40 .functor MUXZ 32, L_0x600001d4ca00, o0x130008c10, L_0x600000745dc0, C4<>;
S_0x13b70c210 .scope module, "tb_MIPS_Processor" "tb_MIPS_Processor" 6 2;
 .timescale -9 -12;
v0x600001e479f0_0 .var "clk", 0 0;
v0x600001e47a80_0 .var "reset", 0 0;
S_0x13b704e60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 52, 6 52 0, S_0x13b70c210;
 .timescale -9 -12;
v0x600001e48ea0_0 .var/i "i", 31 0;
S_0x13b704fd0 .scope function.vec4.s32, "dMem" "dMem" 6 30, 6 30 0, S_0x13b70c210;
 .timescale -9 -12;
; Variable dMem is vec4 return value of scope S_0x13b704fd0
v0x600001e48fc0_0 .var/i "idx", 31 0;
TD_tb_MIPS_Processor.dMem ;
    %load/vec4 v0x600001e48fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 2, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 3, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 5, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 8, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 13, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 21, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 34, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 55, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 89, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to dMem (store_vec4_to_lval)
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %end;
S_0x13b707ac0 .scope module, "uut" "MIPS_Processor_Superscalar" 6 6, 7 1 0, S_0x13b70c210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x600001e45f80_0 .var "PC", 31 0;
L_0x130040208 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001e46010_0 .net/2u *"_ivl_0", 31 0, L_0x130040208;  1 drivers
v0x600001e460a0_0 .net "alu_out1", 31 0, v0x600001e495f0_0;  1 drivers
v0x600001e46130_0 .net "alu_out2", 31 0, v0x600001e49680_0;  1 drivers
v0x600001e461c0_0 .net "clk", 0 0, v0x600001e479f0_0;  1 drivers
v0x600001e46250_0 .net "decoded1", 31 0, v0x600001e4ad90_0;  1 drivers
v0x600001e462e0_0 .net "decoded2", 31 0, v0x600001e4ae20_0;  1 drivers
v0x600001e46370_0 .net "dm_data", 31 0, v0x600001e49440_0;  1 drivers
v0x600001e46400_0 .net "ex_instr1", 31 0, v0x600001e4b7b0_0;  1 drivers
v0x600001e46490_0 .net "ex_instr2", 31 0, v0x600001e4b840_0;  1 drivers
v0x600001e46520_0 .net "ex_pc", 31 0, v0x600001e4b960_0;  1 drivers
v0x600001e465b0_0 .net "exmr_Branch", 0 0, v0x600001e49c20_0;  1 drivers
v0x600001e46640_0 .net "exmr_MemRead", 0 0, v0x600001e49d40_0;  1 drivers
v0x600001e466d0_0 .net "exmr_MemToReg", 0 0, v0x600001e49e60_0;  1 drivers
v0x600001e46760_0 .net "exmr_MemWrite", 0 0, v0x600001e49f80_0;  1 drivers
v0x600001e467f0_0 .net "exmr_RegWrite", 0 0, v0x600001e4a0a0_0;  1 drivers
v0x600001e46880_0 .net "exmr_alu_result", 31 0, v0x600001e4a1c0_0;  1 drivers
v0x600001e46910_0 .net "exmr_branch_target", 31 0, v0x600001e4a400_0;  1 drivers
v0x600001e469a0_0 .net "exmr_data", 31 0, v0x600001e4a5b0_0;  1 drivers
v0x600001e46a30_0 .net "exmr_write_reg", 4 0, v0x600001e4a760_0;  1 drivers
o0x13000a140 .functor BUFZ 1, C4<z>; HiZ drive
v0x600001e46ac0_0 .net "exmr_zero", 0 0, o0x13000a140;  0 drivers
v0x600001e46b50_0 .net "id_instr1", 31 0, v0x600001e457a0_0;  1 drivers
v0x600001e46be0_0 .net "id_instr2", 31 0, v0x600001e458c0_0;  1 drivers
v0x600001e46c70_0 .net "id_pc", 31 0, v0x600001e459e0_0;  1 drivers
v0x600001e46d00_0 .net "if_pc_plus8", 31 0, L_0x600001d4cbe0;  1 drivers
v0x600001e46d90_0 .net "instr1", 31 0, L_0x600000745880;  1 drivers
v0x600001e46e20_0 .net "instr2", 31 0, L_0x600000745b90;  1 drivers
v0x600001e46eb0_0 .net "mrmw_MemToReg", 0 0, v0x600001e44750_0;  1 drivers
v0x600001e46f40_0 .net "mrmw_MemWrite", 0 0, v0x600001e44870_0;  1 drivers
v0x600001e46fd0_0 .net "mrmw_RegWrite", 0 0, v0x600001e44990_0;  1 drivers
v0x600001e47060_0 .net "mrmw_alu_result", 31 0, v0x600001e44ab0_0;  1 drivers
v0x600001e470f0_0 .net "mrmw_mem_read_data", 31 0, v0x600001e44c60_0;  1 drivers
v0x600001e47180_0 .net "mrmw_store_data_out", 31 0, v0x600001e44e10_0;  1 drivers
v0x600001e47210_0 .net "mrmw_write_reg", 4 0, v0x600001e44f30_0;  1 drivers
v0x600001e472a0_0 .net "mwwb_MemToReg", 0 0, v0x600001e45050_0;  1 drivers
v0x600001e47330_0 .net "mwwb_RegWrite", 0 0, v0x600001e45170_0;  1 drivers
v0x600001e473c0_0 .net "mwwb_alu_result", 31 0, v0x600001e45290_0;  1 drivers
v0x600001e47450_0 .net "mwwb_mem_read_data", 31 0, v0x600001e45440_0;  1 drivers
v0x600001e474e0_0 .net "mwwb_write_reg", 4 0, v0x600001e455f0_0;  1 drivers
v0x600001e47570_0 .net "pr_instr1", 31 0, v0x600001e4bba0_0;  1 drivers
v0x600001e47600_0 .net "pr_instr2", 31 0, v0x600001e4bcc0_0;  1 drivers
v0x600001e47690_0 .net "pr_pc", 31 0, v0x600001e4bde0_0;  1 drivers
v0x600001e47720_0 .net "reset", 0 0, v0x600001e47a80_0;  1 drivers
v0x600001e477b0_0 .net "wb_write_data", 31 0, L_0x600001d4d7c0;  1 drivers
v0x600001e47840_0 .net "wbfw_RegWrite", 0 0, v0x600001e45b90_0;  1 drivers
v0x600001e478d0_0 .net "wbfw_write_data", 31 0, v0x600001e45dd0_0;  1 drivers
v0x600001e47960_0 .net "wbfw_write_reg", 4 0, v0x600001e45ef0_0;  1 drivers
L_0x600001d4cbe0 .arith/sum 32, v0x600001e45f80_0, L_0x130040208;
L_0x600001d4d7c0 .functor MUXZ 32, v0x600001e45290_0, v0x600001e45440_0, v0x600001e45050_0, C4<>;
S_0x13b707c30 .scope module, "dmem" "Data_Memory" 7 112, 8 2 0, S_0x13b707ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v0x600001e490e0_0 .net "MemRead", 0 0, v0x600001e49e60_0;  alias, 1 drivers
v0x600001e49170_0 .net "MemWrite", 0 0, v0x600001e49f80_0;  alias, 1 drivers
v0x600001e49200_0 .net "addr", 31 0, v0x600001e4a1c0_0;  alias, 1 drivers
v0x600001e49290_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
v0x600001e49320_0 .var/i "i", 31 0;
v0x600001e493b0 .array "memory", 63 0, 31 0;
v0x600001e49440_0 .var "read_data", 31 0;
v0x600001e494d0_0 .net "write_data", 31 0, v0x600001e4a5b0_0;  alias, 1 drivers
v0x600001e493b0_0 .array/port v0x600001e493b0, 0;
v0x600001e493b0_1 .array/port v0x600001e493b0, 1;
E_0x60000395ca40/0 .event anyedge, v0x600001e490e0_0, v0x600001e49200_0, v0x600001e493b0_0, v0x600001e493b0_1;
v0x600001e493b0_2 .array/port v0x600001e493b0, 2;
v0x600001e493b0_3 .array/port v0x600001e493b0, 3;
v0x600001e493b0_4 .array/port v0x600001e493b0, 4;
v0x600001e493b0_5 .array/port v0x600001e493b0, 5;
E_0x60000395ca40/1 .event anyedge, v0x600001e493b0_2, v0x600001e493b0_3, v0x600001e493b0_4, v0x600001e493b0_5;
v0x600001e493b0_6 .array/port v0x600001e493b0, 6;
v0x600001e493b0_7 .array/port v0x600001e493b0, 7;
v0x600001e493b0_8 .array/port v0x600001e493b0, 8;
v0x600001e493b0_9 .array/port v0x600001e493b0, 9;
E_0x60000395ca40/2 .event anyedge, v0x600001e493b0_6, v0x600001e493b0_7, v0x600001e493b0_8, v0x600001e493b0_9;
v0x600001e493b0_10 .array/port v0x600001e493b0, 10;
v0x600001e493b0_11 .array/port v0x600001e493b0, 11;
v0x600001e493b0_12 .array/port v0x600001e493b0, 12;
v0x600001e493b0_13 .array/port v0x600001e493b0, 13;
E_0x60000395ca40/3 .event anyedge, v0x600001e493b0_10, v0x600001e493b0_11, v0x600001e493b0_12, v0x600001e493b0_13;
v0x600001e493b0_14 .array/port v0x600001e493b0, 14;
v0x600001e493b0_15 .array/port v0x600001e493b0, 15;
v0x600001e493b0_16 .array/port v0x600001e493b0, 16;
v0x600001e493b0_17 .array/port v0x600001e493b0, 17;
E_0x60000395ca40/4 .event anyedge, v0x600001e493b0_14, v0x600001e493b0_15, v0x600001e493b0_16, v0x600001e493b0_17;
v0x600001e493b0_18 .array/port v0x600001e493b0, 18;
v0x600001e493b0_19 .array/port v0x600001e493b0, 19;
v0x600001e493b0_20 .array/port v0x600001e493b0, 20;
v0x600001e493b0_21 .array/port v0x600001e493b0, 21;
E_0x60000395ca40/5 .event anyedge, v0x600001e493b0_18, v0x600001e493b0_19, v0x600001e493b0_20, v0x600001e493b0_21;
v0x600001e493b0_22 .array/port v0x600001e493b0, 22;
v0x600001e493b0_23 .array/port v0x600001e493b0, 23;
v0x600001e493b0_24 .array/port v0x600001e493b0, 24;
v0x600001e493b0_25 .array/port v0x600001e493b0, 25;
E_0x60000395ca40/6 .event anyedge, v0x600001e493b0_22, v0x600001e493b0_23, v0x600001e493b0_24, v0x600001e493b0_25;
v0x600001e493b0_26 .array/port v0x600001e493b0, 26;
v0x600001e493b0_27 .array/port v0x600001e493b0, 27;
v0x600001e493b0_28 .array/port v0x600001e493b0, 28;
v0x600001e493b0_29 .array/port v0x600001e493b0, 29;
E_0x60000395ca40/7 .event anyedge, v0x600001e493b0_26, v0x600001e493b0_27, v0x600001e493b0_28, v0x600001e493b0_29;
v0x600001e493b0_30 .array/port v0x600001e493b0, 30;
v0x600001e493b0_31 .array/port v0x600001e493b0, 31;
v0x600001e493b0_32 .array/port v0x600001e493b0, 32;
v0x600001e493b0_33 .array/port v0x600001e493b0, 33;
E_0x60000395ca40/8 .event anyedge, v0x600001e493b0_30, v0x600001e493b0_31, v0x600001e493b0_32, v0x600001e493b0_33;
v0x600001e493b0_34 .array/port v0x600001e493b0, 34;
v0x600001e493b0_35 .array/port v0x600001e493b0, 35;
v0x600001e493b0_36 .array/port v0x600001e493b0, 36;
v0x600001e493b0_37 .array/port v0x600001e493b0, 37;
E_0x60000395ca40/9 .event anyedge, v0x600001e493b0_34, v0x600001e493b0_35, v0x600001e493b0_36, v0x600001e493b0_37;
v0x600001e493b0_38 .array/port v0x600001e493b0, 38;
v0x600001e493b0_39 .array/port v0x600001e493b0, 39;
v0x600001e493b0_40 .array/port v0x600001e493b0, 40;
v0x600001e493b0_41 .array/port v0x600001e493b0, 41;
E_0x60000395ca40/10 .event anyedge, v0x600001e493b0_38, v0x600001e493b0_39, v0x600001e493b0_40, v0x600001e493b0_41;
v0x600001e493b0_42 .array/port v0x600001e493b0, 42;
v0x600001e493b0_43 .array/port v0x600001e493b0, 43;
v0x600001e493b0_44 .array/port v0x600001e493b0, 44;
v0x600001e493b0_45 .array/port v0x600001e493b0, 45;
E_0x60000395ca40/11 .event anyedge, v0x600001e493b0_42, v0x600001e493b0_43, v0x600001e493b0_44, v0x600001e493b0_45;
v0x600001e493b0_46 .array/port v0x600001e493b0, 46;
v0x600001e493b0_47 .array/port v0x600001e493b0, 47;
v0x600001e493b0_48 .array/port v0x600001e493b0, 48;
v0x600001e493b0_49 .array/port v0x600001e493b0, 49;
E_0x60000395ca40/12 .event anyedge, v0x600001e493b0_46, v0x600001e493b0_47, v0x600001e493b0_48, v0x600001e493b0_49;
v0x600001e493b0_50 .array/port v0x600001e493b0, 50;
v0x600001e493b0_51 .array/port v0x600001e493b0, 51;
v0x600001e493b0_52 .array/port v0x600001e493b0, 52;
v0x600001e493b0_53 .array/port v0x600001e493b0, 53;
E_0x60000395ca40/13 .event anyedge, v0x600001e493b0_50, v0x600001e493b0_51, v0x600001e493b0_52, v0x600001e493b0_53;
v0x600001e493b0_54 .array/port v0x600001e493b0, 54;
v0x600001e493b0_55 .array/port v0x600001e493b0, 55;
v0x600001e493b0_56 .array/port v0x600001e493b0, 56;
v0x600001e493b0_57 .array/port v0x600001e493b0, 57;
E_0x60000395ca40/14 .event anyedge, v0x600001e493b0_54, v0x600001e493b0_55, v0x600001e493b0_56, v0x600001e493b0_57;
v0x600001e493b0_58 .array/port v0x600001e493b0, 58;
v0x600001e493b0_59 .array/port v0x600001e493b0, 59;
v0x600001e493b0_60 .array/port v0x600001e493b0, 60;
v0x600001e493b0_61 .array/port v0x600001e493b0, 61;
E_0x60000395ca40/15 .event anyedge, v0x600001e493b0_58, v0x600001e493b0_59, v0x600001e493b0_60, v0x600001e493b0_61;
v0x600001e493b0_62 .array/port v0x600001e493b0, 62;
v0x600001e493b0_63 .array/port v0x600001e493b0, 63;
E_0x60000395ca40/16 .event anyedge, v0x600001e493b0_62, v0x600001e493b0_63;
E_0x60000395ca40 .event/or E_0x60000395ca40/0, E_0x60000395ca40/1, E_0x60000395ca40/2, E_0x60000395ca40/3, E_0x60000395ca40/4, E_0x60000395ca40/5, E_0x60000395ca40/6, E_0x60000395ca40/7, E_0x60000395ca40/8, E_0x60000395ca40/9, E_0x60000395ca40/10, E_0x60000395ca40/11, E_0x60000395ca40/12, E_0x60000395ca40/13, E_0x60000395ca40/14, E_0x60000395ca40/15, E_0x60000395ca40/16;
E_0x60000395cc40 .event posedge, v0x600001e49290_0;
S_0x13b70c980 .scope module, "ex_dual" "EX_Dual" 7 71, 9 2 0, S_0x13b707ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr1_in";
    .port_info 3 /INPUT 32 "instr2_in";
    .port_info 4 /OUTPUT 32 "alu_out1";
    .port_info 5 /OUTPUT 32 "alu_out2";
v0x600001e495f0_0 .var "alu_out1", 31 0;
v0x600001e49680_0 .var "alu_out2", 31 0;
v0x600001e49710_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
v0x600001e497a0_0 .var "fib1_lane1", 31 0;
v0x600001e49830_0 .var "fib1_lane2", 31 0;
v0x600001e498c0_0 .var "fib2_lane1", 31 0;
v0x600001e49950_0 .var "fib2_lane2", 31 0;
v0x600001e499e0_0 .net "instr1_in", 31 0, v0x600001e4b7b0_0;  alias, 1 drivers
v0x600001e49a70_0 .net "instr2_in", 31 0, v0x600001e4b840_0;  alias, 1 drivers
v0x600001e49b00_0 .net "reset", 0 0, v0x600001e47a80_0;  alias, 1 drivers
S_0x13b70caf0 .scope module, "ex_mr" "EX_MR" 7 86, 10 1 0, S_0x13b707ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 1 "MemWrite";
    .port_info 6 /INPUT 1 "Branch";
    .port_info 7 /INPUT 32 "alu_result";
    .port_info 8 /INPUT 1 "alu_zero";
    .port_info 9 /INPUT 32 "pr_read_data2";
    .port_info 10 /INPUT 5 "write_reg";
    .port_info 11 /INPUT 32 "branch_target";
    .port_info 12 /OUTPUT 1 "MemToReg_out";
    .port_info 13 /OUTPUT 1 "RegWrite_out";
    .port_info 14 /OUTPUT 1 "MemRead_out";
    .port_info 15 /OUTPUT 1 "MemWrite_out";
    .port_info 16 /OUTPUT 1 "Branch_out";
    .port_info 17 /OUTPUT 32 "alu_result_out";
    .port_info 18 /OUTPUT 1 "alu_zero_out";
    .port_info 19 /OUTPUT 32 "pr_read_data2_out";
    .port_info 20 /OUTPUT 5 "write_reg_out";
    .port_info 21 /OUTPUT 32 "branch_target_out";
L_0x1300404d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001e49b90_0 .net "Branch", 0 0, L_0x1300404d8;  1 drivers
v0x600001e49c20_0 .var "Branch_out", 0 0;
L_0x130040448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001e49cb0_0 .net "MemRead", 0 0, L_0x130040448;  1 drivers
v0x600001e49d40_0 .var "MemRead_out", 0 0;
L_0x1300403b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001e49dd0_0 .net "MemToReg", 0 0, L_0x1300403b8;  1 drivers
v0x600001e49e60_0 .var "MemToReg_out", 0 0;
L_0x130040490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001e49ef0_0 .net "MemWrite", 0 0, L_0x130040490;  1 drivers
v0x600001e49f80_0 .var "MemWrite_out", 0 0;
L_0x130040400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001e4a010_0 .net "RegWrite", 0 0, L_0x130040400;  1 drivers
v0x600001e4a0a0_0 .var "RegWrite_out", 0 0;
v0x600001e4a130_0 .net "alu_result", 31 0, v0x600001e495f0_0;  alias, 1 drivers
v0x600001e4a1c0_0 .var "alu_result_out", 31 0;
v0x600001e4a250_0 .net "alu_zero", 0 0, o0x13000a140;  alias, 0 drivers
v0x600001e4a2e0_0 .var "alu_zero_out", 0 0;
L_0x1300405b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e4a370_0 .net "branch_target", 31 0, L_0x1300405b0;  1 drivers
v0x600001e4a400_0 .var "branch_target_out", 31 0;
v0x600001e4a490_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
L_0x130040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e4a520_0 .net "pr_read_data2", 31 0, L_0x130040520;  1 drivers
v0x600001e4a5b0_0 .var "pr_read_data2_out", 31 0;
v0x600001e4a640_0 .net "reset", 0 0, v0x600001e47a80_0;  alias, 1 drivers
L_0x130040568 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x600001e4a6d0_0 .net "write_reg", 4 0, L_0x130040568;  1 drivers
v0x600001e4a760_0 .var "write_reg_out", 4 0;
S_0x13b7071e0 .scope module, "id_dual" "ID_Dual" 7 45, 11 4 0, S_0x13b707ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr1_in";
    .port_info 4 /INPUT 32 "instr2_in";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 32 "decoded1";
    .port_info 7 /OUTPUT 32 "decoded2";
L_0x600000745b20 .functor OR 1, L_0x600001d4d540, L_0x600001d4d5e0, C4<0>, C4<0>;
L_0x600000745c70 .functor AND 1, L_0x600000745b20, L_0x600001d4d720, C4<1>, C4<1>;
v0x600001e4a7f0_0 .net *"_ivl_10", 0 0, L_0x600001d4d2c0;  1 drivers
v0x600001e4a880_0 .net *"_ivl_18", 0 0, L_0x600001d4d540;  1 drivers
v0x600001e4a910_0 .net *"_ivl_20", 0 0, L_0x600001d4d5e0;  1 drivers
v0x600001e4a9a0_0 .net *"_ivl_23", 0 0, L_0x600000745b20;  1 drivers
v0x600001e4aa30_0 .net *"_ivl_24", 31 0, L_0x600001d4d680;  1 drivers
L_0x130040328 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e4aac0_0 .net *"_ivl_27", 26 0, L_0x130040328;  1 drivers
L_0x130040370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001e4ab50_0 .net/2u *"_ivl_28", 31 0, L_0x130040370;  1 drivers
v0x600001e4abe0_0 .net *"_ivl_30", 0 0, L_0x600001d4d720;  1 drivers
L_0x1300402e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x600001e4ac70_0 .net/2u *"_ivl_8", 5 0, L_0x1300402e0;  1 drivers
v0x600001e4ad00_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
v0x600001e4ad90_0 .var "decoded1", 31 0;
v0x600001e4ae20_0 .var "decoded2", 31 0;
v0x600001e4aeb0_0 .net "dependency", 0 0, L_0x600000745c70;  1 drivers
v0x600001e4af40_0 .net "dest1", 4 0, L_0x600001d4d360;  1 drivers
v0x600001e4afd0_0 .net "instr1_in", 31 0, v0x600001e457a0_0;  alias, 1 drivers
v0x600001e4b060_0 .net "instr2_in", 31 0, v0x600001e458c0_0;  alias, 1 drivers
v0x600001e4b0f0_0 .net "opcode1", 5 0, L_0x600001d4d040;  1 drivers
v0x600001e4b180_0 .net "pc_in", 31 0, v0x600001e459e0_0;  alias, 1 drivers
v0x600001e4b210_0 .var "pc_out", 31 0;
v0x600001e4b2a0_0 .net "rd1", 4 0, L_0x600001d4d220;  1 drivers
v0x600001e4b330_0 .net "reset", 0 0, v0x600001e47a80_0;  alias, 1 drivers
v0x600001e4b3c0_0 .net "rs1", 4 0, L_0x600001d4d0e0;  1 drivers
v0x600001e4b450_0 .net "rs2", 4 0, L_0x600001d4d400;  1 drivers
v0x600001e4b4e0_0 .net "rt1", 4 0, L_0x600001d4d180;  1 drivers
v0x600001e4b570_0 .net "rt2", 4 0, L_0x600001d4d4a0;  1 drivers
L_0x600001d4d040 .part v0x600001e457a0_0, 26, 6;
L_0x600001d4d0e0 .part v0x600001e457a0_0, 21, 5;
L_0x600001d4d180 .part v0x600001e457a0_0, 16, 5;
L_0x600001d4d220 .part v0x600001e457a0_0, 11, 5;
L_0x600001d4d2c0 .cmp/eq 6, L_0x600001d4d040, L_0x1300402e0;
L_0x600001d4d360 .functor MUXZ 5, L_0x600001d4d180, L_0x600001d4d220, L_0x600001d4d2c0, C4<>;
L_0x600001d4d400 .part v0x600001e458c0_0, 21, 5;
L_0x600001d4d4a0 .part v0x600001e458c0_0, 16, 5;
L_0x600001d4d540 .cmp/eq 5, L_0x600001d4d400, L_0x600001d4d360;
L_0x600001d4d5e0 .cmp/eq 5, L_0x600001d4d4a0, L_0x600001d4d360;
L_0x600001d4d680 .concat [ 5 27 0 0], L_0x600001d4d360, L_0x130040328;
L_0x600001d4d720 .cmp/ne 32, L_0x600001d4d680, L_0x130040370;
S_0x13b707350 .scope module, "id_ex_dual" "ID_EX_Dual" 7 58, 12 2 0, S_0x13b707ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "decoded1_in";
    .port_info 4 /INPUT 32 "decoded2_in";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 32 "ex_instr1";
    .port_info 7 /OUTPUT 32 "ex_instr2";
v0x600001e4b600_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
v0x600001e4b690_0 .net "decoded1_in", 31 0, v0x600001e4ad90_0;  alias, 1 drivers
v0x600001e4b720_0 .net "decoded2_in", 31 0, v0x600001e4ae20_0;  alias, 1 drivers
v0x600001e4b7b0_0 .var "ex_instr1", 31 0;
v0x600001e4b840_0 .var "ex_instr2", 31 0;
v0x600001e4b8d0_0 .net "pc_in", 31 0, v0x600001e459e0_0;  alias, 1 drivers
v0x600001e4b960_0 .var "pc_out", 31 0;
v0x600001e4b9f0_0 .net "reset", 0 0, v0x600001e47a80_0;  alias, 1 drivers
S_0x13b708c80 .scope module, "if_pr_dual" "IF_PR_Dual" 7 19, 13 1 0, S_0x13b707ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr1_in";
    .port_info 4 /INPUT 32 "instr2_in";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 32 "instr1_out";
    .port_info 7 /OUTPUT 32 "instr2_out";
v0x600001e4ba80_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
v0x600001e4bb10_0 .net "instr1_in", 31 0, L_0x600000745880;  alias, 1 drivers
v0x600001e4bba0_0 .var "instr1_out", 31 0;
v0x600001e4bc30_0 .net "instr2_in", 31 0, L_0x600000745b90;  alias, 1 drivers
v0x600001e4bcc0_0 .var "instr2_out", 31 0;
v0x600001e4bd50_0 .net "pc_in", 31 0, L_0x600001d4cbe0;  alias, 1 drivers
v0x600001e4bde0_0 .var "pc_out", 31 0;
v0x600001e4be70_0 .net "reset", 0 0, v0x600001e47a80_0;  alias, 1 drivers
S_0x13b708df0 .scope module, "imem_dual" "Instruction_Memory_Dual" 7 11, 14 2 0, S_0x13b707ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr1";
    .port_info 2 /OUTPUT 32 "instr2";
L_0x600000745880 .functor BUFZ 32, L_0x600001d4cc80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600000745b90 .functor BUFZ 32, L_0x600001d4cdc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001e4bf00_0 .net *"_ivl_0", 31 0, L_0x600001d4cc80;  1 drivers
v0x600001e44000_0 .net *"_ivl_10", 31 0, L_0x600001d4cf00;  1 drivers
L_0x130040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001e44090_0 .net *"_ivl_13", 1 0, L_0x130040250;  1 drivers
L_0x130040298 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001e44120_0 .net/2u *"_ivl_14", 31 0, L_0x130040298;  1 drivers
v0x600001e441b0_0 .net *"_ivl_16", 31 0, L_0x600001d4cfa0;  1 drivers
v0x600001e44240_0 .net *"_ivl_3", 29 0, L_0x600001d4cd20;  1 drivers
v0x600001e442d0_0 .net *"_ivl_6", 31 0, L_0x600001d4cdc0;  1 drivers
v0x600001e44360_0 .net *"_ivl_9", 29 0, L_0x600001d4ce60;  1 drivers
v0x600001e443f0_0 .net "addr", 31 0, v0x600001e45f80_0;  1 drivers
v0x600001e44480_0 .var/i "i", 31 0;
v0x600001e44510_0 .net "instr1", 31 0, L_0x600000745880;  alias, 1 drivers
v0x600001e445a0_0 .net "instr2", 31 0, L_0x600000745b90;  alias, 1 drivers
v0x600001e44630 .array "memory", 127 0, 31 0;
L_0x600001d4cc80 .array/port v0x600001e44630, L_0x600001d4cd20;
L_0x600001d4cd20 .part v0x600001e45f80_0, 2, 30;
L_0x600001d4cdc0 .array/port v0x600001e44630, L_0x600001d4cfa0;
L_0x600001d4ce60 .part v0x600001e45f80_0, 2, 30;
L_0x600001d4cf00 .concat [ 30 2 0 0], L_0x600001d4ce60, L_0x130040250;
L_0x600001d4cfa0 .arith/sum 32, L_0x600001d4cf00, L_0x130040298;
S_0x13b7083a0 .scope module, "mr_mw" "MR_MW" 7 126, 15 1 0, S_0x13b707ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 1 "MemWrite";
    .port_info 5 /INPUT 32 "mem_read_data";
    .port_info 6 /INPUT 32 "alu_result";
    .port_info 7 /INPUT 5 "write_reg";
    .port_info 8 /INPUT 32 "store_data";
    .port_info 9 /OUTPUT 1 "MemToReg_out";
    .port_info 10 /OUTPUT 1 "RegWrite_out";
    .port_info 11 /OUTPUT 1 "MemWrite_out";
    .port_info 12 /OUTPUT 32 "mem_read_data_out";
    .port_info 13 /OUTPUT 32 "alu_result_out";
    .port_info 14 /OUTPUT 5 "write_reg_out";
    .port_info 15 /OUTPUT 32 "store_data_out";
v0x600001e446c0_0 .net "MemToReg", 0 0, v0x600001e49e60_0;  alias, 1 drivers
v0x600001e44750_0 .var "MemToReg_out", 0 0;
v0x600001e447e0_0 .net "MemWrite", 0 0, v0x600001e49f80_0;  alias, 1 drivers
v0x600001e44870_0 .var "MemWrite_out", 0 0;
v0x600001e44900_0 .net "RegWrite", 0 0, v0x600001e4a0a0_0;  alias, 1 drivers
v0x600001e44990_0 .var "RegWrite_out", 0 0;
v0x600001e44a20_0 .net "alu_result", 31 0, v0x600001e4a1c0_0;  alias, 1 drivers
v0x600001e44ab0_0 .var "alu_result_out", 31 0;
v0x600001e44b40_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
v0x600001e44bd0_0 .net "mem_read_data", 31 0, v0x600001e49440_0;  alias, 1 drivers
v0x600001e44c60_0 .var "mem_read_data_out", 31 0;
v0x600001e44cf0_0 .net "reset", 0 0, v0x600001e47a80_0;  alias, 1 drivers
v0x600001e44d80_0 .net "store_data", 31 0, v0x600001e4a5b0_0;  alias, 1 drivers
v0x600001e44e10_0 .var "store_data_out", 31 0;
v0x600001e44ea0_0 .net "write_reg", 4 0, v0x600001e4a760_0;  alias, 1 drivers
v0x600001e44f30_0 .var "write_reg_out", 4 0;
S_0x13b70a600 .scope module, "mw_wb" "MW_WB" 7 147, 16 1 0, S_0x13b707ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemToReg";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 32 "mem_read_data";
    .port_info 5 /INPUT 32 "alu_result";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /OUTPUT 1 "MemToReg_out";
    .port_info 8 /OUTPUT 1 "RegWrite_out";
    .port_info 9 /OUTPUT 32 "mem_read_data_out";
    .port_info 10 /OUTPUT 32 "alu_result_out";
    .port_info 11 /OUTPUT 5 "write_reg_out";
v0x600001e44fc0_0 .net "MemToReg", 0 0, v0x600001e44750_0;  alias, 1 drivers
v0x600001e45050_0 .var "MemToReg_out", 0 0;
v0x600001e450e0_0 .net "RegWrite", 0 0, v0x600001e44990_0;  alias, 1 drivers
v0x600001e45170_0 .var "RegWrite_out", 0 0;
v0x600001e45200_0 .net "alu_result", 31 0, v0x600001e44ab0_0;  alias, 1 drivers
v0x600001e45290_0 .var "alu_result_out", 31 0;
v0x600001e45320_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
v0x600001e453b0_0 .net "mem_read_data", 31 0, v0x600001e44c60_0;  alias, 1 drivers
v0x600001e45440_0 .var "mem_read_data_out", 31 0;
v0x600001e454d0_0 .net "reset", 0 0, v0x600001e47a80_0;  alias, 1 drivers
v0x600001e45560_0 .net "write_reg", 4 0, v0x600001e44f30_0;  alias, 1 drivers
v0x600001e455f0_0 .var "write_reg_out", 4 0;
S_0x13b709560 .scope module, "pr_id_dual" "PR_ID_Dual" 7 32, 17 1 0, S_0x13b707ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr1_in";
    .port_info 4 /INPUT 32 "instr2_in";
    .port_info 5 /OUTPUT 32 "pc_out";
    .port_info 6 /OUTPUT 32 "instr1_out";
    .port_info 7 /OUTPUT 32 "instr2_out";
v0x600001e45680_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
v0x600001e45710_0 .net "instr1_in", 31 0, v0x600001e4bba0_0;  alias, 1 drivers
v0x600001e457a0_0 .var "instr1_out", 31 0;
v0x600001e45830_0 .net "instr2_in", 31 0, v0x600001e4bcc0_0;  alias, 1 drivers
v0x600001e458c0_0 .var "instr2_out", 31 0;
v0x600001e45950_0 .net "pc_in", 31 0, v0x600001e4bde0_0;  alias, 1 drivers
v0x600001e459e0_0 .var "pc_out", 31 0;
v0x600001e45a70_0 .net "reset", 0 0, v0x600001e47a80_0;  alias, 1 drivers
S_0x13b7096d0 .scope module, "wb_fw" "WB_FW" 7 165, 18 1 0, S_0x13b707ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 32 "write_back_data";
    .port_info 4 /INPUT 5 "write_reg";
    .port_info 5 /OUTPUT 1 "RegWrite_out";
    .port_info 6 /OUTPUT 32 "write_back_data_out";
    .port_info 7 /OUTPUT 5 "write_reg_out";
v0x600001e45b00_0 .net "RegWrite", 0 0, v0x600001e45170_0;  alias, 1 drivers
v0x600001e45b90_0 .var "RegWrite_out", 0 0;
v0x600001e45c20_0 .net "clk", 0 0, v0x600001e479f0_0;  alias, 1 drivers
v0x600001e45cb0_0 .net "reset", 0 0, v0x600001e47a80_0;  alias, 1 drivers
v0x600001e45d40_0 .net "write_back_data", 31 0, L_0x600001d4d7c0;  alias, 1 drivers
v0x600001e45dd0_0 .var "write_back_data_out", 31 0;
v0x600001e45e60_0 .net "write_reg", 4 0, v0x600001e455f0_0;  alias, 1 drivers
v0x600001e45ef0_0 .var "write_reg_out", 4 0;
    .scope S_0x13b723260;
T_1 ;
    %wait E_0x60000395cac0;
    %load/vec4 v0x600001e4f330_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e4f450_0, 0, 32;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x600001e4f2a0_0;
    %load/vec4 v0x600001e4f3c0_0;
    %add;
    %store/vec4 v0x600001e4f450_0, 0, 32;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x600001e4f2a0_0;
    %load/vec4 v0x600001e4f3c0_0;
    %sub;
    %store/vec4 v0x600001e4f450_0, 0, 32;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x600001e4f2a0_0;
    %load/vec4 v0x600001e4f3c0_0;
    %and;
    %store/vec4 v0x600001e4f450_0, 0, 32;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x600001e4f2a0_0;
    %load/vec4 v0x600001e4f3c0_0;
    %or;
    %store/vec4 v0x600001e4f450_0, 0, 32;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13b70d100;
T_2 ;
    %wait E_0x60000395cb40;
    %load/vec4 v0x600001e4f690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001e4f600_0, 0, 4;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001e4f600_0, 0, 4;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600001e4f600_0, 0, 4;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x600001e4f720_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001e4f600_0, 0, 4;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600001e4f600_0, 0, 4;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600001e4f600_0, 0, 4;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600001e4f600_0, 0, 4;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600001e4f600_0, 0, 4;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13b70d270;
T_3 ;
    %wait E_0x60000395cb80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e4fba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e4f840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e4fa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e4fc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e4f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e4fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e4f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e4f960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001e4f7b0_0, 0, 2;
    %load/vec4 v0x600001e4fcc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4fba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4fc30_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001e4f7b0_0, 0, 2;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4f840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4fc30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4f9f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001e4f7b0_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4f840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4fb10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001e4f7b0_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4f8d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001e4f7b0_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4f840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4fc30_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001e4f7b0_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e4f960_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13b70c0a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e48a20_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x600001e48a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001e48a20_0;
    %store/vec4a v0x600001e48cf0, 4, 0;
    %load/vec4 v0x600001e48a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e48a20_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x13b70c0a0;
T_5 ;
    %wait E_0x60000395cbc0;
    %load/vec4 v0x600001e4fd50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x600001e48e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x600001e48d80_0;
    %load/vec4 v0x600001e48e10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001e48cf0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13b708df0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e44480_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x600001e44480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001e44480_0;
    %store/vec4a v0x600001e44630, 4, 0;
    %load/vec4 v0x600001e44480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e44480_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 2348875776, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 2348941316, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 8224, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 537198600, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 2896363520, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 4196384, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 6295584, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 547684356, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 537329674, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 277282817, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 134217738, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e44630, 4, 0;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x600001e44480_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001e44480_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001e44480_0;
    %store/vec4a v0x600001e44630, 4, 0;
    %load/vec4 v0x600001e44480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e44480_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .thread T_6;
    .scope S_0x13b708c80;
T_7 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e4be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4bde0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4bba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4bcc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600001e4bd50_0;
    %assign/vec4 v0x600001e4bde0_0, 0;
    %load/vec4 v0x600001e4bb10_0;
    %assign/vec4 v0x600001e4bba0_0, 0;
    %load/vec4 v0x600001e4bc30_0;
    %assign/vec4 v0x600001e4bcc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13b709560;
T_8 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e45a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e459e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e457a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e458c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600001e45950_0;
    %assign/vec4 v0x600001e459e0_0, 0;
    %load/vec4 v0x600001e45710_0;
    %assign/vec4 v0x600001e457a0_0, 0;
    %load/vec4 v0x600001e45830_0;
    %assign/vec4 v0x600001e458c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13b7071e0;
T_9 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e4b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4b210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4ad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4ae20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001e4b180_0;
    %assign/vec4 v0x600001e4b210_0, 0;
    %load/vec4 v0x600001e4afd0_0;
    %assign/vec4 v0x600001e4ad90_0, 0;
    %load/vec4 v0x600001e4aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4ae20_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x600001e4b060_0;
    %assign/vec4 v0x600001e4ae20_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13b707350;
T_10 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e4b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4b960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4b7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4b840_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600001e4b8d0_0;
    %assign/vec4 v0x600001e4b960_0, 0;
    %load/vec4 v0x600001e4b690_0;
    %assign/vec4 v0x600001e4b7b0_0, 0;
    %load/vec4 v0x600001e4b720_0;
    %assign/vec4 v0x600001e4b840_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13b70c980;
T_11 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e49b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e497a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x600001e498c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e495f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e49830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e49950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e49680_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001e499e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x600001e497a0_0;
    %load/vec4 v0x600001e498c0_0;
    %add;
    %assign/vec4 v0x600001e495f0_0, 0;
    %load/vec4 v0x600001e498c0_0;
    %assign/vec4 v0x600001e497a0_0, 0;
    %load/vec4 v0x600001e497a0_0;
    %load/vec4 v0x600001e498c0_0;
    %add;
    %assign/vec4 v0x600001e498c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x600001e495f0_0;
    %assign/vec4 v0x600001e495f0_0, 0;
T_11.3 ;
    %load/vec4 v0x600001e49a70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x600001e49830_0;
    %load/vec4 v0x600001e49950_0;
    %add;
    %assign/vec4 v0x600001e49680_0, 0;
    %load/vec4 v0x600001e49950_0;
    %assign/vec4 v0x600001e49830_0, 0;
    %load/vec4 v0x600001e49830_0;
    %load/vec4 v0x600001e49950_0;
    %add;
    %assign/vec4 v0x600001e49950_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e49680_0, 0;
T_11.5 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13b70caf0;
T_12 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e4a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e49e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e4a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e49d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e49f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e49c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4a1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e4a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4a5b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001e4a760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e4a400_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001e49dd0_0;
    %assign/vec4 v0x600001e49e60_0, 0;
    %load/vec4 v0x600001e4a010_0;
    %assign/vec4 v0x600001e4a0a0_0, 0;
    %load/vec4 v0x600001e49cb0_0;
    %assign/vec4 v0x600001e49d40_0, 0;
    %load/vec4 v0x600001e49ef0_0;
    %assign/vec4 v0x600001e49f80_0, 0;
    %load/vec4 v0x600001e49b90_0;
    %assign/vec4 v0x600001e49c20_0, 0;
    %load/vec4 v0x600001e4a130_0;
    %assign/vec4 v0x600001e4a1c0_0, 0;
    %load/vec4 v0x600001e4a250_0;
    %assign/vec4 v0x600001e4a2e0_0, 0;
    %load/vec4 v0x600001e4a520_0;
    %assign/vec4 v0x600001e4a5b0_0, 0;
    %load/vec4 v0x600001e4a6d0_0;
    %assign/vec4 v0x600001e4a760_0, 0;
    %load/vec4 v0x600001e4a370_0;
    %assign/vec4 v0x600001e4a400_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13b707c30;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e493b0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001e493b0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x600001e49320_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x600001e49320_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x600001e49320_0;
    %store/vec4a v0x600001e493b0, 4, 0;
    %load/vec4 v0x600001e49320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e49320_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x13b707c30;
T_14 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e49170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x600001e494d0_0;
    %load/vec4 v0x600001e49200_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001e493b0, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13b707c30;
T_15 ;
    %wait E_0x60000395ca40;
    %load/vec4 v0x600001e490e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x600001e49200_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x600001e493b0, 4;
    %store/vec4 v0x600001e49440_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e49440_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x13b7083a0;
T_16 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e44cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e44750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e44990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e44870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e44c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e44ab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001e44f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e44e10_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001e446c0_0;
    %assign/vec4 v0x600001e44750_0, 0;
    %load/vec4 v0x600001e44900_0;
    %assign/vec4 v0x600001e44990_0, 0;
    %load/vec4 v0x600001e447e0_0;
    %assign/vec4 v0x600001e44870_0, 0;
    %load/vec4 v0x600001e44bd0_0;
    %assign/vec4 v0x600001e44c60_0, 0;
    %load/vec4 v0x600001e44a20_0;
    %assign/vec4 v0x600001e44ab0_0, 0;
    %load/vec4 v0x600001e44ea0_0;
    %assign/vec4 v0x600001e44f30_0, 0;
    %load/vec4 v0x600001e44d80_0;
    %assign/vec4 v0x600001e44e10_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13b70a600;
T_17 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e454d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e45050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e45170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e45440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e45290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001e455f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001e44fc0_0;
    %assign/vec4 v0x600001e45050_0, 0;
    %load/vec4 v0x600001e450e0_0;
    %assign/vec4 v0x600001e45170_0, 0;
    %load/vec4 v0x600001e453b0_0;
    %assign/vec4 v0x600001e45440_0, 0;
    %load/vec4 v0x600001e45200_0;
    %assign/vec4 v0x600001e45290_0, 0;
    %load/vec4 v0x600001e45560_0;
    %assign/vec4 v0x600001e455f0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13b7096d0;
T_18 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e45cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001e45b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e45dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001e45ef0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001e45b00_0;
    %assign/vec4 v0x600001e45b90_0, 0;
    %load/vec4 v0x600001e45d40_0;
    %assign/vec4 v0x600001e45dd0_0, 0;
    %load/vec4 v0x600001e45e60_0;
    %assign/vec4 v0x600001e45ef0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13b707ac0;
T_19 ;
    %wait E_0x60000395cc40;
    %load/vec4 v0x600001e47720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001e45f80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001e46d00_0;
    %assign/vec4 v0x600001e45f80_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13b70c210;
T_20 ;
    %vpi_call 6 13 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 6 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13b70c210 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x13b70c210;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e479f0_0, 0, 1;
T_21.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600001e479f0_0;
    %inv;
    %store/vec4 v0x600001e479f0_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x13b70c210;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001e47a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001e47a80_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x13b70c210;
T_23 ;
    %delay 2000000, 0;
    %vpi_call 6 51 "$display", "Computed Fibonacci Terms (next 10 terms):" {0 0 0};
    %fork t_1, S_0x13b704e60;
    %jmp t_0;
    .scope S_0x13b704e60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001e48ea0_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x600001e48ea0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x600001e48ea0_0;
    %addi 3, 0, 32;
    %load/vec4 v0x600001e48ea0_0;
    %store/vec4 v0x600001e48fc0_0, 0, 32;
    %callf/vec4 TD_tb_MIPS_Processor.dMem, S_0x13b704fd0;
    %vpi_call 6 53 "$display", "Term %0d: %0d", S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v0x600001e48ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001e48ea0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_0x13b70c210;
t_0 %join;
    %vpi_call 6 55 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "ALU.v";
    "ALU_Control.v";
    "Control_Unit.v";
    "Register_File.v";
    "tb_MIPS_Procesor_Superscalar.v";
    "MIPS_Processor_Superscalar.v";
    "Data_Memory.v";
    "EX_Dual.v";
    "EX_MR.v";
    "ID_Dual.v";
    "ID_EX_Dual.v";
    "IF_PR_Dual.v";
    "Instruction_Memory_Dual.v";
    "MR_MW.v";
    "MW_WB.v";
    "PR_ID_Dual.v";
    "WB_FW.v";
