<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - SNR_Check.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../SNR_Check.vhd" target="rtwreport_document_frame" id="linkToText_plain">SNR_Check.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hydroZ\hdlsrc\Test_DOA\SNR_Check.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2022-04-09 18:48:16</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: SNR_Check</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: Test_DOA/SNR Check</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> SNR_Check <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        a                                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18</span>
</span><span><a class="LN" id="27">   27   </a>        validIn_sum                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        alphaValue                        :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18</span>
</span><span><a class="LN" id="29">   29   </a>        validIn_Max                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        SNR_Threshold                     :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="31">   31   </a>        SNR_check_1                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="32">   32   </a>        Debug                             :   <span class="KW">OUT</span>   std_logic_vector(26 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix27_En8</span>
</span><span><a class="LN" id="33">   33   </a>        );
</span><span><a class="LN" id="34">   34   </a><span class="KW">END</span> SNR_Check;
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a>
</span><span><a class="LN" id="37">   37   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> SNR_Check <span class="KW">IS</span>
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="40">   40   </a>  <span class="KW">COMPONENT</span> Division
</span><span><a class="LN" id="41">   41   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="42">   42   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="43">   43   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="44">   44   </a>          Somme                           :   <span class="KW">IN</span>    std_logic_vector(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En8</span>
</span><span><a class="LN" id="45">   45   </a>          alphaValeur_Max                 :   <span class="KW">IN</span>    std_logic_vector(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18</span>
</span><span><a class="LN" id="46">   46   </a>          SNR_Threshold                   :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="47">   47   </a>          Trigger                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>          SNR_check                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="49">   49   </a>          Debug                           :   <span class="KW">OUT</span>   std_logic_vector(26 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix27_En8</span>
</span><span><a class="LN" id="50">   50   </a>          );
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="52">   52   </a>
</span><span><a class="LN" id="53">   53   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Division
</span><span><a class="LN" id="55">   55   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Division(rtl);
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_counter_out  : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="59">   59   </a>  <span class="KW">SIGNAL</span> s                                : std_logic;
</span><span><a class="LN" id="60">   60   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_and1_out     : std_logic;
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">SIGNAL</span> s_1                              : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En8</span>
</span><span><a class="LN" id="63">   63   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_not1_out     : std_logic;
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">SIGNAL</span> a_signed                         : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18</span>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">SIGNAL</span> s_2                              : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18</span>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_input_mux_out : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18</span>
</span><span><a class="LN" id="68">   68   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18</span>
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_multiply_out : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36</span>
</span><span><a class="LN" id="70">   70   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_out1         : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En8</span>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_add_fb_in    : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En8</span>
</span><span><a class="LN" id="72">   72   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_add_add_cast : signed(44 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix45_En8</span>
</span><span><a class="LN" id="73">   73   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_add_add_cast_1 : signed(44 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix45_En8</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_add_add_temp : signed(44 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix45_En8</span>
</span><span><a class="LN" id="75">   75   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_multiplyAdd_out : signed(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix27_En8</span>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">SIGNAL</span> s_3                              : std_logic;
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_and2_out     : std_logic;
</span><span><a class="LN" id="79">   79   </a>  <span class="KW">SIGNAL</span> Multiply_Accumulate_out2         : std_logic;
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" id="81">   81   </a>  <span class="KW">SIGNAL</span> Division_out1                    : std_logic;
</span><span><a class="LN" id="82">   82   </a>  <span class="KW">SIGNAL</span> Division_out2                    : std_logic_vector(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix27</span>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic;
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;
</span><span><a class="LN" id="85">   85   </a>  <span class="KW">SIGNAL</span> Delay_reg                        : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : std_logic;
</span><span><a class="LN" id="87">   87   </a>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">ATTRIBUTE</span> use_dsp : string;
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">ATTRIBUTE</span> use_dsp <span class="KW">OF</span> Multiply_Accumulate_multiply_out : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="91">   91   </a>
</span><span><a class="LN" id="92">   92   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="93" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">   93   </a>  u_Division : Division
</span><span><a class="LN" id="94" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">   94   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="95" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">   95   </a>              reset =&gt; reset,
</span><span><a class="LN" id="96" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">   96   </a>              enb =&gt; enb,
</span><span><a class="LN" id="97" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">   97   </a>              Somme =&gt; std_logic_vector(Multiply_Accumulate_out1),  <span class="CT">-- sfix27_En8</span>
</span><span><a class="LN" id="98" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">   98   </a>              alphaValeur_Max =&gt; alphaValue,  <span class="CT">-- sfix18</span>
</span><span><a class="LN" id="99" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">   99   </a>              SNR_Threshold =&gt; SNR_Threshold,  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="100" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">  100   </a>              Trigger =&gt; Logical_Operator_out1,
</span><span><a class="LN" id="101" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">  101   </a>              SNR_check =&gt; Division_out1,
</span><span><a class="LN" id="102" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">  102   </a>              Debug =&gt; Division_out2  <span class="CT">-- sfix27_En8</span>
</span><span><a class="LN" id="103" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4080')" name="code2model">  103   </a>              );
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105">  105   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="CT">--  count to value  = 256</span>
</span><span><a class="LN" id="109">  109   </a>  Multiply_Accumulate_counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="111">  111   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="112">  112   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="113">  113   </a>        Multiply_Accumulate_counter_out &lt;= to_unsigned(16#001#, 9);
</span><span><a class="LN" id="114">  114   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="115">  115   </a>        <span class="KW">IF</span> validIn_sum = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="116">  116   </a>          <span class="KW">IF</span> Multiply_Accumulate_counter_out &gt;= to_unsigned(16#100#, 9) <span class="KW">THEN</span>
</span><span><a class="LN" id="117">  117   </a>            Multiply_Accumulate_counter_out &lt;= to_unsigned(16#001#, 9);
</span><span><a class="LN" id="118">  118   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="119">  119   </a>            Multiply_Accumulate_counter_out &lt;= Multiply_Accumulate_counter_out + to_unsigned(16#001#, 9);
</span><span><a class="LN" id="120">  120   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="121">  121   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="122">  122   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="123">  123   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Multiply_Accumulate_counter_process;
</span><span><a class="LN" id="125">  125   </a>
</span><span><a class="LN" id="126">  126   </a>
</span><span><a class="LN" id="127">  127   </a>
</span><span><a class="LN" id="128">  128   </a>  s &lt;= '1' <span class="KW">WHEN</span> Multiply_Accumulate_counter_out = to_unsigned(16#001#, 9) <span class="KW">ELSE</span>
</span><span><a class="LN" id="129">  129   </a>      '0';
</span><span><a class="LN" id="130">  130   </a>
</span><span><a class="LN" id="131">  131   </a>  Multiply_Accumulate_and1_out &lt;= validIn_sum <span class="KW">AND</span> s;
</span><span><a class="LN" id="132">  132   </a>
</span><span><a class="LN" id="133">  133   </a>
</span><span><a class="LN" id="134">  134   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> Multiply_Accumulate_and1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="135">  135   </a>      '0';
</span><span><a class="LN" id="136">  136   </a>
</span><span><a class="LN" id="137">  137   </a>  s_1 &lt;= to_signed(16#0000000#, 27);
</span><span><a class="LN" id="138">  138   </a>
</span><span><a class="LN" id="139">  139   </a>  Multiply_Accumulate_not1_out &lt;=  <span class="KW">NOT</span> validIn_sum;
</span><span><a class="LN" id="140">  140   </a>
</span><span><a class="LN" id="141">  141   </a>
</span><span><a class="LN" id="142">  142   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> Multiply_Accumulate_not1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="143">  143   </a>      '0';
</span><span><a class="LN" id="144">  144   </a>
</span><span><a class="LN" id="145">  145   </a>  a_signed &lt;= signed(a);
</span><span><a class="LN" id="146">  146   </a>
</span><span><a class="LN" id="147">  147   </a>  s_2 &lt;= to_signed(16#00000#, 18);
</span><span><a class="LN" id="148">  148   </a>
</span><span><a class="LN" id="149">  149   </a>
</span><span><a class="LN" id="150">  150   </a>  Multiply_Accumulate_input_mux_out &lt;= a_signed <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="151">  151   </a>      s_2;
</span><span><a class="LN" id="152">  152   </a>
</span><span><a class="LN" id="153" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4075')" name="code2model">  153   </a>  Constant1_out1 &lt;= to_signed(16#00001#, 18);
</span><span><a class="LN" id="154">  154   </a>
</span><span><a class="LN" id="155">  155   </a>  Multiply_Accumulate_multiply_out &lt;= Multiply_Accumulate_input_mux_out * Constant1_out1;
</span><span><a class="LN" id="156">  156   </a>
</span><span><a class="LN" id="157">  157   </a>
</span><span><a class="LN" id="158">  158   </a>  Multiply_Accumulate_add_fb_in &lt;= Multiply_Accumulate_out1 <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="159">  159   </a>      s_1;
</span><span><a class="LN" id="160">  160   </a>
</span><span><a class="LN" id="161">  161   </a>  Multiply_Accumulate_add_add_cast &lt;= resize(Multiply_Accumulate_add_fb_in, 45);
</span><span><a class="LN" id="162">  162   </a>  Multiply_Accumulate_add_add_cast_1 &lt;= resize(Multiply_Accumulate_multiply_out &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 45);
</span><span><a class="LN" id="163">  163   </a>  Multiply_Accumulate_add_add_temp &lt;= Multiply_Accumulate_add_add_cast + Multiply_Accumulate_add_add_cast_1;
</span><span><a class="LN" id="164">  164   </a>  Multiply_Accumulate_multiplyAdd_out &lt;= Multiply_Accumulate_add_add_temp(26 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="165">  165   </a>
</span><span><a class="LN" id="166">  166   </a>  Multiply_Accumulate_delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="168">  168   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="169">  169   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="170">  170   </a>        Multiply_Accumulate_out1 &lt;= to_signed(16#0000000#, 27);
</span><span><a class="LN" id="171">  171   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="172">  172   </a>        Multiply_Accumulate_out1 &lt;= Multiply_Accumulate_multiplyAdd_out;
</span><span><a class="LN" id="173">  173   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="174">  174   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Multiply_Accumulate_delay_process;
</span><span><a class="LN" id="176">  176   </a>
</span><span><a class="LN" id="177">  177   </a>
</span><span><a class="LN" id="178" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4077')" name="code2model">  178   </a>  Logical_Operator1_out1 &lt;=  <span class="KW">NOT</span> validIn_Max;
</span><span><a class="LN" id="179">  179   </a>
</span><span><a class="LN" id="180">  180   </a>
</span><span><a class="LN" id="181">  181   </a>  s_3 &lt;= '1' <span class="KW">WHEN</span> Multiply_Accumulate_counter_out = to_unsigned(16#100#, 9) <span class="KW">ELSE</span>
</span><span><a class="LN" id="182">  182   </a>      '0';
</span><span><a class="LN" id="183">  183   </a>
</span><span><a class="LN" id="184">  184   </a>  Multiply_Accumulate_and2_out &lt;= validIn_sum <span class="KW">AND</span> s_3;
</span><span><a class="LN" id="185">  185   </a>
</span><span><a class="LN" id="186">  186   </a>  Multiply_Accumulate_delay_endout_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="188">  188   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="189">  189   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="190">  190   </a>        Multiply_Accumulate_out2 &lt;= '0';
</span><span><a class="LN" id="191">  191   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="192">  192   </a>        Multiply_Accumulate_out2 &lt;= Multiply_Accumulate_and2_out;
</span><span><a class="LN" id="193">  193   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="194">  194   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Multiply_Accumulate_delay_endout_process;
</span><span><a class="LN" id="196">  196   </a>
</span><span><a class="LN" id="197">  197   </a>
</span><span><a class="LN" id="198" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4076')" name="code2model">  198   </a>  Logical_Operator_out1 &lt;= Logical_Operator1_out1 <span class="KW">AND</span> Multiply_Accumulate_out2;
</span><span><a class="LN" id="199">  199   </a>
</span><span><a class="LN" id="200" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  200   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="201" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  201   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="202" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  202   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="203" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  203   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="204" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  204   </a>        Delay1_out1 &lt;= '0';
</span><span><a class="LN" id="205" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  205   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="206" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  206   </a>        Delay1_out1 &lt;= Logical_Operator_out1;
</span><span><a class="LN" id="207" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  207   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="208" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  208   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="209" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5286')" name="code2model">  209   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="210">  210   </a>
</span><span><a class="LN" id="211">  211   </a>
</span><span><a class="LN" id="212" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:5285')" name="code2model">  212   </a>  Logical_Operator2_out1 &lt;= Division_out1 <span class="KW">AND</span> Delay1_out1;
</span><span><a class="LN" id="213">  213   </a>
</span><span><a class="LN" id="214" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  214   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="215" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  215   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="216" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  216   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="217" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  217   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="218" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  218   </a>        Delay_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="219" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  219   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="220" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  220   </a>        Delay_reg(0) &lt;= Logical_Operator2_out1;
</span><span><a class="LN" id="221" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  221   </a>        Delay_reg(1) &lt;= Delay_reg(0);
</span><span><a class="LN" id="222" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  222   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="223" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  223   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="224" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  224   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226" href="matlab:set_param('Test_DOA','hiliteAncestors', 'none');coder.internal.code2model('Test_DOA:4146')" name="code2model">  226   </a>  Delay_out1 &lt;= Delay_reg(1);
</span><span><a class="LN" id="227">  227   </a>
</span><span><a class="LN" id="228">  228   </a>  SNR_check_1 &lt;= Delay_out1;
</span><span><a class="LN" id="229">  229   </a>
</span><span><a class="LN" id="230">  230   </a>  Debug &lt;= Division_out2;
</span><span><a class="LN" id="231">  231   </a>
</span><span><a class="LN" id="232">  232   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="233">  233   </a>
</span><span><a class="LN" id="234">  234   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
