Analysis & Synthesis report for Lab3_1
Tue Oct 27 18:38:23 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated
 13. Source assignments for ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated
 14. Source assignments for ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated
 15. Source assignments for ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated
 16. Source assignments for ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated
 17. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:U_REG_ZERO
 18. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:1:U_REG
 19. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:2:U_REG
 20. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:3:U_REG
 21. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:4:U_REG
 22. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:5:U_REG
 23. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:6:U_REG
 24. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:7:U_REG
 25. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:8:U_REG
 26. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:9:U_REG
 27. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:10:U_REG
 28. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:11:U_REG
 29. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:12:U_REG
 30. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:13:U_REG
 31. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:14:U_REG
 32. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:15:U_REG
 33. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:16:U_REG
 34. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:17:U_REG
 35. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:18:U_REG
 36. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:19:U_REG
 37. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:20:U_REG
 38. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:21:U_REG
 39. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:22:U_REG
 40. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:23:U_REG
 41. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:24:U_REG
 42. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:25:U_REG
 43. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:26:U_REG
 44. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:27:U_REG
 45. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:28:U_REG
 46. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:29:U_REG
 47. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:30:U_REG
 48. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:31:U_REG
 49. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|decoder:U_DECODER
 50. Parameter Settings for User Entity Instance: pcReg:U_PCREG
 51. Parameter Settings for User Entity Instance: mux2_1:U_MUX_regDst
 52. Parameter Settings for User Entity Instance: mux2_1:U_MUX_ALUSrc
 53. Parameter Settings for User Entity Instance: mux2_1:U_MUX_MemToReg
 54. Parameter Settings for User Entity Instance: mux2_1:U_MUX_regDst_r31
 55. Parameter Settings for User Entity Instance: mux2_1:U_MUX_data_jal
 56. Parameter Settings for User Entity Instance: mux2_1:U_MUX_branchSig
 57. Parameter Settings for User Entity Instance: mux2_1:U_MUX_jump
 58. Parameter Settings for User Entity Instance: mux2_1:U_MUX_jumpReg
 59. Parameter Settings for User Entity Instance: SLL2:U_SLL2_branch
 60. Parameter Settings for User Entity Instance: adder:U_adder_PCplus4
 61. Parameter Settings for User Entity Instance: adder:U_adder_PCplus8
 62. Parameter Settings for User Entity Instance: adder:U_adder_branch
 63. Parameter Settings for User Entity Instance: ROM_instr:U_MEM_instr|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_IN:0:U_mux4_1_in
 65. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_IN:1:U_mux4_1_in
 66. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_IN:2:U_mux4_1_in
 67. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_IN:3:U_mux4_1_in
 68. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_OUT:0:U_mux4_1_out
 73. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_OUT:1:U_mux4_1_out
 74. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_OUT:2:U_mux4_1_out
 75. Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_OUT:3:U_mux4_1_out
 76. altsyncram Parameter Settings by Entity Instance
 77. Port Connectivity Checks: "adder:U_adder_PCplus8"
 78. Port Connectivity Checks: "adder:U_adder_PCplus4"
 79. Port Connectivity Checks: "mux2_1:U_MUX_jump"
 80. Port Connectivity Checks: "mux2_1:U_MUX_regDst_r31"
 81. Port Connectivity Checks: "pcReg:U_PCREG"
 82. Port Connectivity Checks: "registerFile:U_REGFILE|decoder:U_DECODER"
 83. Port Connectivity Checks: "registerFile:U_REGFILE|reg_gen:U_REG_ZERO"
 84. Port Connectivity Checks: "alu_ctrl:U_ALU_CTRL"
 85. Post-Synthesis Netlist Statistics for Top Partition
 86. Elapsed Time Per Partition
 87. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 27 18:38:23 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; Lab3_1                                     ;
; Top-level Entity Name              ; PC_tplvl                                   ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 3                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31I7    ;                    ;
; Top-level entity name                                                      ; PC_tplvl           ; Lab3_1             ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; mux4_1.vhd                       ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux4_1.vhd             ;         ;
; ram_ctrl.vhd                     ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/ram_ctrl.vhd           ;         ;
; ramControl.vhd                   ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/ramControl.vhd         ;         ;
; zeroext.vhd                      ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/zeroext.vhd            ;         ;
; SLL2.vhd                         ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/SLL2.vhd               ;         ;
; signext.vhd                      ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/signext.vhd            ;         ;
; registerFile.vhd                 ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/registerFile.vhd       ;         ;
; reg_gen.vhd                      ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/reg_gen.vhd            ;         ;
; pcReg.vhd                        ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/pcReg.vhd              ;         ;
; PC_tplvl.vhd                     ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/PC_tplvl.vhd           ;         ;
; mux32_1.vhd                      ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux32_1.vhd            ;         ;
; mux2_1BIT.vhd                    ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux2_1BIT.vhd          ;         ;
; mux2_1.vhd                       ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mux2_1.vhd             ;         ;
; mipsLib.vhd                      ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/mipsLib.vhd            ;         ;
; extender.vhd                     ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/extender.vhd           ;         ;
; decoder.vhd                      ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/decoder.vhd            ;         ;
; control.vhd                      ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/control.vhd            ;         ;
; alu32control.vhd                 ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/alu32control.vhd       ;         ;
; alu32.vhd                        ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/alu32.vhd              ;         ;
; alu_ctrl.vhd                     ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/alu_ctrl.vhd           ;         ;
; adder.vhd                        ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/adder.vhd              ;         ;
; ROM_instr.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/ROM_instr.vhd          ;         ;
; RAM_data.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/RAM_data.vhd           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_0or3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/db/altsyncram_0or3.tdf ;         ;
; fib.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/fib.mif                ;         ;
; db/altsyncram_j9q3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/db/altsyncram_j9q3.tdf ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 3                ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk              ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 3                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |PC_tplvl                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 3    ; 0            ; |PC_tplvl           ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |PC_tplvl|ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data ; RAM_data.vhd    ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |PC_tplvl|ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data ; RAM_data.vhd    ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |PC_tplvl|ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data ; RAM_data.vhd    ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |PC_tplvl|ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data ; RAM_data.vhd    ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |PC_tplvl|ROM_instr:U_MEM_instr                            ; ROM_instr.vhd   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; registerFile:U_REGFILE|reg_gen:U_REG_ZERO|q[0..31]                                                                           ; Stuck at GND due to stuck port data_in ;
; ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|rden_b_store ; Lost fanout                            ;
; ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|rden_b_store ; Lost fanout                            ;
; ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|rden_b_store ; Lost fanout                            ;
; ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|rden_b_store ; Lost fanout                            ;
; pcReg:U_PCREG|q[0..31]                                                                                                       ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:31:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:30:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:29:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:28:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:27:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:26:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:25:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:24:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:23:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:22:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:21:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:20:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:19:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:18:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:17:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:16:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:15:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:14:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:13:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:12:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:11:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:10:U_REG|q[0..31]                                                                ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:9:U_REG|q[0..31]                                                                 ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:8:U_REG|q[0..31]                                                                 ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:7:U_REG|q[0..31]                                                                 ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:6:U_REG|q[0..31]                                                                 ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:5:U_REG|q[0..31]                                                                 ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:4:U_REG|q[0..31]                                                                 ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:3:U_REG|q[0..31]                                                                 ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:2:U_REG|q[0..31]                                                                 ; Lost fanout                            ;
; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:1:U_REG|q[0..31]                                                                 ; Lost fanout                            ;
; Total Number of Removed Registers = 1060                                                                                     ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+-------------------------------------------------+---------------------------+------------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                     ;
+-------------------------------------------------+---------------------------+------------------------------------------------------------+
; registerFile:U_REGFILE|reg_gen:U_REG_ZERO|q[26] ; Stuck at GND              ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:3:U_REG|q[26], ;
;                                                 ; due to stuck port data_in ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:2:U_REG|q[26], ;
;                                                 ;                           ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:1:U_REG|q[26]  ;
; registerFile:U_REGFILE|reg_gen:U_REG_ZERO|q[25] ; Stuck at GND              ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:3:U_REG|q[25], ;
;                                                 ; due to stuck port data_in ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:2:U_REG|q[25], ;
;                                                 ;                           ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:1:U_REG|q[25]  ;
; registerFile:U_REGFILE|reg_gen:U_REG_ZERO|q[24] ; Stuck at GND              ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:3:U_REG|q[24], ;
;                                                 ; due to stuck port data_in ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:2:U_REG|q[24], ;
;                                                 ;                           ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:1:U_REG|q[24]  ;
; registerFile:U_REGFILE|reg_gen:U_REG_ZERO|q[1]  ; Stuck at GND              ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:3:U_REG|q[1],  ;
;                                                 ; due to stuck port data_in ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:2:U_REG|q[1],  ;
;                                                 ;                           ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:1:U_REG|q[1]   ;
; registerFile:U_REGFILE|reg_gen:U_REG_ZERO|q[0]  ; Stuck at GND              ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:3:U_REG|q[0],  ;
;                                                 ; due to stuck port data_in ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:2:U_REG|q[0],  ;
;                                                 ;                           ; registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:1:U_REG|q[0]   ;
+-------------------------------------------------+---------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:U_REG_ZERO ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:1:U_REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:2:U_REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:3:U_REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:4:U_REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:5:U_REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:6:U_REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:7:U_REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:8:U_REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:9:U_REG ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:10:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:11:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:12:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:13:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:14:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:15:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:16:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:17:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:18:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:19:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:20:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:21:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:22:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:23:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:24:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:25:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:26:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:27:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:28:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:29:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:30:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg_gen:\U_REG_ARRAY:31:U_REG ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|decoder:U_DECODER ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcReg:U_PCREG ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_MUX_regDst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_MUX_ALUSrc ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_MUX_MemToReg ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_MUX_regDst_r31 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_MUX_data_jal ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_MUX_branchSig ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_MUX_jump ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_MUX_jumpReg ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SLL2:U_SLL2_branch ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:U_adder_PCplus4 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:U_adder_PCplus8 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; width          ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:U_adder_branch ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_instr:U_MEM_instr|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; fib.mif              ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_0or3      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_IN:0:U_mux4_1_in ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_IN:1:U_mux4_1_in ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_IN:2:U_mux4_1_in ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_IN:3:U_mux4_1_in ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_j9q3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_j9q3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_j9q3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                    ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                    ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_j9q3      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_OUT:0:U_mux4_1_out ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_OUT:1:U_mux4_1_out ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_OUT:2:U_mux4_1_out ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_MEM_data|mux4_1:\U_MUX_OUT:3:U_mux4_1_out ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                ;
; Entity Instance                           ; ROM_instr:U_MEM_instr|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 0                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "adder:U_adder_PCplus8" ;
+------------+-------+----------+-------------------+
; Port       ; Type  ; Severity ; Details           ;
+------------+-------+----------+-------------------+
; in0[31..4] ; Input ; Info     ; Stuck at GND      ;
; in0[2..0]  ; Input ; Info     ; Stuck at GND      ;
; in0[3]     ; Input ; Info     ; Stuck at VCC      ;
+------------+-------+----------+-------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "adder:U_adder_PCplus4" ;
+------------+-------+----------+-------------------+
; Port       ; Type  ; Severity ; Details           ;
+------------+-------+----------+-------------------+
; in0[31..3] ; Input ; Info     ; Stuck at GND      ;
; in0[1..0]  ; Input ; Info     ; Stuck at GND      ;
; in0[2]     ; Input ; Info     ; Stuck at VCC      ;
+------------+-------+----------+-------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "mux2_1:U_MUX_jump" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; in1[1..0] ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "mux2_1:U_MUX_regDst_r31" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; in1  ; Input ; Info     ; Stuck at VCC              ;
+------+-------+----------+---------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "pcReg:U_PCREG" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; ld   ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:U_REGFILE|decoder:U_DECODER"                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:U_REGFILE|reg_gen:U_REG_ZERO" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                ;
; d    ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_ctrl:U_ALU_CTRL"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 3                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Oct 27 18:38:05 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_1 -c Lab3_1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file mux4_1.vhd
    Info (12022): Found design unit 1: mux4_1-BHV
    Info (12023): Found entity 1: mux4_1
Info (12021): Found 2 design units, including 1 entities, in source file ram_ctrl.vhd
    Info (12022): Found design unit 1: ram_ctrl-STR
    Info (12023): Found entity 1: ram_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file ramcontrol.vhd
    Info (12022): Found design unit 1: ramControl-BHV
    Info (12023): Found entity 1: ramControl
Info (12021): Found 2 design units, including 1 entities, in source file zeroext.vhd
    Info (12022): Found design unit 1: zeroext-BHV
    Info (12023): Found entity 1: zeroext
Info (12021): Found 2 design units, including 1 entities, in source file sll2.vhd
    Info (12022): Found design unit 1: SLL2-BHV
    Info (12023): Found entity 1: SLL2
Info (12021): Found 2 design units, including 1 entities, in source file signext.vhd
    Info (12022): Found design unit 1: signext-BHV
    Info (12023): Found entity 1: signext
Info (12021): Found 0 design units, including 0 entities, in source file shifter.vhd
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerFile-STR
    Info (12023): Found entity 1: registerFile
Info (12021): Found 2 design units, including 1 entities, in source file reg_gen.vhd
    Info (12022): Found design unit 1: reg_gen-BHV
    Info (12023): Found entity 1: reg_gen
Info (12021): Found 2 design units, including 1 entities, in source file pcreg.vhd
    Info (12022): Found design unit 1: pcReg-BHV
    Info (12023): Found entity 1: pcReg
Info (12021): Found 2 design units, including 1 entities, in source file pc_tplvl.vhd
    Info (12022): Found design unit 1: PC_tplvl-STR
    Info (12023): Found entity 1: PC_tplvl
Info (12021): Found 2 design units, including 1 entities, in source file mux32_1.vhd
    Info (12022): Found design unit 1: mux32_1-BHV
    Info (12023): Found entity 1: mux32_1
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1bit.vhd
    Info (12022): Found design unit 1: mux2_1BIT-BHV
    Info (12023): Found entity 1: mux2_1BIT
Info (12021): Found 2 design units, including 1 entities, in source file mux2_1.vhd
    Info (12022): Found design unit 1: mux2_1-BHV
    Info (12023): Found entity 1: mux2_1
Info (12021): Found 1 design units, including 0 entities, in source file mipslib.vhd
    Info (12022): Found design unit 1: mipsLib
Info (12021): Found 2 design units, including 1 entities, in source file extender.vhd
    Info (12022): Found design unit 1: extender-STR
    Info (12023): Found entity 1: extender
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-BHV
    Info (12023): Found entity 1: decoder
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-BHV
    Info (12023): Found entity 1: control
Info (12021): Found 2 design units, including 1 entities, in source file alu32control.vhd
    Info (12022): Found design unit 1: alu32control-BHV
    Info (12023): Found entity 1: alu32control
Info (12021): Found 2 design units, including 1 entities, in source file alu32.vhd
    Info (12022): Found design unit 1: alu32-BHV
    Info (12023): Found entity 1: alu32
Info (12021): Found 2 design units, including 1 entities, in source file alu_ctrl.vhd
    Info (12022): Found design unit 1: alu_ctrl-STR
    Info (12023): Found entity 1: alu_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file adder_gen.vhd
    Info (12022): Found design unit 1: adder_gen-BHV
    Info (12023): Found entity 1: adder_gen
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-BHV
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file ram_instr.vhd
    Info (12022): Found design unit 1: ram_instr-SYN
    Info (12023): Found entity 1: RAM_instr
Info (12021): Found 2 design units, including 1 entities, in source file rom_instr.vhd
    Info (12022): Found design unit 1: rom_instr-SYN
    Info (12023): Found entity 1: ROM_instr
Info (12021): Found 2 design units, including 1 entities, in source file ram_data.vhd
    Info (12022): Found design unit 1: ram_data-SYN
    Info (12023): Found entity 1: RAM_data
Info (12127): Elaborating entity "PC_tplvl" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at PC_tplvl.vhd(54): used implicit default value for signal "memCtrl" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at PC_tplvl.vhd(56): object "C_Flag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at PC_tplvl.vhd(58): object "S_Flag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at PC_tplvl.vhd(59): object "V_Flag" assigned a value but never read
Info (12128): Elaborating entity "control" for hierarchy "control:U_MAIN_CTRL"
Info (12128): Elaborating entity "alu_ctrl" for hierarchy "alu_ctrl:U_ALU_CTRL"
Info (12128): Elaborating entity "alu32control" for hierarchy "alu_ctrl:U_ALU_CTRL|alu32control:U_ALU32CONTROL"
Info (12128): Elaborating entity "alu32" for hierarchy "alu_ctrl:U_ALU_CTRL|alu32:U_ALU32"
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:U_REGFILE"
Info (12128): Elaborating entity "reg_gen" for hierarchy "registerFile:U_REGFILE|reg_gen:U_REG_ZERO"
Info (12128): Elaborating entity "mux32_1" for hierarchy "registerFile:U_REGFILE|mux32_1:U_MUX32_1_0"
Info (12128): Elaborating entity "decoder" for hierarchy "registerFile:U_REGFILE|decoder:U_DECODER"
Info (12128): Elaborating entity "pcReg" for hierarchy "pcReg:U_PCREG"
Info (12128): Elaborating entity "extender" for hierarchy "extender:U_EXTENDER"
Info (12128): Elaborating entity "zeroext" for hierarchy "extender:U_EXTENDER|zeroext:U_zeroext"
Info (12128): Elaborating entity "signext" for hierarchy "extender:U_EXTENDER|signext:U_signext"
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:U_MUX_regDst"
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:U_MUX_ALUSrc"
Info (12128): Elaborating entity "mux2_1BIT" for hierarchy "mux2_1BIT:U_MUXBIT_Zflag"
Info (12128): Elaborating entity "SLL2" for hierarchy "SLL2:U_SLL2_branch"
Info (12128): Elaborating entity "adder" for hierarchy "adder:U_adder_PCplus4"
Info (12128): Elaborating entity "ROM_instr" for hierarchy "ROM_instr:U_MEM_instr"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "fib.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0or3.tdf
    Info (12023): Found entity 1: altsyncram_0or3
Info (12128): Elaborating entity "altsyncram_0or3" for hierarchy "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated"
Info (12128): Elaborating entity "ram_ctrl" for hierarchy "ram_ctrl:U_MEM_data"
Info (12128): Elaborating entity "mux4_1" for hierarchy "ram_ctrl:U_MEM_data|mux4_1:\U_MUX_IN:0:U_mux4_1_in"
Info (12128): Elaborating entity "RAM_data" for hierarchy "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j9q3.tdf
    Info (12023): Found entity 1: altsyncram_j9q3
Info (12128): Elaborating entity "altsyncram_j9q3" for hierarchy "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated"
Info (12128): Elaborating entity "ramControl" for hierarchy "ram_ctrl:U_MEM_data|ramControl:U_ramControl"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ram_ctrl:U_MEM_data|RAM_data:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "ROM_instr:U_MEM_instr|altsyncram:altsyncram_component|altsyncram_0or3:auto_generated|q_a[31]"
Info (17049): 1028 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "rst"
    Warning (15610): No output dependent on input pin "clk_mem"
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 817 megabytes
    Info: Processing ended: Tue Oct 27 18:38:23 2015
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:37


