// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2020 Rockchip Electronics Co., Ltd.
 * Copyright (c) 2022 Flippy <flippy@sina.com>
 */

/dts-v1/;

#include "rk3568-roc-k40pro.dtsi"

/ {
	compatible = "roceos,k40prov3", "rockchip,rk3568";
	model = "ROCEOS K40PRO V3";
	eth_order =  "fe010000.ethernet,fe2a0000.ethernet,0001:11:00.0,0000:01:00.0";
	kdebug = "0";
	hwmodel_id = "K40PROV3";
	r8168_led = <0x708>;
	hw_support = "hdmi";

	aliases {
		ethernet2 = &pcie_eth2;
		ethernet3 = &pcie_eth3;
	};

	pwr-net-25g {
		compatible = "regulator-fixed";
		pinctrl-names = "default";
		pinctrl-0 = <&pwr_25g_en>;
		regulator-name = "vcc-pwr-25g";
		regulator-always-on;
		vin-supply = <&vcc3v3_sys>;
	};

	vcc3v3_nvme: vcc3v3-nvme-regulator {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3_nvme";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		enable-active-high;
		gpio = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;
		vin-supply = <&dc_12v>;
		pinctrl-names = "default";
		pinctrl-0 = <&vcc3v3_nvme_en>;
	};
};

//配置WL_REG_ON引脚
&sdio_pwrseq {
	status = "okay";
	reset-gpios = <&gpio3 RK_PD5 GPIO_ACTIVE_LOW>;
	post-power-on-delay-ms = <200>;
};

// 配置WL_HOST_WAKE引脚，OOB模式时，该引脚必须配置
&wireless_wlan {
	pinctrl-names = "default";
	pinctrl-0 = <&wifi_host_wake_irq>;
	WIFI,host_wake_irq = <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>;
	wifi_chip_type = "ap6255";
	status = "okay";
};

&wireless_bluetooth {
	compatible = "bluetooth-platdata";
	clocks = <&rk809 1>;
	clock-names = "ext_clock";
	//wifi-bt-power-toggle;
	uart_rts_gpios = <&gpio2 RK_PB1 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default", "rts_gpio";
	pinctrl-0 = <&uart8m0_rtsn>;
	pinctrl-1 = <&uart8_gpios>;
	BT,reset_gpio    = <&gpio4 RK_PC4 GPIO_ACTIVE_HIGH>;
	BT,wake_gpio     = <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>;
	BT,wake_host_irq = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

// wifi
&sdmmc2 {
	max-frequency = <150000000>;
	supports-sdio;
	bus-width = <4>;
	disable-wp;
	cap-sd-highspeed;
	cap-sdio-irq;
	keep-power-in-suspend;
	mmc-pwrseq = <&sdio_pwrseq>;
	non-removable;
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc2m0_bus4 &sdmmc2m0_cmd &sdmmc2m0_clk>;
	sd-uhs-sdr104;
	status = "okay";
};

&pcie2x1 {
	rockchip,init-delay-ms = <100>;
	reset-gpios = <&gpio3 RK_PA4 GPIO_ACTIVE_HIGH>;
	status = "okay";

	pcie@00 {
		reg = <0x00000000 0 0 0 0>;
		#address-cells = <3>;
		#size-cells = <2>;

		pcie_eth3: pcie-eth@00,0 {
			compatible = "pci10ec,8125";
			reg = <0x000000 0 0 0 0>;

			realtek,led-data = <0 0 0x200 0x02B>;
			realtek,led-feature = /bits/ 8 <0xC0>;
		};
	};
};

&pcie3x1 {
	reset-gpios = <&gpio3 RK_PA3 GPIO_ACTIVE_HIGH>;
	status = "okay";

	pcie@10 {
		reg = <0x00100000 0 0 0 0>;
		#address-cells = <3>;
		#size-cells = <2>;

		pcie_eth2: pcie-eth@10,0 {
			compatible = "pci10ec,8125";
			reg = <0x000000 0 0 0 0>;

			realtek,led-data = <0 0 0x200 0x02B>;
			realtek,led-feature = /bits/ 8 <0xC0>;
		};
	};
};

&pcie3x2 {
	reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
	vpcie3v3-supply = <&vcc3v3_nvme>;
	status = "okay";
};

&pinctrl {
	pwr-25g {
		pwr_25g_en: pwr-25g-en {
			rockchip,pins = <3 RK_PB1 RK_FUNC_GPIO &pcfg_output_high>;
		};
	};
	nvme {
		vcc3v3_nvme_en: vcc3v3-nvme-en {
			rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
		};
	};
};
