{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480979976023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480979976024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 18:19:35 2016 " "Processing started: Mon Dec 05 18:19:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480979976024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480979976024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XOR -c XOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off XOR -c XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480979976024 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480979976947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/test_bench_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/test_bench_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench_tb " "Found entity 1: test_bench_tb" {  } { { "multiplier/test_bench_tb.v" "" { Text "C:/NN_FPGA/XOR/multiplier/test_bench_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "multiplier/test_bench.v" "" { Text "C:/NN_FPGA/XOR/multiplier/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier/multiplier.v" "" { Text "C:/NN_FPGA/XOR/multiplier/multiplier.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977077 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "file_writer.v(105) " "Verilog HDL information at file_writer.v(105): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier/file_writer.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_writer.v" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1480979977084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/file_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/file_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_writer " "Found entity 1: file_writer" {  } { { "multiplier/file_writer.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_writer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "file_reader_b.v(116) " "Verilog HDL information at file_reader_b.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier/file_reader_b.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_reader_b.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1480979977090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/file_reader_b.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/file_reader_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_reader_b " "Found entity 1: file_reader_b" {  } { { "multiplier/file_reader_b.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_reader_b.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977091 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "file_reader_a.v(116) " "Verilog HDL information at file_reader_a.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier/file_reader_a.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_reader_a.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1480979977097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier/file_reader_a.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier/file_reader_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 file_reader_a " "Found entity 1: file_reader_a" {  } { { "multiplier/file_reader_a.v" "" { Text "C:/NN_FPGA/XOR/multiplier/file_reader_a.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977098 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "C:/NN_FPGA/XOR/FP_MUL.v C:/NN_FPGA/XOR/db/FP_MUL.v " "Clear box output file C:/NN_FPGA/XOR/FP_MUL.v is not compatible with the current compile. Used regenerated output file C:/NN_FPGA/XOR/db/FP_MUL.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Quartus II" 0 -1 1480979977275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/fp_mul.v 2 2 " "Found 2 design units, including 2 entities, in source file db/fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_MUL_altfp_mult_trn " "Found entity 1: FP_MUL_altfp_mult_trn" {  } { { "db/FP_MUL.v" "" { Text "C:/NN_FPGA/XOR/db/FP_MUL.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977281 ""} { "Info" "ISGN_ENTITY_NAME" "2 FP_MUL " "Found entity 2: FP_MUL" {  } { { "db/FP_MUL.v" "" { Text "C:/NN_FPGA/XOR/db/FP_MUL.v" 509 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4_32.v 1 1 " "Found 1 design units, including 1 entities, in source file adder4_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder4_32 " "Found entity 1: adder4_32" {  } { { "adder4_32.v" "" { Text "C:/NN_FPGA/XOR/adder4_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_16.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_16 " "Found entity 1: multiplier_16" {  } { { "multiplier_16.v" "" { Text "C:/NN_FPGA/XOR/multiplier_16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_32.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_32 " "Found entity 1: multiplier_32" {  } { { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_point_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file fixed_point_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_point_multiplier " "Found entity 1: fixed_point_multiplier" {  } { { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977320 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ChipInterface.sv(229) " "Verilog HDL information at ChipInterface.sv(229): always construct contains both blocking and non-blocking assignments" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 229 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1480979977327 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ChipInterface.sv(249) " "Verilog HDL information at ChipInterface.sv(249): always construct contains both blocking and non-blocking assignments" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 249 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1480979977328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipinterface.sv 3 3 " "Found 3 design units, including 3 entities, in source file chipinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977329 ""} { "Info" "ISGN_ENTITY_NAME" "2 TopTest " "Found entity 2: TopTest" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977329 ""} { "Info" "ISGN_ENTITY_NAME" "3 NeuralHookup " "Found entity 3: NeuralHookup" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mu.v 2 2 " "Found 2 design units, including 2 entities, in source file mu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mu_altfp_mult_41o " "Found entity 1: mu_altfp_mult_41o" {  } { { "mu.v" "" { Text "C:/NN_FPGA/XOR/mu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977407 ""} { "Info" "ISGN_ENTITY_NAME" "2 mu " "Found entity 2: mu" {  } { { "mu.v" "" { Text "C:/NN_FPGA/XOR/mu.v" 804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mu.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Mu " "Found entity 1: FP_Mu" {  } { { "FP_Mu.v" "" { Text "C:/NN_FPGA/XOR/FP_Mu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480979977526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NeuralHookup NeuralHookup:nh " "Elaborating entity \"NeuralHookup\" for hierarchy \"NeuralHookup:nh\"" {  } { { "ChipInterface.sv" "nh" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iw ChipInterface.sv(128) " "Verilog HDL or VHDL warning at ChipInterface.sv(128): object \"iw\" assigned a value but never read" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480979977558 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ChipInterface.sv(210) " "Verilog HDL assignment warning at ChipInterface.sv(210): truncated value with size 32 to match size of target (8)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480979977562 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "numIterations ChipInterface.sv(209) " "Verilog HDL warning at ChipInterface.sv(209): initial value for variable numIterations should be constant" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 209 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1480979977563 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "input_values ChipInterface.sv(209) " "Verilog HDL warning at ChipInterface.sv(209): initial value for variable input_values should be constant" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 209 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1480979977563 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ChipInterface.sv(231) " "Verilog HDL assignment warning at ChipInterface.sv(231): truncated value with size 32 to match size of target (4)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480979977564 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ChipInterface.sv(232) " "Verilog HDL assignment warning at ChipInterface.sv(232): truncated value with size 32 to match size of target (8)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480979977564 "|ChipInterface|NeuralHookup:nh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hexDisplays ChipInterface.sv(93) " "Output port \"hexDisplays\" at ChipInterface.sv(93) has no driver" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480979977590 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[0\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[0\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977608 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[1\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[1\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977608 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[2\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[2\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977609 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[3\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[3\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977609 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[4\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[4\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977609 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[5\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[5\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977609 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[6\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[6\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977609 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[7\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[7\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977609 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[8\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[8\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977609 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[9\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[9\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977609 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[10\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[10\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977610 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[11\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[11\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977610 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[12\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[12\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977610 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[13\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[13\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977610 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[14\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[14\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977610 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[15\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[15\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977610 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[16\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[16\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977610 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[17\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[17\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977610 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[18\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[18\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977611 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[19\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[19\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977611 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[20\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[20\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977611 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[21\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[21\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977611 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[22\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[22\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977611 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[23\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[23\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977611 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[24\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[24\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977611 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[25\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[25\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977612 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[26\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[26\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977612 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[27\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[27\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977612 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[28\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[28\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977612 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[29\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[29\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977612 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[30\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[30\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977612 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[0\]\[31\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[0\]\[31\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977612 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[0\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[0\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977612 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[1\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[1\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977613 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[2\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[2\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977613 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[3\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[3\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977613 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[4\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[4\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977613 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[5\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[5\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977613 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[6\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[6\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977613 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[7\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[7\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977613 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[8\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[8\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977613 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[9\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[9\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977614 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[10\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[10\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977614 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[11\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[11\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977614 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[12\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[12\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977614 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[13\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[13\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977614 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[14\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[14\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977614 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[15\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[15\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977614 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[16\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[16\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977614 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[17\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[17\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977615 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[18\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[18\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977615 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[19\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[19\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977615 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[20\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[20\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977615 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[21\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[21\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977615 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[22\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[22\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977615 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[23\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[23\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977615 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[24\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[24\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977615 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[25\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[25\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977616 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[26\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[26\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977616 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[27\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[27\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977616 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[28\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[28\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977616 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[29\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[29\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977616 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[30\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[30\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977616 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[1\]\[31\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[1\]\[31\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977616 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[0\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[0\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977617 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[1\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[1\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977617 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[2\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[2\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977617 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[3\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[3\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977617 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[4\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[4\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977617 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[5\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[5\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977617 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[6\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[6\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977617 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[7\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[7\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977617 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[8\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[8\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977617 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[9\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[9\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977618 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[10\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[10\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977618 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[11\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[11\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977618 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[12\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[12\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977618 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[13\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[13\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977618 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[14\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[14\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977618 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[15\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[15\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977618 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[16\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[16\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977619 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[17\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[17\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977619 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[18\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[18\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977619 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[19\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[19\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977619 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[20\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[20\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977619 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[21\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[21\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977619 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[22\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[22\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977619 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[23\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[23\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977620 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[24\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[24\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977620 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[25\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[25\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977620 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[26\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[26\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977620 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[27\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[27\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977620 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[28\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[28\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977620 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[29\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[29\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977620 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[30\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[30\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977621 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[2\]\[31\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[2\]\[31\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977621 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[0\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[0\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977621 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[1\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[1\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977621 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[2\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[2\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977621 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[3\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[3\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977621 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[4\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[4\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977621 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[5\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[5\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977621 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[6\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[6\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977622 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[7\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[7\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977622 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[8\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[8\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977622 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[9\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[9\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977622 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[10\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[10\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977622 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[11\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[11\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977622 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[12\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[12\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977622 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[13\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[13\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977622 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[14\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[14\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977623 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[15\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[15\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977623 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[16\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[16\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977623 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[17\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[17\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977623 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[18\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[18\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977623 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[19\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[19\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977623 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[20\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[20\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977623 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[21\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[21\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977623 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[22\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[22\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977624 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[23\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[23\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977624 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[24\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[24\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977624 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[25\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[25\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977624 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[26\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[26\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977624 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[27\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[27\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977624 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[28\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[28\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977624 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[29\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[29\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977624 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[30\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[30\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977625 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_hidden_error\[3\]\[31\] ChipInterface.sv(246) " "Inferred latch for \"stored_hidden_error\[3\]\[31\]\" at ChipInterface.sv(246)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977625 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[0\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[0\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977625 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[1\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[1\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977625 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[2\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[2\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977625 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[3\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[3\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977625 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[4\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[4\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977625 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[5\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[5\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977625 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[6\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[6\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977626 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[7\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[7\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977626 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[8\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[8\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977626 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[9\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[9\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977626 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[10\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[10\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977626 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[11\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[11\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977626 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[12\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[12\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977626 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[13\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[13\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977626 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[14\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[14\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977627 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[15\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[15\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977627 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[16\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[16\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977627 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[17\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[17\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977627 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[18\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[18\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977627 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[19\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[19\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977627 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[20\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[20\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977627 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[21\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[21\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977627 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[22\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[22\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977628 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[23\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[23\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977628 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[24\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[24\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977628 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[25\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[25\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977628 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[26\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[26\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977628 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[27\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[27\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977628 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[28\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[28\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977628 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[29\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[29\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977629 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[30\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[30\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977629 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stored_output_error\[31\] ChipInterface.sv(244) " "Inferred latch for \"stored_output_error\[31\]\" at ChipInterface.sv(244)" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 244 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480979977629 "|ChipInterface|NeuralHookup:nh"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hidden_products " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hidden_products\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1480979977695 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "stored_hidden_weights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"stored_hidden_weights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1480979977695 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "hidden_correction " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"hidden_correction\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1480979977696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_point_multiplier NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT " "Elaborating entity \"fixed_point_multiplier\" for hierarchy \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\"" {  } { { "ChipInterface.sv" "OERR_MULT" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32 NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2 " "Elaborating entity \"multiplier_32\" for hierarchy \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\"" {  } { { "fixed_point_multiplier.sv" "int1int2" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier_32.v" "lpm_mult_component" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979977855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977856 ""}  } { { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480979977856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gcn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gcn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gcn " "Found entity 1: mult_gcn" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480979977960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480979977960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gcn NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated " "Elaborating entity \"mult_gcn\" for hierarchy \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979977963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm " "Elaborating entity \"sigmoid\" for hierarchy \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\"" {  } { { "ChipInterface.sv" "HID_MULTS_INNER\[0\].sigm" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480979978062 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[31\] " "Net \"NeuralHookup:nh\|learn_rate\[31\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[31\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[30\] " "Net \"NeuralHookup:nh\|learn_rate\[30\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[30\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[29\] " "Net \"NeuralHookup:nh\|learn_rate\[29\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[29\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[28\] " "Net \"NeuralHookup:nh\|learn_rate\[28\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[28\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[27\] " "Net \"NeuralHookup:nh\|learn_rate\[27\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[27\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[26\] " "Net \"NeuralHookup:nh\|learn_rate\[26\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[26\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[25\] " "Net \"NeuralHookup:nh\|learn_rate\[25\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[25\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[24\] " "Net \"NeuralHookup:nh\|learn_rate\[24\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[24\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[23\] " "Net \"NeuralHookup:nh\|learn_rate\[23\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[23\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[22\] " "Net \"NeuralHookup:nh\|learn_rate\[22\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[22\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[21\] " "Net \"NeuralHookup:nh\|learn_rate\[21\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[21\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[20\] " "Net \"NeuralHookup:nh\|learn_rate\[20\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[20\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[19\] " "Net \"NeuralHookup:nh\|learn_rate\[19\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[19\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[18\] " "Net \"NeuralHookup:nh\|learn_rate\[18\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[18\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[17\] " "Net \"NeuralHookup:nh\|learn_rate\[17\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[17\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[16\] " "Net \"NeuralHookup:nh\|learn_rate\[16\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[16\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[15\] " "Net \"NeuralHookup:nh\|learn_rate\[15\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[15\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[14\] " "Net \"NeuralHookup:nh\|learn_rate\[14\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[14\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[13\] " "Net \"NeuralHookup:nh\|learn_rate\[13\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[13\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[12\] " "Net \"NeuralHookup:nh\|learn_rate\[12\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[12\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[11\] " "Net \"NeuralHookup:nh\|learn_rate\[11\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[11\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[10\] " "Net \"NeuralHookup:nh\|learn_rate\[10\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[10\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[9\] " "Net \"NeuralHookup:nh\|learn_rate\[9\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[9\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[8\] " "Net \"NeuralHookup:nh\|learn_rate\[8\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[8\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[7\] " "Net \"NeuralHookup:nh\|learn_rate\[7\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[7\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[6\] " "Net \"NeuralHookup:nh\|learn_rate\[6\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[6\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[5\] " "Net \"NeuralHookup:nh\|learn_rate\[5\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[5\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[4\] " "Net \"NeuralHookup:nh\|learn_rate\[4\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[4\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[3\] " "Net \"NeuralHookup:nh\|learn_rate\[3\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[3\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[2\] " "Net \"NeuralHookup:nh\|learn_rate\[2\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[2\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[1\] " "Net \"NeuralHookup:nh\|learn_rate\[1\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[1\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "NeuralHookup:nh\|learn_rate\[0\] " "Net \"NeuralHookup:nh\|learn_rate\[0\]\" is missing source, defaulting to GND" {  } { { "ChipInterface.sv" "learn_rate\[0\]" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 124 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480979980146 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[3\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[3].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[2\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[2].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[1\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[1].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUU\[0\].HID_CORRECT_TEMP22\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 420 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUU[0].HID_CORRECT_TEMP22|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 411 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 411 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 411 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 411 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 411 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 411 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 411 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:out_correc\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 411 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:out_correc|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[1\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[1].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[0\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[0].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[1\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[1].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[0\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[0].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[3\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[3].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[3\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[3].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[2\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[2].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[2\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[2].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[1\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[1].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[1\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[1].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].OUTMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 362 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].OUTMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|sigmoid:HID_MULTS_INNER\[0\].sigm\|fixed_point_multiplier:fpm\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "sigmoid.sv" "" { Text "C:/NN_FPGA/XOR/sigmoid.sv" 21 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 357 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|sigmoid:HID_MULTS_INNER[0].sigm|fixed_point_multiplier:fpm|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[1\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[1].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MULTS_INNER\[0\].HID_MULTS_OUTER\[0\].HIDMULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 351 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MULTS_INNER[0].HID_MULTS_OUTER[0].HIDMULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 312 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 312 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 312 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 312 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 312 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 312 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 312 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_FINAL_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 312 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_FINAL_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 308 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 308 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 308 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 308 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 308 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 308 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 308 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:OERR_MULT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 308 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980652 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:OERR_MULT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1480979980652 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1480979980652 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_CORRECT_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 397 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_CORRECT_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[3\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[3].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_FINAL\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 385 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_FINAL|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP2\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 380 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP2|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\] " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|w569w\[0\]\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 75 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out4\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out6\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MUL\[2\].HERR_TEMP1\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_out8\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 375 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MUL[2].HERR_TEMP1|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[3\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[3].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[1\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[1].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult1\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 39 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult3\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 48 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult5\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 57 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7 " "Synthesized away node \"NeuralHookup:nh\|fixed_point_multiplier:HID_MU\[2\].HID_MULTS_OUT\[0\].HID_CORRECTT\|multiplier_32:int1int2\|lpm_mult:lpm_mult_component\|mult_gcn:auto_generated\|mac_mult7\"" {  } { { "db/mult_gcn.tdf" "" { Text "C:/NN_FPGA/XOR/db/mult_gcn.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "multiplier_32.v" "" { Text "C:/NN_FPGA/XOR/multiplier_32.v" 59 0 0 } } { "fixed_point_multiplier.sv" "" { Text "C:/NN_FPGA/XOR/fixed_point_multiplier.sv" 10 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 403 0 0 } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979980711 "|ChipInterface|NeuralHookup:nh|fixed_point_multiplier:HID_MU[2].HID_MULTS_OUT[0].HID_CORRECTT|multiplier_32:int1int2|lpm_mult:lpm_mult_component|mult_gcn:auto_generated|mac_mult7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1480979980711 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1480979980711 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480979981509 "|ChipInterface|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480979981509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "441 " "441 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480979981533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NN_FPGA/XOR/output_files/XOR.map.smsg " "Generated suppressed messages file C:/NN_FPGA/XOR/output_files/XOR.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480979982438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480979982747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979982747 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480979983230 "|ChipInterface|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480979983230 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480979983231 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480979983231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480979983231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 486 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 486 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480979983430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 18:19:43 2016 " "Processing ended: Mon Dec 05 18:19:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480979983430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480979983430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480979983430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480979983430 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480979985140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480979985142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 18:19:44 2016 " "Processing started: Mon Dec 05 18:19:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480979985142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480979985142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off XOR -c XOR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off XOR -c XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480979985143 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480979985428 ""}
{ "Info" "0" "" "Project  = XOR" {  } {  } 0 0 "Project  = XOR" 0 0 "Fitter" 0 0 1480979985428 ""}
{ "Info" "0" "" "Revision = XOR" {  } {  } 0 0 "Revision = XOR" 0 0 "Fitter" 0 0 1480979985428 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1480979985570 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "XOR EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design XOR" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1480979985864 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1480979985865 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1480979985957 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1480979985957 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480979986106 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480979986132 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480979986672 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480979986672 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480979986676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480979986676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480979986676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480979986676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480979986676 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480979986676 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480979986679 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "106 106 " "No exact pin location assignment(s) for 106 pins of 106 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[16\] " "Pin LEDR\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[16] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[17\] " "Pin LEDR\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[17] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[7] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[8\] " "Pin LEDG\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[8] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[0\] " "Pin HEX7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[1\] " "Pin HEX7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[2\] " "Pin HEX7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[3\] " "Pin HEX7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[4\] " "Pin HEX7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[5\] " "Pin HEX7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX7\[6\] " "Pin HEX7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX7[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[0\] " "Pin HEX6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[1\] " "Pin HEX6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[2\] " "Pin HEX6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[3\] " "Pin HEX6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[4\] " "Pin HEX6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[5\] " "Pin HEX6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX6\[6\] " "Pin HEX6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX6[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[0\] " "Pin HEX5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[1\] " "Pin HEX5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[2\] " "Pin HEX5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[3\] " "Pin HEX5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[4\] " "Pin HEX5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[5\] " "Pin HEX5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[6\] " "Pin HEX5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[0\] " "Pin HEX4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[1\] " "Pin HEX4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[2\] " "Pin HEX4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[3\] " "Pin HEX4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[4\] " "Pin HEX4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[5\] " "Pin HEX4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[6\] " "Pin HEX4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "ChipInterface.sv" "" { Text "C:/NN_FPGA/XOR/ChipInterface.sv" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/NN_FPGA/XOR/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1480979987535 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1480979987535 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "XOR.sdc " "Synopsys Design Constraints File file not found: 'XOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480979989089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480979989090 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1480979989091 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1480979989092 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480979989093 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1480979989093 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480979989094 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480979989097 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480979989097 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480979989098 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480979989099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480979989100 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480979989101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480979989101 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480979989102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480979989102 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1480979989103 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480979989103 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "106 unused 2.5V 23 83 0 " "Number of I/O pins in group: 106 (unused VREF, 2.5V VCCIO, 23 input, 83 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1480979989109 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1480979989109 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1480979989109 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1480979989111 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1480979989111 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1480979989111 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480979989216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480979991838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480979991940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480979991952 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480979992957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480979992958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480979993934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y9" {  } { { "loc" "" { Generic "C:/NN_FPGA/XOR/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y9"} 0 0 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1480979994985 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480979994985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480979995441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1480979995444 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1480979995444 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480979995444 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1480979995455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480979995578 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480979996126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480979996285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480979996769 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480979997703 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/NN_FPGA/XOR/output_files/XOR.fit.smsg " "Generated suppressed messages file C:/NN_FPGA/XOR/output_files/XOR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480979998672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480979999420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 18:19:59 2016 " "Processing ended: Mon Dec 05 18:19:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480979999420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480979999420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480979999420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480979999420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480980000595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480980000596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 18:20:00 2016 " "Processing started: Mon Dec 05 18:20:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480980000596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480980000596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off XOR -c XOR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off XOR -c XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480980000596 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480980002402 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480980002470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480980003337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 18:20:03 2016 " "Processing ended: Mon Dec 05 18:20:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480980003337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480980003337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480980003337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480980003337 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480980004004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480980004948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480980004950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 18:20:04 2016 " "Processing started: Mon Dec 05 18:20:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480980004950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480980004950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta XOR -c XOR " "Command: quartus_sta XOR -c XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480980004950 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1480980005226 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480980005637 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1480980005732 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1480980005732 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "XOR.sdc " "Synopsys Design Constraints File file not found: 'XOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1480980006378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1480980006378 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1480980006379 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1480980006380 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1480980006380 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1480980006381 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1480980006383 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1480980006399 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1480980006407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980006408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980006428 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980006453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980006775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980006801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980006812 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1480980006838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1480980006873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1480980007767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1480980007856 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1480980007856 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1480980007856 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1480980007857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980007857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980007869 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980007887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980007897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980007946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980008001 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1480980008022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1480980008474 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1480980008475 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1480980008475 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1480980008475 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980008493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980008499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980008504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980008541 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480980008546 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480980009832 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480980009833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480980009996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 18:20:09 2016 " "Processing ended: Mon Dec 05 18:20:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480980009996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480980009996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480980009996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480980009996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480980011180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480980011181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 18:20:10 2016 " "Processing started: Mon Dec 05 18:20:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480980011181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480980011181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off XOR -c XOR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off XOR -c XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480980011181 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XOR_6_1200mv_85c_slow.vo C:/NN_FPGA/XOR/simulation/modelsim/ simulation " "Generated file XOR_6_1200mv_85c_slow.vo in folder \"C:/NN_FPGA/XOR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480980012072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XOR_6_1200mv_0c_slow.vo C:/NN_FPGA/XOR/simulation/modelsim/ simulation " "Generated file XOR_6_1200mv_0c_slow.vo in folder \"C:/NN_FPGA/XOR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480980012147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XOR_min_1200mv_0c_fast.vo C:/NN_FPGA/XOR/simulation/modelsim/ simulation " "Generated file XOR_min_1200mv_0c_fast.vo in folder \"C:/NN_FPGA/XOR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480980012222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XOR.vo C:/NN_FPGA/XOR/simulation/modelsim/ simulation " "Generated file XOR.vo in folder \"C:/NN_FPGA/XOR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480980012295 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XOR_6_1200mv_85c_v_slow.sdo C:/NN_FPGA/XOR/simulation/modelsim/ simulation " "Generated file XOR_6_1200mv_85c_v_slow.sdo in folder \"C:/NN_FPGA/XOR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480980012336 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XOR_6_1200mv_0c_v_slow.sdo C:/NN_FPGA/XOR/simulation/modelsim/ simulation " "Generated file XOR_6_1200mv_0c_v_slow.sdo in folder \"C:/NN_FPGA/XOR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480980012379 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XOR_min_1200mv_0c_v_fast.sdo C:/NN_FPGA/XOR/simulation/modelsim/ simulation " "Generated file XOR_min_1200mv_0c_v_fast.sdo in folder \"C:/NN_FPGA/XOR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480980012431 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XOR_v.sdo C:/NN_FPGA/XOR/simulation/modelsim/ simulation " "Generated file XOR_v.sdo in folder \"C:/NN_FPGA/XOR/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1480980012476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480980012585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 18:20:12 2016 " "Processing ended: Mon Dec 05 18:20:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480980012585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480980012585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480980012585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480980012585 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480980013959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480980013959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 18:20:13 2016 " "Processing started: Mon Dec 05 18:20:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480980013959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480980013959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui XOR XOR " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui XOR XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480980013960 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui XOR XOR " "Quartus(args): --block_on_gui XOR XOR" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1480980013960 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1480980014207 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Quartus II" 0 0 1480980014353 ""}
{ "Warning" "0" "" "Warning: File XOR_run_msim_gate_verilog.do already exists - backing up current file as XOR_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File XOR_run_msim_gate_verilog.do already exists - backing up current file as XOR_run_msim_gate_verilog.do.bak11" 0 0 "Quartus II" 0 0 1480980014575 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/NN_FPGA/XOR/simulation/modelsim/XOR_run_msim_gate_verilog.do" {  } { { "C:/NN_FPGA/XOR/simulation/modelsim/XOR_run_msim_gate_verilog.do" "0" { Text "C:/NN_FPGA/XOR/simulation/modelsim/XOR_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/NN_FPGA/XOR/simulation/modelsim/XOR_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1480980014650 ""}
{ "Error" "0" "" "error deleting \"msim_transcript\": permission denied" {  } {  } 0 0 "error deleting \"msim_transcript\": permission denied" 0 0 "Quartus II" 0 0 1480980014657 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Quartus II" 0 0 1480980014657 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/NN_FPGA/XOR/XOR_nativelink_simulation.rpt" {  } { { "C:/NN_FPGA/XOR/XOR_nativelink_simulation.rpt" "0" { Text "C:/NN_FPGA/XOR/XOR_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/NN_FPGA/XOR/XOR_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1480980014657 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 2 s 498 s " "Quartus II Full Compilation was unsuccessful. 2 errors, 498 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480980015200 ""}
