#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[7].in[0] (.names)                                           1.519     3.747
dout[7].out[0] (.names)                                          0.240     3.987
out:dout[7].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 2
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[15].in[0] (.names)                                          1.519     3.747
dout[15].out[0] (.names)                                         0.240     3.987
out:dout[15].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 3
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[14].in[0] (.names)                                          1.519     3.747
dout[14].out[0] (.names)                                         0.240     3.987
out:dout[14].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 4
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[13].in[0] (.names)                                          1.519     3.747
dout[13].out[0] (.names)                                         0.240     3.987
out:dout[13].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 5
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[12].in[0] (.names)                                          1.519     3.747
dout[12].out[0] (.names)                                         0.240     3.987
out:dout[12].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 6
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[11].in[0] (.names)                                          1.519     3.747
dout[11].out[0] (.names)                                         0.240     3.987
out:dout[11].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 7
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[10].in[0] (.names)                                          1.519     3.747
dout[10].out[0] (.names)                                         0.240     3.987
out:dout[10].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 8
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[9].in[0] (.names)                                           1.519     3.747
dout[9].out[0] (.names)                                          0.240     3.987
out:dout[9].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 9
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[8].in[0] (.names)                                           1.519     3.747
dout[8].out[0] (.names)                                          0.240     3.987
out:dout[8].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 10
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[31].in[0] (.names)                                          1.519     3.747
dout[31].out[0] (.names)                                         0.240     3.987
out:dout[31].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 11
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[6].in[0] (.names)                                           1.519     3.747
dout[6].out[0] (.names)                                          0.240     3.987
out:dout[6].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 12
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[5].in[0] (.names)                                           1.519     3.747
dout[5].out[0] (.names)                                          0.240     3.987
out:dout[5].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 13
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[4].in[0] (.names)                                           1.519     3.747
dout[4].out[0] (.names)                                          0.240     3.987
out:dout[4].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 14
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[3].in[0] (.names)                                           1.519     3.747
dout[3].out[0] (.names)                                          0.240     3.987
out:dout[3].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 15
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[2].in[0] (.names)                                           1.519     3.747
dout[2].out[0] (.names)                                          0.240     3.987
out:dout[2].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 16
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[1].in[0] (.names)                                           1.519     3.747
dout[1].out[0] (.names)                                          0.240     3.987
out:dout[1].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 17
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[0].in[0] (.names)                                           1.519     3.747
dout[0].out[0] (.names)                                          0.240     3.987
out:dout[0].outpad[0] (.output)                                  1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 18
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[17].in[0] (.names)                                          1.519     3.747
dout[17].out[0] (.names)                                         0.240     3.987
out:dout[17].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 19
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[30].in[0] (.names)                                          1.519     3.747
dout[30].out[0] (.names)                                         0.240     3.987
out:dout[30].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 20
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[29].in[0] (.names)                                          1.519     3.747
dout[29].out[0] (.names)                                         0.240     3.987
out:dout[29].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 21
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[28].in[0] (.names)                                          1.519     3.747
dout[28].out[0] (.names)                                         0.240     3.987
out:dout[28].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 22
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[27].in[0] (.names)                                          1.519     3.747
dout[27].out[0] (.names)                                         0.240     3.987
out:dout[27].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 23
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[26].in[0] (.names)                                          1.519     3.747
dout[26].out[0] (.names)                                         0.240     3.987
out:dout[26].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 24
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[25].in[0] (.names)                                          1.519     3.747
dout[25].out[0] (.names)                                         0.240     3.987
out:dout[25].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 25
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[24].in[0] (.names)                                          1.519     3.747
dout[24].out[0] (.names)                                         0.240     3.987
out:dout[24].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 26
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[22].in[0] (.names)                                          1.519     3.747
dout[22].out[0] (.names)                                         0.240     3.987
out:dout[22].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 27
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[21].in[0] (.names)                                          1.519     3.747
dout[21].out[0] (.names)                                         0.240     3.987
out:dout[21].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 28
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[20].in[0] (.names)                                          1.519     3.747
dout[20].out[0] (.names)                                         0.240     3.987
out:dout[20].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 29
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[19].in[0] (.names)                                          1.519     3.747
dout[19].out[0] (.names)                                         0.240     3.987
out:dout[19].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 30
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[18].in[0] (.names)                                          1.519     3.747
dout[18].out[0] (.names)                                         0.240     3.987
out:dout[18].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 31
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[16].in[0] (.names)                                          1.519     3.747
dout[16].out[0] (.names)                                         0.240     3.987
out:dout[16].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 32
Startpoint: $abc$1058$lo12.Q[0] (dffsre clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$abc$1058$lo12.C[0] (dffsre)                                     1.519     1.519
$abc$1058$lo12.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
dout[23].in[0] (.names)                                          1.519     3.747
dout[23].out[0] (.names)                                         0.240     3.987
out:dout[23].outpad[0] (.output)                                 1.519     5.506
data arrival time                                                          5.506

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -5.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.506


#Path 33
Startpoint: $abc$1190$lo4.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo4.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo4.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].in[1] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].out[0] (.names)                       0.180     3.927
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[9] (TDP36K)                                                                                            1.519     5.446
data arrival time                                                                                                                                                                5.446

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.446
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.427


#Path 34
Startpoint: $abc$1190$lo4.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo4.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo4.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].in[1] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].out[0] (.names)                       0.180     3.927
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[9] (TDP36K)                                                                                            1.519     5.446
data arrival time                                                                                                                                                                5.446

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.446
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.427


#Path 35
Startpoint: $abc$1190$lo0.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo0.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo0.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[5] (TDP36K)                                                                                            1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 36
Startpoint: $abc$1190$lo1.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo1.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo1.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[6] (TDP36K)                                                                                            1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 37
Startpoint: $abc$1190$lo1.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo1.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo1.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[6] (TDP36K)                                                                                            1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 38
Startpoint: $abc$1190$lo2.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo2.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo2.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[7] (TDP36K)                                                                                            1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 39
Startpoint: $abc$1190$lo2.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo2.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo2.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[7] (TDP36K)                                                                                            1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 40
Startpoint: $abc$1190$lo3.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo3.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo3.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[8] (TDP36K)                                                                                            1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 41
Startpoint: $abc$1190$lo3.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo3.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo3.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[8] (TDP36K)                                                                                            1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 42
Startpoint: $abc$1190$lo0.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo0.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo0.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[5] (TDP36K)                                                                                            1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 43
Startpoint: $abc$1190$lo5.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo5.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo5.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[10] (TDP36K)                                                                                           1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 44
Startpoint: $abc$1190$lo6.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo6.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo6.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[11] (TDP36K)                                                                                           1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 45
Startpoint: $abc$1190$lo6.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo6.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo6.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[11] (TDP36K)                                                                                           1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 46
Startpoint: $abc$1190$lo7.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo7.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo7.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[12] (TDP36K)                                                                                           1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 47
Startpoint: $abc$1190$lo7.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo7.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo7.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[12] (TDP36K)                                                                                           1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 48
Startpoint: $abc$1190$lo8.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo8.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo8.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[13] (TDP36K)                                                                                           1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 49
Startpoint: $abc$1190$lo8.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo8.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo8.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[13] (TDP36K)                                                                                           1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 50
Startpoint: $abc$1190$lo9.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[14] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo9.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo9.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[14] (TDP36K)                                                                                           1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 51
Startpoint: $abc$1190$lo5.Q[0] (dffsre clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1190$lo5.C[0] (dffsre)                                                                                                                                            1.519     1.519
$abc$1190$lo5.Q[0] (dffsre) [clock-to-output]                                                                                                                          0.709     2.228
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].in[2] (.names)                        1.519     3.747
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].out[0] (.names)                       0.120     3.867
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[10] (TDP36K)                                                                                           1.519     5.386
data arrival time                                                                                                                                                                5.386

clock clk (rise edge)                                                                                                                                                  0.000     0.000
clock source latency                                                                                                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                                                                                                  0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K)                                                                                             1.519     1.519
clock uncertainty                                                                                                                                                      0.000     1.519
cell setup time                                                                                                                                                       -0.500     1.019
data required time                                                                                                                                                               1.019
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                               1.019
data arrival time                                                                                                                                                               -5.386
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                -4.367


#Path 52
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[0].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[5] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 53
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
we.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[1] (TDP36K)                        1.519     1.519
data arrival time                                                                                          1.519

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                       1.519     1.519
clock uncertainty                                                                                0.000     1.519
cell setup time                                                                                 -0.500     1.019
data required time                                                                                         1.019
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         1.019
data arrival time                                                                                         -1.519
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -0.500


#Path 54
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
we.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[0] (TDP36K)                        1.519     1.519
data arrival time                                                                                          1.519

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                       1.519     1.519
clock uncertainty                                                                                0.000     1.519
cell setup time                                                                                 -0.500     1.019
data required time                                                                                         1.019
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         1.019
data arrival time                                                                                         -1.519
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -0.500


#Path 55
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
addr[8].inpad[0] (.input)                                                                          0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[13] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 56
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
addr[7].inpad[0] (.input)                                                                          0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[12] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 57
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
addr[6].inpad[0] (.input)                                                                          0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[11] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 58
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
addr[5].inpad[0] (.input)                                                                          0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[10] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 59
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[4].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[9] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 60
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[3].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[8] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 61
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[2].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[7] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 62
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[1].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[6] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 63
Startpoint: di[22].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[4] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[22].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[4] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 64
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
we.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B1_i[0] (TDP36K)                       1.519     1.519
data arrival time                                                                                          1.519

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                       1.519     1.519
clock uncertainty                                                                                0.000     1.519
cell setup time                                                                                 -0.500     1.019
data required time                                                                                         1.019
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         1.019
data arrival time                                                                                         -1.519
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -0.500


#Path 65
Startpoint: di[17].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[17] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[17].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[17] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 66
Startpoint: di[16].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[16] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[16].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[16] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 67
Startpoint: di[18].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[18].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[0] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 68
Startpoint: di[19].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[19].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[1] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 69
Startpoint: di[20].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[2] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[20].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[2] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 70
Startpoint: di[21].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[3] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[21].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[3] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 71
Startpoint: di[23].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[23].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[5] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 72
Startpoint: di[24].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[24].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[6] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 73
Startpoint: di[25].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[25].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[7] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 74
Startpoint: di[26].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[26].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[8] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 75
Startpoint: di[27].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[27].inpad[0] (.input)                                                                           0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[9] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 76
Startpoint: di[28].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[28].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[10] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 77
Startpoint: di[29].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[29].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[11] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 78
Startpoint: di[30].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[30].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[12] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 79
Startpoint: di[31].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[31].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[13] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 80
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B2_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
we.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B2_i[0] (TDP36K)                       1.519     1.519
data arrival time                                                                                          1.519

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K)                       1.519     1.519
clock uncertainty                                                                                0.000     1.519
cell setup time                                                                                 -0.500     1.019
data required time                                                                                         1.019
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         1.019
data arrival time                                                                                         -1.519
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -0.500


#Path 81
Startpoint: di[15].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[15] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[15].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[15] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 82
Startpoint: di[14].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[14] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[14].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[14] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 83
Startpoint: addr[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[5] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[0].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[5] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 84
Startpoint: addr[1].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[6] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[1].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[6] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 85
Startpoint: addr[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[7] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[2].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[7] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 86
Startpoint: addr[3].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[8] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[3].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[8] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 87
Startpoint: addr[4].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[9] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addr[4].inpad[0] (.input)                                                                         0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[9] (TDP36K)                       1.519     1.519
data arrival time                                                                                           1.519

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                        1.519     1.519
clock uncertainty                                                                                 0.000     1.519
cell setup time                                                                                  -0.500     1.019
data required time                                                                                          1.019
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          1.019
data arrival time                                                                                          -1.519
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -0.500


#Path 88
Startpoint: addr[5].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
addr[5].inpad[0] (.input)                                                                          0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[10] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 89
Startpoint: addr[6].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
addr[6].inpad[0] (.input)                                                                          0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[11] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 90
Startpoint: addr[7].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
addr[7].inpad[0] (.input)                                                                          0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[12] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 91
Startpoint: addr[8].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
addr[8].inpad[0] (.input)                                                                          0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[13] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 92
Startpoint: addr[9].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[14] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
addr[9].inpad[0] (.input)                                                                          0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[14] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 93
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
we.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[0] (TDP36K)                        1.519     1.519
data arrival time                                                                                          1.519

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                       1.519     1.519
clock uncertainty                                                                                0.000     1.519
cell setup time                                                                                 -0.500     1.019
data required time                                                                                         1.019
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         1.019
data arrival time                                                                                         -1.519
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -0.500


#Path 94
Startpoint: we.inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[1] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
we.inpad[0] (.input)                                                                             0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[1] (TDP36K)                        1.519     1.519
data arrival time                                                                                          1.519

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                       1.519     1.519
clock uncertainty                                                                                0.000     1.519
cell setup time                                                                                 -0.500     1.019
data required time                                                                                         1.019
----------------------------------------------------------------------------------------------------------------
data required time                                                                                         1.019
data arrival time                                                                                         -1.519
----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                          -0.500


#Path 95
Startpoint: di[0].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[0] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[0].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[0] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 96
Startpoint: di[2].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[2] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               0.000     0.000
di[2].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[2] (TDP36K)                       1.519     1.519
data arrival time                                                                                            1.519

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
clk.inpad[0] (.input)                                                                              0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                         1.519     1.519
clock uncertainty                                                                                  0.000     1.519
cell setup time                                                                                   -0.500     1.019
data required time                                                                                           1.019
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           1.019
data arrival time                                                                                           -1.519
------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -0.500


#Path 97
Startpoint: di[13].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[13] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[13].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[13] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 98
Startpoint: di[12].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[12] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[12].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[12] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 99
Startpoint: di[11].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[11] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[11].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[11] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#Path 100
Startpoint: di[10].inpad[0] (.input clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[10] (TDP36K clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                0.000     0.000
di[10].inpad[0] (.input)                                                                            0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[10] (TDP36K)                       1.519     1.519
data arrival time                                                                                             1.519

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
clk.inpad[0] (.input)                                                                               0.000     0.000
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K)                          1.519     1.519
clock uncertainty                                                                                   0.000     1.519
cell setup time                                                                                    -0.500     1.019
data required time                                                                                            1.019
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            1.019
data arrival time                                                                                            -1.519
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -0.500


#End of timing report
