

================================================================
== Vitis HLS Report for 'gemm_stage_0'
================================================================
* Date:           Sat Jan 10 19:38:12 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.624 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   271169|   271169|  2.712 ms|  2.712 ms|  271169|  271169|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                 |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                    |                 Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74  |gemm_stage_0_Pipeline_VITIS_LOOP_27_1  |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79        |gemm_stage_0_Pipeline_l_S_k_0_k        |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        |grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89  |gemm_stage_0_Pipeline_VITIS_LOOP_46_2  |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i  |   271168|   271168|      4237|          -|          -|    64|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|     2923|     2886|    -|
|Memory               |        2|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      194|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|    10|     2955|     3107|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74  |gemm_stage_0_Pipeline_VITIS_LOOP_27_1  |        0|   0|     9|    52|    0|
    |grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89  |gemm_stage_0_Pipeline_VITIS_LOOP_46_2  |        0|   0|    17|    63|    0|
    |grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79        |gemm_stage_0_Pipeline_l_S_k_0_k        |        0|  10|  2897|  2771|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                       |        0|  10|  2923|  2886|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_row_U  |gemm_stage_0_c_row  |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                    |        2|  0|   0|    0|    64|   32|     1|         2048|
    +---------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_110_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln25_fu_104_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  27|          15|          10|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  49|          9|    1|          9|
    |ap_done         |   9|          2|    1|          2|
    |c_row_address0  |  20|          4|    6|         24|
    |c_row_ce0       |  20|          4|    1|          4|
    |c_row_ce1       |   9|          2|    1|          2|
    |c_row_d0        |  14|          3|   32|         96|
    |c_row_we0       |  14|          3|    1|          3|
    |c_row_we1       |   9|          2|    1|          2|
    |i_fu_50         |   9|          2|    7|         14|
    |real_start      |   9|          2|    1|          2|
    |v2_0_0_0_ce0    |   9|          2|    1|          2|
    |v2_0_0_0_we0    |   9|          2|    1|          2|
    |v2_0_0_0_write  |  14|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           | 194|         40|   55|        165|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                             | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                     |  8|   0|    8|          0|
    |ap_done_reg                                                   |  1|   0|    1|          0|
    |grp_gemm_stage_0_Pipeline_VITIS_LOOP_27_1_fu_74_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemm_stage_0_Pipeline_VITIS_LOOP_46_2_fu_89_ap_start_reg  |  1|   0|    1|          0|
    |grp_gemm_stage_0_Pipeline_l_S_k_0_k_fu_79_ap_start_reg        |  1|   0|    1|          0|
    |i_fu_50                                                       |  7|   0|    7|          0|
    |start_once_reg                                                |  1|   0|    1|          0|
    |tmp_cast_reg_148                                              |  6|   0|   12|          6|
    |trunc_ln31_reg_143                                            |  6|   0|    6|          0|
    +--------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                         | 32|   0|   38|          6|
    +--------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|start_full_n       |   in|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|start_out          |  out|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|start_write        |  out|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|v2_0_0_0_full_n    |   in|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|v2_0_0_0_write     |  out|    1|  ap_ctrl_hs|  gemm_stage_0|  return value|
|v0_address0        |  out|   12|   ap_memory|            v0|         array|
|v0_ce0             |  out|    1|   ap_memory|            v0|         array|
|v0_q0              |   in|   32|   ap_memory|            v0|         array|
|v1_address0        |  out|   12|   ap_memory|            v1|         array|
|v1_ce0             |  out|    1|   ap_memory|            v1|         array|
|v1_q0              |   in|   32|   ap_memory|            v1|         array|
|v1_address1        |  out|   12|   ap_memory|            v1|         array|
|v1_ce1             |  out|    1|   ap_memory|            v1|         array|
|v1_q1              |   in|   32|   ap_memory|            v1|         array|
|v2_0_0_0_address0  |  out|    6|    mem_fifo|      v2_0_0_0|         array|
|v2_0_0_0_ce0       |  out|    1|    mem_fifo|      v2_0_0_0|         array|
|v2_0_0_0_we0       |  out|    1|    mem_fifo|      v2_0_0_0|         array|
|v2_0_0_0_d0        |  out|   32|    mem_fifo|      v2_0_0_0|         array|
+-------------------+-----+-----+------------+--------------+--------------+

