Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  2 03:48:24 2025
| Host         : DESKTOP-36ONVEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nes_timing_summary_routed.rpt -pb nes_timing_summary_routed.pb -rpx nes_timing_summary_routed.rpx -warn_on_violation
| Design       : nes
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      1           
TIMING-17  Critical Warning  Non-clocked sequential cell                             16          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
LUTAR-1    Warning           LUT drives async reset alert                            5           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           8           
TIMING-20  Warning           Non-clocked latch                                       1           
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1135)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (31)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1135)
---------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/AD_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAH_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/BAL_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/DL_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/IR_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/MCycle_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/MCycle_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/MCycle_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[11]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[12]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[15]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/PC_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/S_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cpu_inst/cpu_6502/WRn_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (31)
-------------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.120        0.000                      0                 8375        0.065        0.000                      0                 8375        3.000        0.000                       0                  3330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
clk_100                                                                {0.000 5.000}        10.000          100.000         
  clk_buf_out_clk_wiz_1_1                                              {0.000 5.000}        10.000          100.000         
    clkfbout_clk_wiz_0_1                                               {0.000 25.000}       50.000          20.000          
    clkfbout_vga_clk_wiz_1                                             {0.000 5.000}        10.000          100.000         
    master_clk_clk_wiz_0_1                                             {0.000 23.279}       46.559          21.478          
    ppu_clk_clk_wiz_0_1                                                {0.000 93.117}       186.235         5.370           
    vga_clk_5_vga_clk_wiz_1                                            {0.000 4.000}        8.000           125.000         
    vga_clk_vga_clk_wiz_1                                              {0.000 20.000}       40.000          25.000          
  clkfbout_clk_wiz_1_1                                                 {0.000 5.000}        10.000          100.000         
controller/mb_block_i/clk_wiz_1/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_mb_block_clk_wiz_1_0                                        {0.000 5.000}        10.000          100.000         
  clkfbout_mb_block_clk_wiz_1_0                                        {0.000 5.000}        10.000          100.000         
controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_buf_out_clk_wiz_1_1                                                                                                                                                                                                3.000        0.000                       0                     4  
    clkfbout_clk_wiz_0_1                                                                                                                                                                                                47.845        0.000                       0                     3  
    clkfbout_vga_clk_wiz_1                                                                                                                                                                                               7.845        0.000                       0                     3  
    master_clk_clk_wiz_0_1                                                  17.076        0.000                      0                  407        0.180        0.000                      0                  407       22.779        0.000                       0                   180  
    ppu_clk_clk_wiz_0_1                                                    172.594        0.000                      0                  504        0.120        0.000                      0                  504       27.125        0.000                       0                   166  
    vga_clk_5_vga_clk_wiz_1                                                                                                                                                                                              5.845        0.000                       0                    10  
    vga_clk_vga_clk_wiz_1                                                   28.622        0.000                      0                  419        0.179        0.000                      0                  419       19.020        0.000                       0                   209  
  clkfbout_clk_wiz_1_1                                                                                                                                                                                                   7.845        0.000                       0                     3  
controller/mb_block_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_mb_block_clk_wiz_1_0                                              2.120        0.000                      0                 6606        0.065        0.000                      0                 6606        3.750        0.000                       0                  2472  
  clkfbout_mb_block_clk_wiz_1_0                                                                                                                                                                                          7.845        0.000                       0                     3  
controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.319        0.000                      0                  222        0.149        0.000                      0                  222       15.686        0.000                       0                   234  
controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.075        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ppu_clk_clk_wiz_0_1     master_clk_clk_wiz_0_1       36.317        0.000                      0                  122        0.140        0.000                      0                  122  
master_clk_clk_wiz_0_1  ppu_clk_clk_wiz_0_1          26.817        0.000                      0                   94        0.113        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       master_clk_clk_wiz_0_1  master_clk_clk_wiz_0_1       39.806        0.000                      0                  115        0.810        0.000                      0                  115  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                             From Clock                                                             To Clock                                                             
----------                                                             ----------                                                             --------                                                             
(none)                                                                                                                                        clk_out1_mb_block_clk_wiz_1_0                                          
(none)                                                                 clk_out1_mb_block_clk_wiz_1_0                                          clk_out1_mb_block_clk_wiz_1_0                                          
(none)                                                                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mb_block_clk_wiz_1_0                                          
(none)                                                                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mb_block_clk_wiz_1_0                                          
(none)                                                                                                                                        controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                 clk_out1_mb_block_clk_wiz_1_0                                          controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                                        controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                 clk_out1_mb_block_clk_wiz_1_0                                          controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_mb_block_clk_wiz_1_0                                 
(none)                         clkfbout_clk_wiz_0_1                                          
(none)                         clkfbout_clk_wiz_1_1                                          
(none)                         clkfbout_mb_block_clk_wiz_1_0                                 
(none)                         clkfbout_vga_clk_wiz_1                                        
(none)                         master_clk_clk_wiz_0_1                                        
(none)                         vga_clk_5_vga_clk_wiz_1                                       
(none)                                                        clk_out1_mb_block_clk_wiz_1_0  
(none)                                                        master_clk_clk_wiz_0_1         
(none)                                                        ppu_clk_clk_wiz_0_1            
(none)                                                        vga_clk_vga_clk_wiz_1          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_buf_out_clk_wiz_1_1
  To Clock:  clk_buf_out_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_buf_out_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_buf/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock_buf/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y19   clk_inst/clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_vga_clk_wiz_1
  To Clock:  clkfbout_vga_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_vga_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  master_clk_clk_wiz_0_1
  To Clock:  master_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       17.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       22.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.076ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/wea_iram_reg/D
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0_1 fall@23.279ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.438ns  (logic 0.854ns (15.705%)  route 4.584ns (84.295%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 21.723 - 23.279 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.562    -0.965    cpu_inst/cpu_6502/CLK
    SLICE_X47Y34         FDCE                                         r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.509 r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/Q
                         net (fo=25, routed)          1.540     1.031    cpu_inst/cpu_6502/Q[0]
    SLICE_X42Y36         LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  cpu_inst/cpu_6502/ena_iram_i_3/O
                         net (fo=5, routed)           1.117     2.273    cpu_inst/cpu_6502/addr[14]
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.397 r  cpu_inst/cpu_6502/ena_iram_i_1/O
                         net (fo=10, routed)          1.404     3.800    cpu_inst/cpu_6502/p_0_in
    SLICE_X49Y38         LUT2 (Prop_lut2_I0_O)        0.150     3.950 r  cpu_inst/cpu_6502/wea_iram_i_1/O
                         net (fo=1, routed)           0.523     4.473    cpu_inst/cpu_6502_n_91
    SLICE_X49Y39         FDRE                                         r  cpu_inst/wea_iram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    24.650 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.811    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    18.590 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.177    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.268 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    21.713    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    18.593 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.180    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.271 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.452    21.723    cpu_inst/CLK
    SLICE_X49Y39         FDRE                                         r  cpu_inst/wea_iram_reg/C  (IS_INVERTED)
                         clock pessimism              0.560    22.284    
                         clock uncertainty           -0.469    21.815    
    SLICE_X49Y39         FDRE (Setup_fdre_C_D)       -0.266    21.549    cpu_inst/wea_iram_reg
  -------------------------------------------------------------------
                         required time                         21.549    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                 17.076    

Slack (MET) :             18.694ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/ena_iram_reg/D
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0_1 fall@23.279ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.704ns (17.454%)  route 3.330ns (82.546%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 21.721 - 23.279 ) 
    Source Clock Delay      (SCD):    -0.965ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.562    -0.965    cpu_inst/cpu_6502/CLK
    SLICE_X47Y34         FDCE                                         r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.509 r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/Q
                         net (fo=25, routed)          1.540     1.031    cpu_inst/cpu_6502/Q[0]
    SLICE_X42Y36         LUT4 (Prop_lut4_I1_O)        0.124     1.155 f  cpu_inst/cpu_6502/ena_iram_i_3/O
                         net (fo=5, routed)           1.117     2.273    cpu_inst/cpu_6502/addr[14]
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.397 r  cpu_inst/cpu_6502/ena_iram_i_1/O
                         net (fo=10, routed)          0.672     3.069    cpu_inst/p_0_in
    SLICE_X47Y41         FDRE                                         r  cpu_inst/ena_iram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    24.650 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    25.811    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    18.590 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.177    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.268 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    21.713    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    18.593 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    20.180    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.271 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.450    21.721    cpu_inst/CLK
    SLICE_X47Y41         FDRE                                         r  cpu_inst/ena_iram_reg/C  (IS_INVERTED)
                         clock pessimism              0.574    22.296    
                         clock uncertainty           -0.469    21.827    
    SLICE_X47Y41         FDRE (Setup_fdre_C_D)       -0.064    21.763    cpu_inst/ena_iram_reg
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 18.694    

Slack (MET) :             21.063ns  (required time - arrival time)
  Source:                 cpu_inst/wea_iram_reg/C
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 fall@23.279ns)
  Data Path Delay:        1.235ns  (logic 0.459ns (37.178%)  route 0.776ns (62.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 45.047 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 22.323 - 23.279 ) 
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    24.720 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    25.953    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    18.988 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.654    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.750 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    22.312    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    18.990 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.656    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    20.752 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.570    22.323    cpu_inst/CLK
    SLICE_X49Y39         FDRE                                         r  cpu_inst/wea_iram_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.459    22.782 r  cpu_inst/wea_iram_reg/Q
                         net (fo=1, routed)           0.776    23.557    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y16         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.497    45.047    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.574    45.622    
                         clock uncertainty           -0.469    45.153    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    44.621    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.621    
                         arrival time                         -23.557    
  -------------------------------------------------------------------
                         slack                                 21.063    

Slack (MET) :             21.345ns  (required time - arrival time)
  Source:                 cpu_inst/ena_iram_reg/C
                            (falling edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.279ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 fall@23.279ns)
  Data Path Delay:        1.030ns  (logic 0.459ns (44.577%)  route 0.571ns (55.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 45.047 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 22.321 - 23.279 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 fall edge)
                                                     23.279    23.279 f  
    N15                                               0.000    23.279 f  Clk (IN)
                         net (fo=0)                   0.000    23.279    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    24.720 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    25.953    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    18.988 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.654    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.750 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    22.312    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    18.990 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    20.656    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    20.752 f  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.568    22.321    cpu_inst/CLK
    SLICE_X47Y41         FDRE                                         r  cpu_inst/ena_iram_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.459    22.780 r  cpu_inst/ena_iram_reg/Q
                         net (fo=1, routed)           0.571    23.350    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y16         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.497    45.047    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y16         RAMB18E1                                     r  cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.560    45.608    
                         clock uncertainty           -0.469    45.139    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    44.696    cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.696    
                         arrival time                         -23.350    
  -------------------------------------------------------------------
                         slack                                 21.345    

Slack (MET) :             29.576ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.460ns  (logic 4.022ns (24.435%)  route 12.438ns (75.565%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.381 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694     5.075    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295     5.370 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.174     6.544    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.668 f  cpu_inst/cpu_6502/BusB[7]_i_4/O
                         net (fo=1, routed)           0.985     7.654    cpu_inst/cpu_6502/BusB[7]_i_4_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.006     8.783    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.907 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.181    11.089    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.213 r  cpu_inst/cpu_6502/BusA_r[1]_i_3/O
                         net (fo=2, routed)           0.812    12.024    cpu_inst/cpu_6502/BusA_r[1]_i_3_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.124    12.148 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.783    12.931    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124    13.055 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    13.055    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.605 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.605    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.918 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.658    14.576    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_4
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.306    14.882 r  cpu_inst/cpu_6502/BAL[7]_i_2/O
                         net (fo=1, routed)           0.608    15.490    cpu_inst/cpu_6502/BAL[7]_i_2_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/C
                         clock pessimism              0.560    45.551    
                         clock uncertainty           -0.469    45.082    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)       -0.016    45.066    cpu_inst/cpu_6502/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         45.066    
                         arrival time                         -15.490    
  -------------------------------------------------------------------
                         slack                                 29.576    

Slack (MET) :             30.076ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.054ns  (logic 3.944ns (24.567%)  route 12.110ns (75.433%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.381 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694     5.075    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295     5.370 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.174     6.544    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.668 f  cpu_inst/cpu_6502/BusB[7]_i_4/O
                         net (fo=1, routed)           0.985     7.654    cpu_inst/cpu_6502/BusB[7]_i_4_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.006     8.783    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.907 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.181    11.089    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.213 r  cpu_inst/cpu_6502/BusA_r[1]_i_3/O
                         net (fo=2, routed)           0.812    12.024    cpu_inst/cpu_6502/BusA_r[1]_i_3_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.124    12.148 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.783    12.931    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124    13.055 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    13.055    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.605 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.605    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.844 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.939    14.783    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_5
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.302    15.085 r  cpu_inst/cpu_6502/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000    15.085    cpu_inst/cpu_6502/BAL[6]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/C
                         clock pessimism              0.560    45.551    
                         clock uncertainty           -0.469    45.082    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.079    45.161    cpu_inst/cpu_6502/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         45.161    
                         arrival time                         -15.085    
  -------------------------------------------------------------------
                         slack                                 30.076    

Slack (MET) :             30.256ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.877ns  (logic 4.040ns (25.446%)  route 11.837ns (74.554%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.381 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694     5.075    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295     5.370 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.174     6.544    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.668 f  cpu_inst/cpu_6502/BusB[7]_i_4/O
                         net (fo=1, routed)           0.985     7.654    cpu_inst/cpu_6502/BusB[7]_i_4_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.006     8.783    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.907 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.181    11.089    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.213 r  cpu_inst/cpu_6502/BusA_r[1]_i_3/O
                         net (fo=2, routed)           0.812    12.024    cpu_inst/cpu_6502/BusA_r[1]_i_3_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.124    12.148 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.783    12.931    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124    13.055 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    13.055    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.605 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.605    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.939 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.665    14.604    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_6
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.303    14.907 r  cpu_inst/cpu_6502/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000    14.907    cpu_inst/cpu_6502/BAL[5]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/C
                         clock pessimism              0.560    45.551    
                         clock uncertainty           -0.469    45.082    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.081    45.163    cpu_inst/cpu_6502/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         45.163    
                         arrival time                         -14.907    
  -------------------------------------------------------------------
                         slack                                 30.256    

Slack (MET) :             30.388ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.740ns  (logic 3.924ns (24.930%)  route 11.816ns (75.070%))
  Logic Levels:           15  (CARRY4=4 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.381 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694     5.075    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295     5.370 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.174     6.544    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.668 f  cpu_inst/cpu_6502/BusB[7]_i_4/O
                         net (fo=1, routed)           0.985     7.654    cpu_inst/cpu_6502/BusB[7]_i_4_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.006     8.783    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.907 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.181    11.089    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.213 r  cpu_inst/cpu_6502/BusA_r[1]_i_3/O
                         net (fo=2, routed)           0.812    12.024    cpu_inst/cpu_6502/BusA_r[1]_i_3_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.124    12.148 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.783    12.931    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124    13.055 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    13.055    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.605 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.605    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.827 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.645    14.472    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_7
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.299    14.771 r  cpu_inst/cpu_6502/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000    14.771    cpu_inst/cpu_6502/BAL[4]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/C
                         clock pessimism              0.560    45.551    
                         clock uncertainty           -0.469    45.082    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.077    45.159    cpu_inst/cpu_6502/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         45.159    
                         arrival time                         -14.771    
  -------------------------------------------------------------------
                         slack                                 30.388    

Slack (MET) :             30.574ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.508ns  (logic 4.038ns (26.038%)  route 11.470ns (73.962%))
  Logic Levels:           16  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 44.993 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.381 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694     5.075    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295     5.370 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.174     6.544    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.668 f  cpu_inst/cpu_6502/BusB[7]_i_4/O
                         net (fo=1, routed)           0.985     7.654    cpu_inst/cpu_6502/BusB[7]_i_4_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.006     8.783    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.907 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.181    11.089    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.213 r  cpu_inst/cpu_6502/BusA_r[1]_i_3/O
                         net (fo=2, routed)           0.812    12.024    cpu_inst/cpu_6502/BusA_r[1]_i_3_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.124    12.148 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.783    12.931    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124    13.055 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    13.055    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.605 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.605    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.719 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.719    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.941 r  cpu_inst/cpu_6502/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.299    14.240    cpu_inst/cpu_6502/BAL_reg[8]_i_2_n_7
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.299    14.539 r  cpu_inst/cpu_6502/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000    14.539    cpu_inst/cpu_6502/BAL[8]_i_1_n_0
    SLICE_X39Y34         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.442    44.993    cpu_inst/cpu_6502/CLK
    SLICE_X39Y34         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/C
                         clock pessimism              0.560    45.553    
                         clock uncertainty           -0.469    45.084    
    SLICE_X39Y34         FDCE (Setup_fdce_C_D)        0.029    45.113    cpu_inst/cpu_6502/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         45.113    
                         arrival time                         -14.539    
  -------------------------------------------------------------------
                         slack                                 30.574    

Slack (MET) :             30.696ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.431ns  (logic 3.735ns (24.205%)  route 11.696ns (75.795%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 44.989 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.381 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694     5.075    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295     5.370 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.174     6.544    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.668 f  cpu_inst/cpu_6502/BusB[7]_i_4/O
                         net (fo=1, routed)           0.985     7.654    cpu_inst/cpu_6502/BusB[7]_i_4_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.778 f  cpu_inst/cpu_6502/BusB[7]_i_2/O
                         net (fo=8, routed)           1.006     8.783    cpu_inst/cpu_6502/BusB[7]_i_2_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.907 f  cpu_inst/cpu_6502/BusB[1]_i_1/O
                         net (fo=16, routed)          2.181    11.089    cpu_inst/cpu_6502/data_in_mux[1]
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.213 r  cpu_inst/cpu_6502/BusA_r[1]_i_3/O
                         net (fo=2, routed)           0.812    12.024    cpu_inst/cpu_6502/BusA_r[1]_i_3_n_0
    SLICE_X38Y28         LUT3 (Prop_lut3_I1_O)        0.124    12.148 r  cpu_inst/cpu_6502/BAL[3]_i_9/O
                         net (fo=1, routed)           0.783    12.931    cpu_inst/cpu_6502/BAL[3]_i_9_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124    13.055 r  cpu_inst/cpu_6502/BAL[3]_i_5/O
                         net (fo=1, routed)           0.000    13.055    cpu_inst/cpu_6502/BAL[3]_i_5_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.635 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.524    14.159    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_5
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.302    14.461 r  cpu_inst/cpu_6502/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000    14.461    cpu_inst/cpu_6502/BAL[2]_i_1_n_0
    SLICE_X38Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    44.989    cpu_inst/cpu_6502/CLK
    SLICE_X38Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/C
                         clock pessimism              0.560    45.549    
                         clock uncertainty           -0.469    45.080    
    SLICE_X38Y31         FDCE (Setup_fdce_C_D)        0.077    45.157    cpu_inst/cpu_6502/BAL_reg[2]
  -------------------------------------------------------------------
                         required time                         45.157    
                         arrival time                         -14.461    
  -------------------------------------------------------------------
                         slack                                 30.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 clk_inst/count_cpu_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            clk_inst/cpu_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.555    -0.642    clk_inst/CLK
    SLICE_X36Y28         FDRE                                         r  clk_inst/count_cpu_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  clk_inst/count_cpu_reg[0]/Q
                         net (fo=5, routed)           0.098    -0.403    clk_inst/count_cpu[0]
    SLICE_X37Y28         LUT6 (Prop_lut6_I3_O)        0.045    -0.358 r  clk_inst/cpu_clk_en_i_1/O
                         net (fo=1, routed)           0.000    -0.358    clk_inst/cpu_clk_en_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  clk_inst/cpu_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.822    -0.883    clk_inst/CLK
    SLICE_X37Y28         FDRE                                         r  clk_inst/cpu_clk_en_reg/C
                         clock pessimism              0.254    -0.629    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.091    -0.538    clk_inst/cpu_clk_en_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/RstCycle_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/WRn_i_reg/D
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.806%)  route 0.147ns (44.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.561    -0.636    cpu_inst/cpu_6502/CLK
    SLICE_X43Y34         FDPE                                         r  cpu_inst/cpu_6502/RstCycle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.495 r  cpu_inst/cpu_6502/RstCycle_reg/Q
                         net (fo=8, routed)           0.147    -0.348    cpu_inst/cpu_6502/RstCycle_reg_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.303 r  cpu_inst/cpu_6502/WRn_i_i_1/O
                         net (fo=1, routed)           0.000    -0.303    cpu_inst/cpu_6502/WRn_i0
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.830    -0.875    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
                         clock pessimism              0.274    -0.601    
    SLICE_X45Y34         FDPE (Hold_fdpe_C_D)         0.091    -0.510    cpu_inst/cpu_6502/WRn_i_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/DL_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/PC_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.074%)  route 0.117ns (35.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.558    -0.639    cpu_inst/cpu_6502/CLK
    SLICE_X42Y31         FDCE                                         r  cpu_inst/cpu_6502/DL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.475 r  cpu_inst/cpu_6502/DL_reg[3]/Q
                         net (fo=3, routed)           0.117    -0.358    cpu_inst/cpu_6502/DL_reg_n_0_[3]
    SLICE_X41Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  cpu_inst/cpu_6502/PC[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    cpu_inst/cpu_6502/PC[3]_i_1_n_0
    SLICE_X41Y31         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.826    -0.879    cpu_inst/cpu_6502/CLK
    SLICE_X41Y31         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[3]/C
                         clock pessimism              0.254    -0.625    
    SLICE_X41Y31         FDCE (Hold_fdce_C_D)         0.092    -0.533    cpu_inst/cpu_6502/PC_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/X_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BusA_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.695%)  route 0.141ns (40.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.557    -0.640    cpu_inst/cpu_6502/CLK
    SLICE_X42Y30         FDRE                                         r  cpu_inst/cpu_6502/X_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  cpu_inst/cpu_6502/X_reg[6]/Q
                         net (fo=6, routed)           0.141    -0.335    cpu_inst/cpu_6502/X_reg_n_0_[6]
    SLICE_X44Y31         LUT6 (Prop_lut6_I0_O)        0.045    -0.290 r  cpu_inst/cpu_6502/BusA_r[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.290    cpu_inst/cpu_6502/BusA[6]
    SLICE_X44Y31         FDCE                                         r  cpu_inst/cpu_6502/BusA_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.827    -0.878    cpu_inst/cpu_6502/CLK
    SLICE_X44Y31         FDCE                                         r  cpu_inst/cpu_6502/BusA_r_reg[6]/C
                         clock pessimism              0.274    -0.604    
    SLICE_X44Y31         FDCE (Hold_fdce_C_D)         0.091    -0.513    cpu_inst/cpu_6502/BusA_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.188ns (48.733%)  route 0.198ns (51.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X47Y35         FDPE                                         r  cpu_inst/cpu_6502/MCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/MCycle_reg[0]/Q
                         net (fo=67, routed)          0.198    -0.296    cpu_inst/cpu_6502/MCycle[0]
    SLICE_X46Y35         LUT4 (Prop_lut4_I2_O)        0.047    -0.249 r  cpu_inst/cpu_6502/MCycle[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    cpu_inst/cpu_6502/MCycle[2]_i_1_n_0
    SLICE_X46Y35         FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X46Y35         FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
                         clock pessimism              0.252    -0.622    
    SLICE_X46Y35         FDCE (Hold_fdce_C_D)         0.131    -0.491    cpu_inst/cpu_6502/MCycle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/NMI_entered_reg/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/NMIAct_reg/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.538%)  route 0.189ns (50.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.560    -0.637    cpu_inst/cpu_6502/CLK
    SLICE_X43Y33         FDRE                                         r  cpu_inst/cpu_6502/NMI_entered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.496 f  cpu_inst/cpu_6502/NMI_entered_reg/Q
                         net (fo=4, routed)           0.189    -0.307    cpu_inst/cpu_6502/NMI_entered_reg_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.262 r  cpu_inst/cpu_6502/NMIAct_i_1/O
                         net (fo=1, routed)           0.000    -0.262    cpu_inst/cpu_6502/NMIAct_i_1_n_0
    SLICE_X44Y34         FDCE                                         r  cpu_inst/cpu_6502/NMIAct_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.830    -0.875    cpu_inst/cpu_6502/CLK
    SLICE_X44Y34         FDCE                                         r  cpu_inst/cpu_6502/NMIAct_reg/C
                         clock pessimism              0.274    -0.601    
    SLICE_X44Y34         FDCE (Hold_fdce_C_D)         0.091    -0.510    cpu_inst/cpu_6502/NMIAct_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_d_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/Res_n_i_reg/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_d_reg/Q
                         net (fo=1, routed)           0.174    -0.319    cpu_inst/cpu_6502/Res_n_d
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.832    -0.873    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
                         clock pessimism              0.239    -0.634    
    SLICE_X44Y37         FDCE (Hold_fdce_C_D)         0.066    -0.568    cpu_inst/cpu_6502/Res_n_i_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.198%)  route 0.238ns (62.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.564    -0.633    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y36         FDRE                                         r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.238    -0.254    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    RAMB36_X1Y7          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.878    -0.826    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.573    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.504    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/MCycle_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.465%)  route 0.198ns (51.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X47Y35         FDPE                                         r  cpu_inst/cpu_6502/MCycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/MCycle_reg[0]/Q
                         net (fo=67, routed)          0.198    -0.296    cpu_inst/cpu_6502/MCycle[0]
    SLICE_X46Y35         LUT3 (Prop_lut3_I1_O)        0.045    -0.251 r  cpu_inst/cpu_6502/MCycle[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    cpu_inst/cpu_6502/MCycle[1]_i_1_n_0
    SLICE_X46Y35         FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X46Y35         FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
                         clock pessimism              0.252    -0.622    
    SLICE_X46Y35         FDCE (Hold_fdce_C_D)         0.121    -0.501    cpu_inst/cpu_6502/MCycle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/NMI_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/NMI_n_o_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X46Y36         FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.471 r  cpu_inst/cpu_6502/NMI_n_o_reg/Q
                         net (fo=2, routed)           0.174    -0.297    cpu_inst/NMI_n_o
    SLICE_X46Y36         LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  cpu_inst/NMI_n_o_i_1/O
                         net (fo=1, routed)           0.000    -0.252    cpu_inst/cpu_6502/NMI_n_o_reg_0
    SLICE_X46Y36         FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X46Y36         FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/C
                         clock pessimism              0.239    -0.635    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.120    -0.515    cpu_inst/cpu_6502/NMI_n_o_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         master_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 23.279 }
Period(ns):         46.559
Sources:            { clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X1Y6      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X1Y6      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X1Y7      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X1Y7      chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB18_X1Y16     cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB18_X1Y16     cpu_inst/iram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y9      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X0Y9      pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         46.559      43.983     RAMB36_X1Y12     pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         46.559      43.983     RAMB36_X1Y12     pgr_rom_inst/pgr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       46.559      166.801    MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X48Y36     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X48Y36     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X48Y36     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X48Y36     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X48Y36     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X48Y36     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X48Y36     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X48Y36     chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         23.279      22.779     SLICE_X36Y28     clk_inst/count_cpu_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  ppu_clk_clk_wiz_0_1
  To Clock:  ppu_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      172.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       27.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             172.594ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.919ns  (logic 3.495ns (27.053%)  route 9.424ns (72.947%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.639 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.959     7.598    ppu_inst/v[8]_i_3_1[0]
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.306     7.904 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.010     8.914    ppu_inst/v[6]_i_5_n_0
    SLICE_X62Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.038 r  ppu_inst/v[11]_i_4/O
                         net (fo=2, routed)           1.021    10.059    ppu_inst/v[11]_i_4_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.183 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000    10.183    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.581 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.581    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.803 r  ppu_inst/v_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.860    11.663    ppu_inst/v_reg[14]_i_2_n_7
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.299    11.962 r  ppu_inst/v[13]_i_1/O
                         net (fo=1, routed)           0.000    11.962    ppu_inst/v[13]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[13]/C
                         clock pessimism              0.560   185.303    
                         clock uncertainty           -0.778   184.525    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)        0.031   184.556    ppu_inst/v_reg[13]
  -------------------------------------------------------------------
                         required time                        184.556    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                172.594    

Slack (MET) :             172.830ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.684ns  (logic 3.611ns (28.470%)  route 9.073ns (71.530%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.639 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.959     7.598    ppu_inst/v[8]_i_3_1[0]
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.306     7.904 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.010     8.914    ppu_inst/v[6]_i_5_n_0
    SLICE_X62Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.038 r  ppu_inst/v[11]_i_4/O
                         net (fo=2, routed)           1.021    10.059    ppu_inst/v[11]_i_4_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.183 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000    10.183    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.581 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.581    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.915 r  ppu_inst/v_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.508    11.423    ppu_inst/v_reg[14]_i_2_n_6
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.303    11.726 r  ppu_inst/v[14]_i_1/O
                         net (fo=1, routed)           0.000    11.726    ppu_inst/v[14]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[14]/C
                         clock pessimism              0.560   185.303    
                         clock uncertainty           -0.778   184.525    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)        0.031   184.556    ppu_inst/v_reg[14]
  -------------------------------------------------------------------
                         required time                        184.556    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                172.830    

Slack (MET) :             173.051ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.460ns  (logic 3.234ns (25.954%)  route 9.226ns (74.046%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.639 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.959     7.598    ppu_inst/v[8]_i_3_1[0]
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.306     7.904 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.010     8.914    ppu_inst/v[6]_i_5_n_0
    SLICE_X62Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.038 r  ppu_inst/v[11]_i_4/O
                         net (fo=2, routed)           1.021    10.059    ppu_inst/v[11]_i_4_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.183 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000    10.183    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    10.535 r  ppu_inst/v_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662    11.197    ppu_inst/v_reg[12]_i_2_n_4
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.306    11.503 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000    11.503    ppu_inst/v[12]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X59Y35         FDRE                                         r  ppu_inst/v_reg[12]/C
                         clock pessimism              0.560   185.303    
                         clock uncertainty           -0.778   184.525    
    SLICE_X59Y35         FDRE (Setup_fdre_C_D)        0.029   184.554    ppu_inst/v_reg[12]
  -------------------------------------------------------------------
                         required time                        184.554    
                         arrival time                         -11.503    
  -------------------------------------------------------------------
                         slack                                173.051    

Slack (MET) :             173.573ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.990ns  (logic 3.126ns (26.071%)  route 8.864ns (73.929%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.639 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.959     7.598    ppu_inst/v[8]_i_3_1[0]
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.306     7.904 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          1.010     8.914    ppu_inst/v[6]_i_5_n_0
    SLICE_X62Y35         LUT2 (Prop_lut2_I0_O)        0.124     9.038 r  ppu_inst/v[11]_i_4/O
                         net (fo=2, routed)           1.021    10.059    ppu_inst/v[11]_i_4_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I2_O)        0.124    10.183 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000    10.183    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.431 r  ppu_inst/v_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.300    10.731    ppu_inst/v_reg[12]_i_2_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.302    11.033 r  ppu_inst/v[11]_i_1/O
                         net (fo=1, routed)           0.000    11.033    ppu_inst/v[11]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[11]/C
                         clock pessimism              0.560   185.303    
                         clock uncertainty           -0.778   184.525    
    SLICE_X60Y35         FDRE (Setup_fdre_C_D)        0.081   184.606    ppu_inst/v_reg[11]
  -------------------------------------------------------------------
                         required time                        184.606    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                173.573    

Slack (MET) :             173.874ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.640ns  (logic 3.640ns (31.272%)  route 8.000ns (68.728%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.433    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.756 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     7.625    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     7.931 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764     8.694    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.818 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000     8.818    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.368    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  ppu_inst/v_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.793    10.383    ppu_inst/v_reg[12]_i_2_n_7
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.299    10.682 r  ppu_inst/v[9]_i_1/O
                         net (fo=1, routed)           0.000    10.682    ppu_inst/v[9]_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[9]/C
                         clock pessimism              0.560   185.303    
                         clock uncertainty           -0.778   184.525    
    SLICE_X61Y35         FDRE (Setup_fdre_C_D)        0.031   184.556    ppu_inst/v_reg[9]
  -------------------------------------------------------------------
                         required time                        184.556    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                173.874    

Slack (MET) :             173.983ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.528ns  (logic 3.515ns (30.490%)  route 8.013ns (69.510%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.433    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.756 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     7.625    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     7.931 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764     8.694    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.818 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000     8.818    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.458 r  ppu_inst/v_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.806    10.265    ppu_inst/v_reg[8]_i_2_n_4
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.306    10.571 r  ppu_inst/v[8]_i_1/O
                         net (fo=1, routed)           0.000    10.571    ppu_inst/v[8]_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[8]/C
                         clock pessimism              0.560   185.303    
                         clock uncertainty           -0.778   184.525    
    SLICE_X61Y35         FDRE (Setup_fdre_C_D)        0.029   184.554    ppu_inst/v_reg[8]
  -------------------------------------------------------------------
                         required time                        184.554    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                173.983    

Slack (MET) :             174.205ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.309ns  (logic 3.451ns (30.516%)  route 7.858ns (69.484%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.433    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.756 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     7.625    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     7.931 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764     8.694    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.818 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000     8.818    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.398 r  ppu_inst/v_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.651    10.049    ppu_inst/v_reg[8]_i_2_n_5
    SLICE_X62Y34         LUT3 (Prop_lut3_I0_O)        0.302    10.351 r  ppu_inst/v[7]_i_1/O
                         net (fo=1, routed)           0.000    10.351    ppu_inst/v[7]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  ppu_inst/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X62Y34         FDRE                                         r  ppu_inst/v_reg[7]/C
                         clock pessimism              0.560   185.303    
                         clock uncertainty           -0.778   184.525    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.031   184.556    ppu_inst/v_reg[7]
  -------------------------------------------------------------------
                         required time                        184.556    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                174.205    

Slack (MET) :             174.290ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.269ns  (logic 3.756ns (33.329%)  route 7.513ns (66.671%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.433    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.756 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     7.625    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     7.931 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764     8.694    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.818 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000     8.818    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.368 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.368    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.702 r  ppu_inst/v_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.306    10.009    ppu_inst/v_reg[12]_i_2_n_6
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.303    10.312 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000    10.312    ppu_inst/v[10]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[10]/C
                         clock pessimism              0.560   185.303    
                         clock uncertainty           -0.778   184.525    
    SLICE_X60Y35         FDRE (Setup_fdre_C_D)        0.077   184.602    ppu_inst/v_reg[10]
  -------------------------------------------------------------------
                         required time                        184.602    
                         arrival time                         -10.312    
  -------------------------------------------------------------------
                         slack                                174.290    

Slack (MET) :             174.729ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.693ns (24.975%)  route 8.090ns (75.025%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 184.742 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.433 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.433    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.756 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     7.625    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     7.931 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989     8.920    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124     9.044 f  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.657     9.701    ppu_inst/v[6]_i_2_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.825 r  ppu_inst/v[6]_i_1/O
                         net (fo=1, routed)           0.000     9.825    ppu_inst/v[6]_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.515   184.742    ppu_inst/ppu_clk
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[6]/C
                         clock pessimism              0.560   185.302    
                         clock uncertainty           -0.778   184.524    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)        0.031   184.555    ppu_inst/v_reg[6]
  -------------------------------------------------------------------
                         required time                        184.555    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                174.729    

Slack (MET) :             174.863ns  (required time - arrival time)
  Source:                 ppu_inst/cpu_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            186.235ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 2.998ns (28.151%)  route 7.652ns (71.849%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 184.742 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.778ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.555ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.569    -0.958    ppu_inst/ppu_clk
    SLICE_X49Y38         FDRE                                         r  ppu_inst/cpu_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.419    -0.539 f  ppu_inst/cpu_count_reg[1]/Q
                         net (fo=7, routed)           0.826     0.288    ppu_inst/cpu_count[1]
    SLICE_X49Y37         LUT2 (Prop_lut2_I0_O)        0.296     0.584 f  ppu_inst/ppustatus_read_i_2/O
                         net (fo=2, routed)           0.876     1.460    cpu_inst/cpu_6502/ppustatus_read_reg_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I0_O)        0.124     1.584 r  cpu_inst/cpu_6502/ppudata[7]_i_3/O
                         net (fo=28, routed)          2.895     4.479    cpu_inst/cpu_6502/WRn_i_reg_0
    SLICE_X55Y32         LUT5 (Prop_lut5_I1_O)        0.152     4.631 r  cpu_inst/cpu_6502/v[3]_i_9/O
                         net (fo=1, routed)           0.976     5.608    cpu_inst/cpu_6502/v[3]_i_9_n_0
    SLICE_X56Y32         LUT6 (Prop_lut6_I1_O)        0.332     5.940 r  cpu_inst/cpu_6502/v[3]_i_4/O
                         net (fo=1, routed)           0.000     5.940    cpu_inst/cpu_6502/v[3]_i_4_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.316 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.316    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.639 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.959     7.598    ppu_inst/v[8]_i_3_1[0]
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.306     7.904 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          0.459     8.363    ppu_inst/v[6]_i_5_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.124     8.487 r  ppu_inst/v[8]_i_7/O
                         net (fo=1, routed)           0.000     8.487    ppu_inst/v[8]_i_7_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.734 r  ppu_inst/v_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.659     9.393    ppu_inst/v_reg[8]_i_2_n_7
    SLICE_X59Y34         LUT4 (Prop_lut4_I2_O)        0.299     9.692 r  ppu_inst/v[5]_i_1/O
                         net (fo=1, routed)           0.000     9.692    ppu_inst/v[5]_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.515   184.742    ppu_inst/ppu_clk
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[5]/C
                         clock pessimism              0.560   185.302    
                         clock uncertainty           -0.778   184.524    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)        0.031   184.555    ppu_inst/v_reg[5]
  -------------------------------------------------------------------
                         required time                        184.555    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                174.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ppu_inst/nesX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.381%)  route 0.197ns (54.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.568    -0.629    ppu_inst/ppu_clk
    SLICE_X56Y38         FDRE                                         r  ppu_inst/nesX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ppu_inst/nesX_reg[3]/Q
                         net (fo=27, routed)          0.197    -0.268    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.879    -0.825    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.255    -0.571    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.388    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ppu_inst/ppuctrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/nmi_n_reg/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.564    -0.633    ppu_inst/ppu_clk
    SLICE_X51Y36         FDRE                                         r  ppu_inst/ppuctrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.492 f  ppu_inst/ppuctrl_reg[7]/Q
                         net (fo=2, routed)           0.098    -0.394    ppu_inst/ppuctrl[2]
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.045    -0.349 r  ppu_inst/nmi_n_i_1/O
                         net (fo=1, routed)           0.000    -0.349    ppu_inst/nmi_n_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  ppu_inst/nmi_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.834    -0.871    ppu_inst/ppu_clk
    SLICE_X50Y36         FDRE                                         r  ppu_inst/nmi_n_reg/C
                         clock pessimism              0.251    -0.620    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.120    -0.500    ppu_inst/nmi_n_reg
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ppu_inst/pt_lo_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.343%)  route 0.122ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.558    -0.639    ppu_inst/ppu_clk
    SLICE_X55Y28         FDRE                                         r  ppu_inst/pt_lo_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  ppu_inst/pt_lo_reg_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.376    ppu_inst/pt_lo_reg[1]
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.331 r  ppu_inst/shift_reg_lo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.331    ppu_inst/shift_reg_lo[1]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  ppu_inst/shift_reg_lo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.827    -0.878    ppu_inst/ppu_clk
    SLICE_X56Y28         FDRE                                         r  ppu_inst/shift_reg_lo_reg[1]/C
                         clock pessimism              0.274    -0.604    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.121    -0.483    ppu_inst/shift_reg_lo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ppu_inst/pt_hi_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_hi_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X57Y29         FDRE                                         r  ppu_inst/pt_hi_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  ppu_inst/pt_hi_reg_reg[5]/Q
                         net (fo=2, routed)           0.102    -0.393    ppu_inst/pt_hi_reg[5]
    SLICE_X56Y29         LUT5 (Prop_lut5_I0_O)        0.045    -0.348 r  ppu_inst/shift_reg_hi[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    ppu_inst/shift_reg_hi[5]_i_1_n_0
    SLICE_X56Y29         FDRE                                         r  ppu_inst/shift_reg_hi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X56Y29         FDRE                                         r  ppu_inst/shift_reg_hi_reg[5]/C
                         clock pessimism              0.254    -0.623    
    SLICE_X56Y29         FDRE (Hold_fdre_C_D)         0.121    -0.502    ppu_inst/shift_reg_hi_reg[5]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ppu_inst/pt_hi_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_hi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.591%)  route 0.126ns (40.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.558    -0.639    ppu_inst/ppu_clk
    SLICE_X55Y28         FDRE                                         r  ppu_inst/pt_hi_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  ppu_inst/pt_hi_reg_reg[4]/Q
                         net (fo=2, routed)           0.126    -0.372    ppu_inst/pt_hi_reg[4]
    SLICE_X56Y28         LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  ppu_inst/shift_reg_hi[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    ppu_inst/shift_reg_hi[4]_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  ppu_inst/shift_reg_hi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.827    -0.878    ppu_inst/ppu_clk
    SLICE_X56Y28         FDRE                                         r  ppu_inst/shift_reg_hi_reg[4]/C
                         clock pessimism              0.274    -0.604    
    SLICE_X56Y28         FDRE (Hold_fdre_C_D)         0.121    -0.483    ppu_inst/shift_reg_hi_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ppu_inst/pt_lo_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.063%)  route 0.062ns (22.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.559    -0.638    ppu_inst/ppu_clk
    SLICE_X54Y29         FDRE                                         r  ppu_inst/pt_lo_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  ppu_inst/pt_lo_reg_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.412    ppu_inst/pt_lo_reg[5]
    SLICE_X55Y29         LUT5 (Prop_lut5_I0_O)        0.045    -0.367 r  ppu_inst/shift_reg_lo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    ppu_inst/shift_reg_lo[5]_i_1_n_0
    SLICE_X55Y29         FDRE                                         r  ppu_inst/shift_reg_lo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.828    -0.877    ppu_inst/ppu_clk
    SLICE_X55Y29         FDRE                                         r  ppu_inst/shift_reg_lo_reg[5]/C
                         clock pessimism              0.252    -0.625    
    SLICE_X55Y29         FDRE (Hold_fdre_C_D)         0.091    -0.534    ppu_inst/shift_reg_lo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ppu_inst/nesX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.007%)  route 0.246ns (59.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.568    -0.629    ppu_inst/ppu_clk
    SLICE_X56Y38         FDRE                                         r  ppu_inst/nesX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  ppu_inst/nesX_reg[2]/Q
                         net (fo=59, routed)          0.246    -0.219    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.879    -0.825    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.255    -0.571    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.388    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ppu_inst/shift_reg_lo_reg_r_5/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/shift_reg_lo_reg_r_6/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.586    -0.611    ppu_inst/ppu_clk
    SLICE_X60Y27         FDRE                                         r  ppu_inst/shift_reg_lo_reg_r_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  ppu_inst/shift_reg_lo_reg_r_5/Q
                         net (fo=1, routed)           0.100    -0.347    ppu_inst/shift_reg_lo_reg_r_5_n_0
    SLICE_X59Y27         FDRE                                         r  ppu_inst/shift_reg_lo_reg_r_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.853    -0.852    ppu_inst/ppu_clk
    SLICE_X59Y27         FDRE                                         r  ppu_inst/shift_reg_lo_reg_r_6/C
                         clock pessimism              0.254    -0.598    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.070    -0.528    ppu_inst/shift_reg_lo_reg_r_6
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.190ns (63.038%)  route 0.111ns (36.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X49Y41         FDRE                                         r  ppu_inst/ppudata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ppu_inst/ppudata_reg[4]/Q
                         net (fo=2, routed)           0.111    -0.378    cpu_inst/cpu_6502/data_out_reg[7][4]
    SLICE_X48Y41         LUT2 (Prop_lut2_I1_O)        0.049    -0.329 r  cpu_inst/cpu_6502/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    ppu_inst/data_out_reg[7]_2[4]
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.837    -0.868    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[4]/C
                         clock pessimism              0.251    -0.617    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.107    -0.510    ppu_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ppu_inst/nesX_reg__5/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.871%)  route 0.281ns (63.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.566    -0.631    ppu_inst/ppu_clk
    SLICE_X52Y39         FDRE                                         r  ppu_inst/nesX_reg__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  ppu_inst/nesX_reg__5/Q
                         net (fo=1, routed)           0.281    -0.186    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.879    -0.825    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.552    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.369    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ppu_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 93.117 }
Period(ns):         186.235
Sources:            { clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y4      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y0      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y1      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y3      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y2      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y9      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y0      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X2Y8      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         186.235     183.659    RAMB36_X1Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       186.235     27.125     MMCME2_ADV_X0Y1  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X56Y27     ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X56Y27     ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X56Y27     ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X56Y27     ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y38     ppu_inst/cpu_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y38     ppu_inst/cpu_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y38     ppu_inst/cpu_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y38     ppu_inst/cpu_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X48Y41     ppu_inst/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X48Y41     ppu_inst/data_out_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X56Y27     ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X56Y27     ppu_inst/shift_reg_hi_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X56Y27     ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         93.117      92.137     SLICE_X56Y27     ppu_inst/shift_reg_lo_reg[13]_srl7___ppu_inst_shift_reg_lo_reg_r_5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y38     ppu_inst/cpu_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y38     ppu_inst/cpu_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y38     ppu_inst/cpu_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X49Y38     ppu_inst/cpu_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X48Y41     ppu_inst/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         93.117      92.617     SLICE_X48Y41     ppu_inst/data_out_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_5_vga_clk_wiz_1
  To Clock:  vga_clk_5_vga_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_5_vga_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_vga_clk_wiz_1
  To Clock:  vga_clk_vga_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       28.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.622ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        11.250ns  (logic 3.491ns (31.030%)  route 7.759ns (68.970%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.594    -0.935    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.519 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.418     3.937    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[45]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.061    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X57Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     4.306 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.306    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X57Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     4.410 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.776     6.186    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316     6.502 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          2.158     8.660    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.784 r  ppu_inst/ppu_hdmi_inst/controller/g0_b14/O
                         net (fo=1, routed)           0.658     9.443    ppu_inst/ppu_hdmi_inst/controller/g0_b14_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.567 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           0.748    10.315    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[28]
    SLICE_X6Y28          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.505    38.494    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y28          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.562    39.056    
                         clock uncertainty           -0.101    38.956    
    SLICE_X6Y28          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.937    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                 28.622    

Slack (MET) :             28.883ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.994ns  (logic 3.491ns (31.753%)  route 7.503ns (68.247%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.594    -0.935    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.519 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.418     3.937    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[45]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.061    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X57Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     4.306 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.306    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X57Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     4.410 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.776     6.186    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316     6.502 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.904     8.406    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.124     8.530 r  ppu_inst/ppu_hdmi_inst/controller/g0_b2/O
                         net (fo=1, routed)           0.689     9.220    ppu_inst/ppu_hdmi_inst/controller/g0_b2_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_22/O
                         net (fo=1, routed)           0.716    10.059    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[32]
    SLICE_X6Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.509    38.498    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.562    39.060    
                         clock uncertainty           -0.101    38.960    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    38.942    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         38.942    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                 28.883    

Slack (MET) :             28.888ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 3.491ns (31.840%)  route 7.473ns (68.160%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.594    -0.935    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.519 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.418     3.937    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[45]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.061    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X57Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     4.306 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.306    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X57Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     4.410 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.776     6.186    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316     6.502 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.871     8.373    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.497 r  ppu_inst/ppu_hdmi_inst/controller/g0_b11/O
                         net (fo=1, routed)           0.689     9.186    ppu_inst/ppu_hdmi_inst/controller/g0_b11_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124     9.310 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.719    10.029    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X6Y28          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.505    38.494    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y28          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.562    39.056    
                         clock uncertainty           -0.101    38.956    
    SLICE_X6Y28          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    38.917    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         38.917    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                 28.888    

Slack (MET) :             28.933ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.914ns  (logic 3.491ns (31.986%)  route 7.423ns (68.014%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.594    -0.935    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.519 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.418     3.937    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[45]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.061    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X57Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     4.306 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.306    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X57Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     4.410 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.776     6.186    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316     6.502 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.860     8.362    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124     8.486 r  ppu_inst/ppu_hdmi_inst/controller/g0_b12/O
                         net (fo=1, routed)           0.665     9.151    ppu_inst/ppu_hdmi_inst/controller/g0_b12_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124     9.275 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.704     9.979    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[26]
    SLICE_X6Y28          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.505    38.494    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y28          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.562    39.056    
                         clock uncertainty           -0.101    38.956    
    SLICE_X6Y28          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.912    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         38.912    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                 28.933    

Slack (MET) :             29.064ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.775ns  (logic 3.491ns (32.401%)  route 7.284ns (67.599%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 38.494 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.594    -0.935    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.519 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.418     3.937    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[45]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.061    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X57Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     4.306 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.306    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X57Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     4.410 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.776     6.186    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316     6.502 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          2.155     8.657    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.781 r  ppu_inst/ppu_hdmi_inst/controller/g0_b9/O
                         net (fo=1, routed)           0.171     8.952    ppu_inst/ppu_hdmi_inst/controller/g0_b9_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I5_O)        0.124     9.076 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           0.763     9.839    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X6Y28          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.505    38.494    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y28          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.562    39.056    
                         clock uncertainty           -0.101    38.956    
    SLICE_X6Y28          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.904    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                 29.064    

Slack (MET) :             29.102ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.720ns  (logic 3.491ns (32.564%)  route 7.229ns (67.436%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.594    -0.935    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.519 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.418     3.937    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[45]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.061    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X57Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     4.306 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.306    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X57Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     4.410 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.776     6.186    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316     6.502 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          2.032     8.534    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124     8.658 r  ppu_inst/ppu_hdmi_inst/controller/g0_b22/O
                         net (fo=1, routed)           0.670     9.328    ppu_inst/ppu_hdmi_inst/controller/g0_b22_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.452 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.333     9.785    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X8Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.442    38.431    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.576    39.007    
                         clock uncertainty           -0.101    38.907    
    SLICE_X8Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    38.888    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         38.888    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 29.102    

Slack (MET) :             29.106ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 3.484ns (32.730%)  route 7.161ns (67.270%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.614    -0.915    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.539 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.899     3.438    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[17]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124     3.562 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     3.562    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I0_O)      0.238     3.800 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.800    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.104     3.904 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.662     5.566    ppu_inst/ppu_hdmi_inst/controller/doutb[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316     5.882 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_2/O
                         net (fo=24, routed)          2.251     8.133    ppu_inst/ppu_hdmi_inst/controller/sel0[1]
    SLICE_X9Y30          LUT6 (Prop_lut6_I1_O)        0.124     8.257 r  ppu_inst/ppu_hdmi_inst/controller/g0_b1/O
                         net (fo=1, routed)           0.642     8.899    ppu_inst/ppu_hdmi_inst/controller/g0_b1_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.023 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           0.706     9.730    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[31]
    SLICE_X6Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.509    38.498    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.490    38.988    
                         clock uncertainty           -0.101    38.888    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    38.836    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         38.836    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                 29.106    

Slack (MET) :             29.135ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.620ns  (logic 3.448ns (32.468%)  route 7.172ns (67.532%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 38.498 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.615    -0.914    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     1.540 f  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.217     3.757    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[83]
    SLICE_X57Y28         LUT6 (Prop_lut6_I1_O)        0.124     3.881 f  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     3.881    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X57Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     4.093 f  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.093    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X57Y28         MUXF8 (Prop_muxf8_I1_O)      0.094     4.187 f  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.428     5.615    ppu_inst/ppu_hdmi_inst/controller/doutb[3]
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.316     5.931 f  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_4/O
                         net (fo=24, routed)          2.348     8.279    ppu_inst/ppu_hdmi_inst/controller/sel0[3]
    SLICE_X12Y32         LUT6 (Prop_lut6_I3_O)        0.124     8.403 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0/O
                         net (fo=1, routed)           0.450     8.853    ppu_inst/ppu_hdmi_inst/controller/g0_b0_n_0
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.977 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           0.728     9.706    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[30]
    SLICE_X6Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.509    38.498    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.490    38.988    
                         clock uncertainty           -0.101    38.888    
    SLICE_X6Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    38.841    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 29.135    

Slack (MET) :             29.203ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 3.491ns (32.950%)  route 7.104ns (67.050%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.594    -0.935    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.519 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.467     3.986    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[40]
    SLICE_X58Y25         LUT6 (Prop_lut6_I3_O)        0.124     4.110 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.110    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X58Y25         MUXF7 (Prop_muxf7_I1_O)      0.245     4.355 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.355    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X58Y25         MUXF8 (Prop_muxf8_I0_O)      0.104     4.459 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.947     5.406    ppu_inst/ppu_hdmi_inst/controller/doutb[0]
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.316     5.722 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_1/O
                         net (fo=24, routed)          2.451     8.173    ppu_inst/ppu_hdmi_inst/controller/sel0[0]
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.297 r  ppu_inst/ppu_hdmi_inst/controller/g0_b20/O
                         net (fo=1, routed)           0.670     8.968    ppu_inst/ppu_hdmi_inst/controller/g0_b20_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.092 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.568     9.660    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X8Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.442    38.431    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.576    39.007    
                         clock uncertainty           -0.101    38.907    
    SLICE_X8Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    38.863    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         38.863    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                 29.203    

Slack (MET) :             29.210ns  (required time - arrival time)
  Source:                 ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_vga_clk_wiz_1 rise@40.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.602ns  (logic 3.491ns (32.927%)  route 7.111ns (67.073%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.594    -0.935    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     1.519 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.418     3.937    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[45]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.124     4.061 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.061    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X57Y26         MUXF7 (Prop_muxf7_I1_O)      0.245     4.306 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.306    ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X57Y26         MUXF8 (Prop_muxf8_I0_O)      0.104     4.410 r  ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.776     6.186    ppu_inst/ppu_hdmi_inst/controller/doutb[5]
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.316     6.502 r  ppu_inst/ppu_hdmi_inst/controller/g0_b0_i_6/O
                         net (fo=24, routed)          1.868     8.370    ppu_inst/ppu_hdmi_inst/controller/sel0[5]
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.124     8.494 r  ppu_inst/ppu_hdmi_inst/controller/g0_b21/O
                         net (fo=1, routed)           0.670     9.164    ppu_inst/ppu_hdmi_inst/controller/g0_b21_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.124     9.288 r  ppu_inst/ppu_hdmi_inst/controller/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.379     9.667    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X8Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  Clk (IN)
                         net (fo=0)                   0.000    40.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    35.311 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    36.898    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    38.446    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    35.317 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.898    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.442    38.431    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X8Y32          SRL16E                                       r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.576    39.007    
                         clock uncertainty           -0.101    38.907    
    SLICE_X8Y32          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    38.877    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         38.877    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 29.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.588    -0.611    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y31          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.098    -0.372    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X0Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.327 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.327    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X0Y31          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.857    -0.850    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y31          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[2]/C
                         clock pessimism              0.252    -0.598    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.506    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.558    -0.641    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X57Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.500 r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/Q
                         net (fo=9, routed)           0.134    -0.367    ppu_inst/ppu_hdmi_inst/controller/drawY[1]
    SLICE_X56Y21         LUT5 (Prop_lut5_I1_O)        0.045    -0.322 r  ppu_inst/ppu_hdmi_inst/controller/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.322    ppu_inst/ppu_hdmi_inst/controller/vc[0]_i_1_n_0
    SLICE_X56Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.825    -0.882    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X56Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/C
                         clock pessimism              0.254    -0.628    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.120    -0.508    ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.426%)  route 0.132ns (41.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583    -0.616    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y28          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/n1d_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.343    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/n1d[3]
    SLICE_X3Y28          LUT6 (Prop_lut6_I3_O)        0.045    -0.298 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.298    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_1
    SLICE_X3Y28          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.854    -0.853    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y28          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.092    -0.487    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.558    -0.641    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X57Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.500 r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/Q
                         net (fo=9, routed)           0.138    -0.363    ppu_inst/ppu_hdmi_inst/controller/drawY[1]
    SLICE_X56Y21         LUT5 (Prop_lut5_I3_O)        0.045    -0.318 r  ppu_inst/ppu_hdmi_inst/controller/vc[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    ppu_inst/ppu_hdmi_inst/controller/vc[2]_i_1_n_0
    SLICE_X56Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.825    -0.882    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X56Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[2]/C
                         clock pessimism              0.254    -0.628    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.121    -0.507    ppu_inst/ppu_hdmi_inst/controller/vc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.727%)  route 0.167ns (47.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.587    -0.612    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X5Y32          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n1d_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.304    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/n1d[1]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.045    -0.259 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.259    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_1
    SLICE_X2Y32          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.858    -0.849    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y32          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.274    -0.575    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.120    -0.455    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.711%)  route 0.115ns (38.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.586    -0.613    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y29          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.472 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.357    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[0]
    SLICE_X0Y28          LUT3 (Prop_lut3_I0_O)        0.045    -0.312 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.312    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[0]_i_1__1_n_0
    SLICE_X0Y28          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.854    -0.853    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y28          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]/C
                         clock pessimism              0.253    -0.600    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.091    -0.509    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.544%)  route 0.169ns (54.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.583    -0.616    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y28          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg[0]/Q
                         net (fo=18, routed)          0.169    -0.307    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/vdin_q_reg_n_0_[0]
    SLICE_X3Y27          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.853    -0.854    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y27          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[0]/C
                         clock pessimism              0.274    -0.580    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.070    -0.510    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.588    -0.611    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y31          FDRE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.327    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X0Y31          LUT3 (Prop_lut3_I1_O)        0.045    -0.282 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.282    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X0Y31          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.857    -0.850    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y31          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.252    -0.598    
    SLICE_X0Y31          FDCE (Hold_fdce_C_D)         0.092    -0.506    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.144%)  route 0.127ns (37.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.556    -0.643    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X52Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.479 r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/Q
                         net (fo=8, routed)           0.127    -0.352    ppu_inst/ppu_hdmi_inst/controller/drawX[1]
    SLICE_X53Y21         LUT5 (Prop_lut5_I2_O)        0.045    -0.307 r  ppu_inst/ppu_hdmi_inst/controller/hc[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    ppu_inst/ppu_hdmi_inst/controller/hc[4]
    SLICE_X53Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.825    -0.882    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X53Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]/C
                         clock pessimism              0.252    -0.630    
    SLICE_X53Y21         FDCE (Hold_fdce_C_D)         0.092    -0.538    ppu_inst/ppu_hdmi_inst/controller/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_vga_clk_wiz_1 rise@0.000ns - vga_clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.556    -0.643    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X52Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDCE (Prop_fdce_C_Q)         0.164    -0.479 r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[1]/Q
                         net (fo=8, routed)           0.126    -0.353    ppu_inst/ppu_hdmi_inst/controller/drawX[1]
    SLICE_X53Y21         LUT4 (Prop_lut4_I2_O)        0.045    -0.308 r  ppu_inst/ppu_hdmi_inst/controller/hc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.308    ppu_inst/ppu_hdmi_inst/controller/hc[3]
    SLICE_X53Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.825    -0.882    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X53Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]/C
                         clock pessimism              0.252    -0.630    
    SLICE_X53Y21         FDCE (Hold_fdce_C_D)         0.091    -0.539    ppu_inst/ppu_hdmi_inst/controller/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_vga_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y4      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y2      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y5      ppu_inst/ppu_hdmi_inst/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y24      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X8Y32      ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_buf/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clock_buf/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock_buf/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  controller/mb_block_i/clk_wiz_1/inst/clk_in1
  To Clock:  controller/mb_block_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/mb_block_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { controller/mb_block_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 1.352ns (18.135%)  route 6.103ns (81.865%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.557     1.559    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X41Y18         FDSE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDSE (Prop_fdse_C_Q)         0.456     2.015 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=65, routed)          1.608     3.623    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1_2
    SLICE_X30Y8          SRL16E (Prop_srl16e_A1_Q)    0.150     3.773 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=57, routed)          1.442     5.215    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT1/imm_Value[1]
    SLICE_X36Y20         LUT4 (Prop_lut4_I0_O)        0.348     5.563 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.813     6.376    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.res_forward2_1
    SLICE_X35Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.500 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          1.406     7.906    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X14Y10         LUT5 (Prop_lut5_I3_O)        0.124     8.030 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__37/O
                         net (fo=1, routed)           0.452     8.482    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_0
    SLICE_X14Y10         LUT3 (Prop_lut3_I2_O)        0.150     8.632 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_i_1__51/O
                         net (fo=1, routed)           0.382     9.014    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/D_6
    SLICE_X15Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.451    11.454    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X15Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.006    11.460    
                         clock uncertainty           -0.075    11.385    
    SLICE_X15Y10         FDRE (Setup_fdre_C_D)       -0.251    11.134    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.134    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.727ns  (logic 1.855ns (24.008%)  route 5.872ns (75.992%))
  Logic Levels:           7  (LUT4=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.566     1.568    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Clk
    SLICE_X38Y7          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/C_reg[6]/Q
                         net (fo=2, routed)           1.096     3.183    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[6].I_BS_SHIFT16_LUT6/Using_FPGA.Native/I0
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.154     3.337 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[6].I_BS_SHIFT16_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=4, routed)           1.098     4.435    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[6].I_BS_REV_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y7          LUT5 (Prop_lut5_I1_O)        0.355     4.790 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[6].I_BS_REV_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.447     5.237    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[6].barrel_result_msh
    SLICE_X31Y7          LUT4 (Prop_lut4_I3_O)        0.332     5.569 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_FPGA.Native_i_1__0/O
                         net (fo=1, routed)           0.792     6.361    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Mul_ALU_Mux/Barrel_Result[0]
    SLICE_X32Y17         LUT4 (Prop_lut4_I0_O)        0.124     6.485 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Mul_ALU_Mux/Using_FPGA.Native/O
                         net (fo=1, routed)           0.784     7.269    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux/mul_ALU_Res
    SLICE_X29Y20         LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.823     8.216    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X31Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.340 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__18/O
                         net (fo=1, routed)           0.831     9.171    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_7
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124     9.295 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__32/O
                         net (fo=1, routed)           0.000     9.295    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/D_25
    SLICE_X14Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.445    11.448    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X14Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.006    11.454    
                         clock uncertainty           -0.075    11.379    
    SLICE_X14Y17         FDRE (Setup_fdre_C_D)        0.077    11.456    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.456    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 2.318ns (33.585%)  route 4.584ns (66.415%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.569     1.571    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X15Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     1.990 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=44, routed)          1.647     3.638    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.299     3.937 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     3.937    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.338 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.338    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.452    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.566    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.680    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.794    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.908    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.237 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=8, routed)           1.081     6.317    controller/mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X9Y13          LUT3 (Prop_lut3_I0_O)        0.300     6.617 r  controller/mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[3]_INST_0/O
                         net (fo=2, routed)           1.856     8.473    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y1          RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.496    11.499    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.006    11.505    
                         clock uncertainty           -0.075    11.430    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    10.696    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.696    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.509ns  (logic 2.950ns (39.284%)  route 4.559ns (60.716%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.614     1.616    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.070 r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=1, routed)           2.274     6.344    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[0]
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.468 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__51/O
                         net (fo=1, routed)           0.544     7.012    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__51_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.136 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.313     7.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.573 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.428     9.001    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.125 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.125    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X35Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.442    11.445    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.006    11.451    
                         clock uncertainty           -0.075    11.376    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.031    11.407    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.537ns  (logic 2.978ns (39.510%)  route 4.559ns (60.490%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.614     1.616    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.070 r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[0]
                         net (fo=1, routed)           2.274     6.344    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[0]
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.468 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__51/O
                         net (fo=1, routed)           0.544     7.012    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__51_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.124     7.136 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_1__113/O
                         net (fo=1, routed)           0.313     7.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.573 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[31].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.428     9.001    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y13         LUT5 (Prop_lut5_I1_O)        0.152     9.153 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     9.153    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X35Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.442    11.445    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X35Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.006    11.451    
                         clock uncertainty           -0.075    11.376    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.075    11.451    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.451    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 2.324ns (33.158%)  route 4.685ns (66.842%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.569     1.571    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X15Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.419     1.990 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=44, routed)          1.647     3.638    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X29Y12         LUT6 (Prop_lut6_I0_O)        0.299     3.937 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     3.937    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_9
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.338 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.338    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.452 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.452    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.566 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.566    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.680 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.680    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.794 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.794    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.908    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.237 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=8, routed)           1.341     6.577    controller/mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X8Y13          LUT3 (Prop_lut3_I0_O)        0.306     6.883 r  controller/mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0/O
                         net (fo=2, routed)           1.697     8.580    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y3          RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.487    11.490    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.006    11.496    
                         clock uncertainty           -0.075    11.421    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    10.889    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 2.475ns (32.941%)  route 5.039ns (67.059%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.562     1.564    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=13, routed)          1.203     3.223    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_2[1]
    SLICE_X28Y11         LUT6 (Prop_lut6_I3_O)        0.124     3.347 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.347    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X28Y11         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.917 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.855     4.772    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X32Y13         LUT6 (Prop_lut6_I1_O)        0.313     5.085 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.085    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X32Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     5.302 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.441     5.743    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X32Y13         LUT5 (Prop_lut5_I0_O)        0.299     6.042 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.461     6.503    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X28Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.627 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.706     7.333    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.124     7.457 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.929     8.387    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     8.511 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__42/O
                         net (fo=1, routed)           0.443     8.954    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Using_FPGA.Native_0
    SLICE_X35Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.078 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Using_FPGA.Native_i_1__56/O
                         net (fo=1, routed)           0.000     9.078    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/D_1
    SLICE_X35Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.440    11.443    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X35Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.006    11.449    
                         clock uncertainty           -0.075    11.374    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.031    11.405    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 3.074ns (41.410%)  route 4.349ns (58.590%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.614     1.616    controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.070 r  controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOADO[3]
                         net (fo=1, routed)           2.265     6.335    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Data_Read[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.459 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__12/O
                         net (fo=1, routed)           0.154     6.613    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_3__12_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.737 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__47/O
                         net (fo=1, routed)           0.700     7.437    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X14Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.561 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.924     8.486    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X36Y16         LUT5 (Prop_lut5_I0_O)        0.124     8.610 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[28].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__40/O
                         net (fo=1, routed)           0.306     8.915    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Using_FPGA.Native_0
    SLICE_X35Y16         LUT3 (Prop_lut3_I2_O)        0.124     9.039 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Using_FPGA.Native_i_1__54/O
                         net (fo=1, routed)           0.000     9.039    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/D_3
    SLICE_X35Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.440    11.443    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X35Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.006    11.449    
                         clock uncertainty           -0.075    11.374    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.031    11.405    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[28].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 1.396ns (18.699%)  route 6.070ns (81.301%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.569     1.571    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X15Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     2.027 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.252     3.279    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[13].I_BS_SHIFT16_LUT6/Using_FPGA.Native/I4
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.118     3.397 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[13].I_BS_SHIFT16_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=4, routed)           0.727     4.125    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[2].I_BS_REV_LUT6/Using_FPGA.Native/I2
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.326     4.451 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[2].I_BS_REV_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.985     5.435    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/barrel_result_i_13
    SLICE_X13Y2          LUT4 (Prop_lut4_I3_O)        0.124     5.559 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Barrel_Result0_inferred__12/i_/O
                         net (fo=1, routed)           0.973     6.532    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Mul_ALU_Mux/Using_FPGA.Native_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Mul_ALU_Mux/Using_FPGA.Native/O
                         net (fo=1, routed)           0.407     7.063    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Data_Shift_Mux/mul_ALU_Res
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.187 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.726     8.913    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X36Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.037 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.037    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X36Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.443    11.446    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.006    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.029    11.406    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.406    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 1.424ns (19.002%)  route 6.070ns (80.998%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.569     1.571    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X15Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456     2.027 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.252     3.279    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[13].I_BS_SHIFT16_LUT6/Using_FPGA.Native/I4
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.118     3.397 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[13].I_BS_SHIFT16_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=4, routed)           0.727     4.125    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[2].I_BS_REV_LUT6/Using_FPGA.Native/I2
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.326     4.451 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/BS_Rev_Loop[2].I_BS_REV_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.985     5.435    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/barrel_result_i_13
    SLICE_X13Y2          LUT4 (Prop_lut4_I3_O)        0.124     5.559 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Barrel_Result0_inferred__12/i_/O
                         net (fo=1, routed)           0.973     6.532    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Mul_ALU_Mux/Using_FPGA.Native_0
    SLICE_X11Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.656 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Mul_ALU_Mux/Using_FPGA.Native/O
                         net (fo=1, routed)           0.407     7.063    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Data_Shift_Mux/mul_ALU_Res
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     7.187 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[18].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.726     8.913    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X36Y13         LUT5 (Prop_lut5_I1_O)        0.152     9.065 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     9.065    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X36Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621    11.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583     8.038 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874     9.912    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.443    11.446    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X36Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.006    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X36Y13         FDRE (Setup_fdre_C_D)        0.075    11.452    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.452    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  2.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.318%)  route 0.247ns (63.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y20         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/Q
                         net (fo=195, routed)         0.247     0.946    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A0
    SLICE_X38Y20         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.823     0.825    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X38Y20         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.318%)  route 0.247ns (63.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y20         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/Q
                         net (fo=195, routed)         0.247     0.946    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A0
    SLICE_X38Y20         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.823     0.825    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X38Y20         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.318%)  route 0.247ns (63.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y20         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/Q
                         net (fo=195, routed)         0.247     0.946    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A0
    SLICE_X38Y20         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.823     0.825    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X38Y20         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.318%)  route 0.247ns (63.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y20         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]/Q
                         net (fo=195, routed)         0.247     0.946    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A0
    SLICE_X38Y20         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.823     0.825    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X38Y20         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.881    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.445%)  route 0.208ns (59.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.591     0.593    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y14          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=20, routed)          0.208     0.941    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A3
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.863     0.865    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.234     0.631    
    SLICE_X2Y14          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.871    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.445%)  route 0.208ns (59.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.591     0.593    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y14          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=20, routed)          0.208     0.941    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/A3
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.863     0.865    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.234     0.631    
    SLICE_X2Y14          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.871    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.445%)  route 0.208ns (59.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.591     0.593    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y14          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=20, routed)          0.208     0.941    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A3
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.863     0.865    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.234     0.631    
    SLICE_X2Y14          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.871    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.445%)  route 0.208ns (59.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.591     0.593    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X4Y14          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=20, routed)          0.208     0.941    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/A3
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.863     0.865    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.234     0.631    
    SLICE_X2Y14          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     0.871    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.660%)  route 0.510ns (78.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y20         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/Q
                         net (fo=195, routed)         0.510     1.209    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A1
    SLICE_X30Y15         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.828     0.830    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X30Y15         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism             -0.005     0.825    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.134    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_block_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_block_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.141ns (21.660%)  route 0.510ns (78.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.556     0.558    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X39Y20         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]/Q
                         net (fo=195, routed)         0.510     1.209    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A1
    SLICE_X30Y15         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.828     0.830    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X30Y15         RAMD32                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism             -0.005     0.825    
    SLICE_X30Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.134    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_block_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      controller/mb_block_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y21     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_block_clk_wiz_1_0
  To Clock:  clkfbout_mb_block_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_block_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   controller/mb_block_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.319ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.704ns (22.657%)  route 2.403ns (77.343%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 19.567 - 16.667 ) 
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.456     5.168    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.292 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.466     5.758    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X54Y16         LUT5 (Prop_lut5_I0_O)        0.124     5.882 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.481     6.363    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.445    19.567    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.314    19.881    
                         clock uncertainty           -0.035    19.846    
    SLICE_X52Y16         FDRE (Setup_fdre_C_CE)      -0.164    19.682    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.682    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                 13.319    

Slack (MET) :             13.718ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.899ns  (logic 0.772ns (26.626%)  route 2.127ns (73.374%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.853    21.296    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.420 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.275    22.695    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X48Y19         LUT4 (Prop_lut4_I2_O)        0.124    22.819 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.819    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440    36.229    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)        0.029    36.536    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.536    
                         arrival time                         -22.819    
  -------------------------------------------------------------------
                         slack                                 13.718    

Slack (MET) :             13.736ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.927ns  (logic 0.800ns (27.328%)  route 2.127ns (72.672%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.853    21.296    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.420 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.275    22.695    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.152    22.847 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.847    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440    36.229    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)        0.075    36.582    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.582    
                         arrival time                         -22.847    
  -------------------------------------------------------------------
                         slack                                 13.736    

Slack (MET) :             13.753ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.866ns  (logic 0.772ns (26.939%)  route 2.094ns (73.061%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.853    21.296    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.420 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.241    22.661    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124    22.785 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.785    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440    36.229    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.314    36.543    
                         clock uncertainty           -0.035    36.507    
    SLICE_X48Y19         FDRE (Setup_fdre_C_D)        0.031    36.538    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.538    
                         arrival time                         -22.785    
  -------------------------------------------------------------------
                         slack                                 13.753    

Slack (MET) :             13.841ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.781ns  (logic 0.772ns (27.763%)  route 2.009ns (72.237%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.853    21.296    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.420 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.156    22.576    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X48Y17         LUT3 (Prop_lut3_I1_O)        0.124    22.700 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.700    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X48Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443    36.232    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)        0.031    36.541    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.541    
                         arrival time                         -22.700    
  -------------------------------------------------------------------
                         slack                                 13.841    

Slack (MET) :             13.857ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.809ns  (logic 0.800ns (28.483%)  route 2.009ns (71.517%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.853    21.296    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.420 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.156    22.576    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X48Y17         LUT4 (Prop_lut4_I2_O)        0.152    22.728 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.728    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X48Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443    36.232    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)        0.075    36.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.585    
                         arrival time                         -22.728    
  -------------------------------------------------------------------
                         slack                                 13.857    

Slack (MET) :             14.027ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.655ns  (logic 0.772ns (29.082%)  route 1.883ns (70.918%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.853    21.296    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.420 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.030    22.450    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y18         LUT3 (Prop_lut3_I2_O)        0.124    22.574 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.574    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X50Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442    36.231    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.328    36.559    
                         clock uncertainty           -0.035    36.523    
    SLICE_X50Y18         FDRE (Setup_fdre_C_D)        0.077    36.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.600    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                 14.027    

Slack (MET) :             14.094ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.526ns  (logic 0.772ns (30.560%)  route 1.754ns (69.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.853    21.296    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.420 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.901    22.321    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X49Y17         LUT6 (Prop_lut6_I4_O)        0.124    22.445 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.445    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X49Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443    36.232    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X49Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X49Y17         FDRE (Setup_fdre_C_D)        0.029    36.539    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.539    
                         arrival time                         -22.445    
  -------------------------------------------------------------------
                         slack                                 14.094    

Slack (MET) :             14.170ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.519ns  (logic 0.772ns (30.643%)  route 1.747ns (69.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 36.237 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.817    21.260    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.124    21.384 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.931    22.314    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X50Y12         LUT6 (Prop_lut6_I1_O)        0.124    22.438 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.438    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448    36.237    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.328    36.565    
                         clock uncertainty           -0.035    36.529    
    SLICE_X50Y12         FDRE (Setup_fdre_C_D)        0.079    36.608    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -22.438    
  -------------------------------------------------------------------
                         slack                                 14.170    

Slack (MET) :             14.486ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.197ns  (logic 0.772ns (35.144%)  route 1.425ns (64.856%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X52Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.853    21.296    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X52Y14         LUT6 (Prop_lut6_I0_O)        0.124    21.420 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.572    21.992    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X50Y17         LUT2 (Prop_lut2_I0_O)        0.124    22.116 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.116    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X50Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.444    36.233    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X50Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.328    36.561    
                         clock uncertainty           -0.035    36.525    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.077    36.602    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.602    
                         arrival time                         -22.116    
  -------------------------------------------------------------------
                         slack                                 14.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.118%)  route 0.068ns (26.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.556     1.178    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y22         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDCE (Prop_fdce_C_Q)         0.141     1.319 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.068     1.387    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X48Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.432 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.432    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X48Y22         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.548    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X48Y22         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -0.357     1.191    
    SLICE_X48Y22         FDCE (Hold_fdce_C_D)         0.092     1.283    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.745%)  route 0.317ns (71.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.183    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.128     1.311 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.317     1.628    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X31Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.830     1.555    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                         clock pessimism             -0.108     1.447    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.016     1.463    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.469%)  route 0.062ns (27.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.188    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X14Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.164     1.352 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.062     1.414    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X15Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.561    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.360     1.201    
    SLICE_X15Y5          FDRE (Hold_fdre_C_D)         0.047     1.248    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.180    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.141     1.321 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.113     1.434    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.running_clock_synced
    SLICE_X48Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.357     1.195    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.070     1.265    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.335%)  route 0.150ns (44.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.186    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y11         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.327 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/Q
                         net (fo=4, routed)           0.150     1.477    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[6]
    SLICE_X50Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.522 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[5]_i_1/O
                         net (fo=1, routed)           0.000     1.522    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[5]
    SLICE_X50Y11         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.835     1.560    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y11         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C
                         clock pessimism             -0.337     1.223    
    SLICE_X50Y11         FDRE (Hold_fdre_C_D)         0.121     1.344    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.176    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y22         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDCE (Prop_fdce_C_Q)         0.141     1.317 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/Q
                         net (fo=1, routed)           0.116     1.433    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11_n_0
    SLICE_X47Y22         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.821     1.546    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y22         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                         clock pessimism             -0.370     1.176    
    SLICE_X47Y22         FDCE (Hold_fdce_C_D)         0.071     1.247    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.672%)  route 0.074ns (33.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.188    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X14Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.148     1.336 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.074     1.410    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X15Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.561    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.360     1.201    
    SLICE_X15Y5          FDRE (Hold_fdre_C_D)         0.018     1.219    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.176    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X47Y22         FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDPE (Prop_fdpe_C_Q)         0.141     1.317 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.176     1.493    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X46Y22         SRL16E                                       r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.821     1.546    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y22         SRL16E                                       r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.357     1.189    
    SLICE_X46Y22         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.298    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.188    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X14Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.164     1.352 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.116     1.468    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X15Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.836     1.561    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.360     1.201    
    SLICE_X15Y5          FDRE (Hold_fdre_C_D)         0.070     1.271    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.184    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y13         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/Q
                         net (fo=3, routed)           0.132     1.457    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_n_0
    SLICE_X50Y13         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.557    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y13         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]/C
                         clock pessimism             -0.360     1.197    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.063     1.260    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X49Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X47Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X48Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X48Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X48Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X48Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X47Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y12   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y12   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y12   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y12   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X46Y22   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y12   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y12   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y12   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y12   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.107ns  (logic 0.925ns (18.111%)  route 4.182ns (81.889%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153    23.449 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.578    25.027    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442    36.231    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.314    36.545    
                         clock uncertainty           -0.035    36.509    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.408    36.101    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.101    
                         arrival time                         -25.027    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.107ns  (logic 0.925ns (18.111%)  route 4.182ns (81.889%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153    23.449 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.578    25.027    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442    36.231    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.314    36.545    
                         clock uncertainty           -0.035    36.509    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.408    36.101    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.101    
                         arrival time                         -25.027    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.075ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.107ns  (logic 0.925ns (18.111%)  route 4.182ns (81.889%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153    23.449 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.578    25.027    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442    36.231    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.314    36.545    
                         clock uncertainty           -0.035    36.509    
    SLICE_X37Y11         FDRE (Setup_fdre_C_CE)      -0.408    36.101    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.101    
                         arrival time                         -25.027    
  -------------------------------------------------------------------
                         slack                                 11.075    

Slack (MET) :             11.376ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.807ns  (logic 0.925ns (19.243%)  route 3.882ns (80.757%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153    23.449 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.277    24.726    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.443    36.232    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X37Y10         FDRE (Setup_fdre_C_CE)      -0.408    36.102    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.102    
                         arrival time                         -24.726    
  -------------------------------------------------------------------
                         slack                                 11.376    

Slack (MET) :             11.376ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.807ns  (logic 0.925ns (19.243%)  route 3.882ns (80.757%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns = ( 36.232 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153    23.449 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.277    24.726    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.443    36.232    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.314    36.546    
                         clock uncertainty           -0.035    36.510    
    SLICE_X37Y10         FDRE (Setup_fdre_C_CE)      -0.408    36.102    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.102    
                         arrival time                         -24.726    
  -------------------------------------------------------------------
                         slack                                 11.376    

Slack (MET) :             11.543ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.643ns  (logic 0.925ns (19.924%)  route 3.718ns (80.076%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153    23.449 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.113    24.562    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445    36.234    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.314    36.548    
                         clock uncertainty           -0.035    36.512    
    SLICE_X41Y10         FDCE (Setup_fdce_C_CE)      -0.408    36.104    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.104    
                         arrival time                         -24.562    
  -------------------------------------------------------------------
                         slack                                 11.543    

Slack (MET) :             11.702ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.483ns  (logic 0.925ns (20.632%)  route 3.558ns (79.368%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153    23.449 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.954    24.403    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445    36.234    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.314    36.548    
                         clock uncertainty           -0.035    36.512    
    SLICE_X43Y9          FDCE (Setup_fdce_C_CE)      -0.408    36.104    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.104    
                         arrival time                         -24.403    
  -------------------------------------------------------------------
                         slack                                 11.702    

Slack (MET) :             11.901ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.321ns  (logic 0.925ns (21.406%)  route 3.396ns (78.594%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153    23.449 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.792    24.240    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.235    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.314    36.549    
                         clock uncertainty           -0.035    36.513    
    SLICE_X46Y9          FDCE (Setup_fdce_C_CE)      -0.372    36.141    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.141    
                         arrival time                         -24.240    
  -------------------------------------------------------------------
                         slack                                 11.901    

Slack (MET) :             11.946ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.236ns  (logic 0.925ns (21.835%)  route 3.311ns (78.165%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns = ( 36.231 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153    23.449 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.707    24.155    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X45Y15         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442    36.231    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y15         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.314    36.545    
                         clock uncertainty           -0.035    36.509    
    SLICE_X45Y15         FDCE (Setup_fdce_C_CE)      -0.408    36.101    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.101    
                         arrival time                         -24.155    
  -------------------------------------------------------------------
                         slack                                 11.946    

Slack (MET) :             12.132ns  (required time - arrival time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.257ns  (logic 0.896ns (21.047%)  route 3.361ns (78.953%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 36.235 - 33.333 ) 
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891    23.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.757    24.176    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.788 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    36.235    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.314    36.549    
                         clock uncertainty           -0.035    36.513    
    SLICE_X44Y10         FDCE (Setup_fdce_C_CE)      -0.205    36.308    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.308    
                         arrival time                         -24.176    
  -------------------------------------------------------------------
                         slack                                 12.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y14         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.168     1.491    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X49Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.536 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.536    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X49Y14         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y14         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.372     1.182    
    SLICE_X49Y14         FDRE (Hold_fdre_C_D)         0.091     1.273    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.521    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.566 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.566    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X50Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.372     1.182    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.120     1.302    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.452%)  route 0.183ns (49.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.183     1.505    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X51Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.550 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.550    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X51Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.372     1.182    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.091     1.273    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.578ns  (logic 0.191ns (33.041%)  route 0.387ns (66.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.179    18.174    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT5 (Prop_lut5_I3_O)        0.045    18.219 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.208    18.426    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831    18.220    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.359    17.861    
    SLICE_X54Y15         FDRE (Hold_fdre_C_CE)       -0.012    17.849    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.426    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.578ns  (logic 0.191ns (33.041%)  route 0.387ns (66.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 18.220 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.179    18.174    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT5 (Prop_lut5_I3_O)        0.045    18.219 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.208    18.426    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831    18.220    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.359    17.861    
    SLICE_X54Y15         FDRE (Hold_fdre_C_CE)       -0.012    17.849    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.426    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.692ns  (logic 0.191ns (27.611%)  route 0.501ns (72.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 18.221 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X53Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.298    18.293    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X52Y16         LUT1 (Prop_lut1_I0_O)        0.045    18.338 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.202    18.540    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X53Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832    18.221    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X53Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.373    17.848    
    SLICE_X53Y14         FDCE (Hold_fdce_C_D)         0.077    17.925    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.925    
                         arrival time                          18.540    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.633ns  (logic 0.191ns (30.177%)  route 0.442ns (69.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.219 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.179    18.174    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT5 (Prop_lut5_I3_O)        0.045    18.219 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.263    18.481    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.219    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.861    
    SLICE_X54Y16         FDRE (Hold_fdre_C_CE)       -0.012    17.849    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.481    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.633ns  (logic 0.191ns (30.177%)  route 0.442ns (69.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.219 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.179    18.174    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT5 (Prop_lut5_I3_O)        0.045    18.219 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.263    18.481    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.219    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.861    
    SLICE_X54Y16         FDRE (Hold_fdre_C_CE)       -0.012    17.849    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.481    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.633ns  (logic 0.191ns (30.177%)  route 0.442ns (69.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.219 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.179    18.174    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT5 (Prop_lut5_I3_O)        0.045    18.219 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.263    18.481    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.219    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.861    
    SLICE_X54Y16         FDRE (Hold_fdre_C_CE)       -0.012    17.849    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.481    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.633ns  (logic 0.191ns (30.177%)  route 0.442ns (69.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 18.219 - 16.667 ) 
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.179    18.174    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT5 (Prop_lut5_I3_O)        0.045    18.219 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.263    18.481    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694    17.361    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.390 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.219    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.861    
    SLICE_X54Y16         FDRE (Hold_fdre_C_CE)       -0.012    17.849    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.849    
                         arrival time                          18.481    
  -------------------------------------------------------------------
                         slack                                  0.632    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X55Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X55Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X55Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X55Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X50Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X56Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X55Y15   controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ppu_clk_clk_wiz_0_1
  To Clock:  master_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.317ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 1.486ns (16.743%)  route 7.389ns (83.257%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 45.041 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.630    -0.897    ppu_inst/ppu_clk
    SLICE_X60Y32         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.825     0.447    ppu_inst/ppumask[1]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.571 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.367    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.124     1.491 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.026     3.517    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.152     3.669 f  ppu_inst/chr_rom_inst_i_4/O
                         net (fo=4, routed)           0.980     4.649    ppu_inst/addra[9]
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.326     4.975 r  ppu_inst/vram_inst_i_6/O
                         net (fo=1, routed)           0.473     5.448    ppu_inst/vram_inst_i_6_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.572 f  ppu_inst/vram_inst_i_4/O
                         net (fo=9, routed)           0.586     6.159    ppu_inst/vram_inst_i_4_n_0
    SLICE_X49Y35         LUT2 (Prop_lut2_I1_O)        0.118     6.277 r  ppu_inst/vram_inst_i_1/O
                         net (fo=1, routed)           1.702     7.979    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.491    45.041    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.397    45.438    
                         clock uncertainty           -0.408    45.030    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.734    44.296    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.296    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                 36.317    

Slack (MET) :             37.604ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.316ns  (logic 1.972ns (23.715%)  route 6.344ns (76.285%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.571    -0.956    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ppu_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           1.362     0.863    cpu_inst/cpu_6502/BusB_reg[7]_1[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.124     0.987 f  cpu_inst/cpu_6502/BusB[3]_i_1/O
                         net (fo=14, routed)          2.146     3.133    cpu_inst/cpu_6502/data_in_mux[3]
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.257 r  cpu_inst/cpu_6502/BusA_r[3]_i_3/O
                         net (fo=2, routed)           0.830     4.087    cpu_inst/cpu_6502/BusA_r[3]_i_3_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.211 r  cpu_inst/cpu_6502/BAL[3]_i_7/O
                         net (fo=1, routed)           0.739     4.950    cpu_inst/cpu_6502/BAL[3]_i_7_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.074 r  cpu_inst/cpu_6502/BAL[3]_i_3/O
                         net (fo=1, routed)           0.000     5.074    cpu_inst/cpu_6502/BAL[3]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.475 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.788 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.658     6.446    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_4
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.306     6.752 r  cpu_inst/cpu_6502/BAL[7]_i_2/O
                         net (fo=1, routed)           0.608     7.360    cpu_inst/cpu_6502/BAL[7]_i_2_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/C
                         clock pessimism              0.397    45.388    
                         clock uncertainty           -0.408    44.980    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)       -0.016    44.964    cpu_inst/cpu_6502/BAL_reg[7]
  -------------------------------------------------------------------
                         required time                         44.964    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                 37.604    

Slack (MET) :             38.104ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 1.894ns (23.944%)  route 6.016ns (76.056%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.571    -0.956    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ppu_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           1.362     0.863    cpu_inst/cpu_6502/BusB_reg[7]_1[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.124     0.987 f  cpu_inst/cpu_6502/BusB[3]_i_1/O
                         net (fo=14, routed)          2.146     3.133    cpu_inst/cpu_6502/data_in_mux[3]
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.257 r  cpu_inst/cpu_6502/BusA_r[3]_i_3/O
                         net (fo=2, routed)           0.830     4.087    cpu_inst/cpu_6502/BusA_r[3]_i_3_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.211 r  cpu_inst/cpu_6502/BAL[3]_i_7/O
                         net (fo=1, routed)           0.739     4.950    cpu_inst/cpu_6502/BAL[3]_i_7_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.074 r  cpu_inst/cpu_6502/BAL[3]_i_3/O
                         net (fo=1, routed)           0.000     5.074    cpu_inst/cpu_6502/BAL[3]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.475 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.714 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.939     6.653    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_5
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.302     6.955 r  cpu_inst/cpu_6502/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000     6.955    cpu_inst/cpu_6502/BAL[6]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/C
                         clock pessimism              0.397    45.388    
                         clock uncertainty           -0.408    44.980    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.079    45.059    cpu_inst/cpu_6502/BAL_reg[6]
  -------------------------------------------------------------------
                         required time                         45.059    
                         arrival time                          -6.955    
  -------------------------------------------------------------------
                         slack                                 38.104    

Slack (MET) :             38.284ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 1.990ns (25.736%)  route 5.742ns (74.264%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.571    -0.956    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ppu_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           1.362     0.863    cpu_inst/cpu_6502/BusB_reg[7]_1[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.124     0.987 f  cpu_inst/cpu_6502/BusB[3]_i_1/O
                         net (fo=14, routed)          2.146     3.133    cpu_inst/cpu_6502/data_in_mux[3]
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.257 r  cpu_inst/cpu_6502/BusA_r[3]_i_3/O
                         net (fo=2, routed)           0.830     4.087    cpu_inst/cpu_6502/BusA_r[3]_i_3_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.211 r  cpu_inst/cpu_6502/BAL[3]_i_7/O
                         net (fo=1, routed)           0.739     4.950    cpu_inst/cpu_6502/BAL[3]_i_7_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.074 r  cpu_inst/cpu_6502/BAL[3]_i_3/O
                         net (fo=1, routed)           0.000     5.074    cpu_inst/cpu_6502/BAL[3]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.475 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.809 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.665     6.474    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_6
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.303     6.777 r  cpu_inst/cpu_6502/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000     6.777    cpu_inst/cpu_6502/BAL[5]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/C
                         clock pessimism              0.397    45.388    
                         clock uncertainty           -0.408    44.980    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.081    45.061    cpu_inst/cpu_6502/BAL_reg[5]
  -------------------------------------------------------------------
                         required time                         45.061    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                 38.284    

Slack (MET) :             38.364ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 0.918ns (13.523%)  route 5.870ns (86.477%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 45.035 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.630    -0.897    ppu_inst/ppu_clk
    SLICE_X60Y32         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.825     0.447    ppu_inst/ppumask[1]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.571 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.367    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.124     1.491 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.026     3.517    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.152     3.669 r  ppu_inst/chr_rom_inst_i_4/O
                         net (fo=4, routed)           2.222     5.892    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.485    45.035    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.397    45.432    
                         clock uncertainty           -0.408    45.024    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    44.256    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.256    
                         arrival time                          -5.892    
  -------------------------------------------------------------------
                         slack                                 38.364    

Slack (MET) :             38.416ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.596ns  (logic 1.874ns (24.671%)  route 5.722ns (75.329%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.571    -0.956    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ppu_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           1.362     0.863    cpu_inst/cpu_6502/BusB_reg[7]_1[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.124     0.987 f  cpu_inst/cpu_6502/BusB[3]_i_1/O
                         net (fo=14, routed)          2.146     3.133    cpu_inst/cpu_6502/data_in_mux[3]
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.257 r  cpu_inst/cpu_6502/BusA_r[3]_i_3/O
                         net (fo=2, routed)           0.830     4.087    cpu_inst/cpu_6502/BusA_r[3]_i_3_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.211 r  cpu_inst/cpu_6502/BAL[3]_i_7/O
                         net (fo=1, routed)           0.739     4.950    cpu_inst/cpu_6502/BAL[3]_i_7_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.074 r  cpu_inst/cpu_6502/BAL[3]_i_3/O
                         net (fo=1, routed)           0.000     5.074    cpu_inst/cpu_6502/BAL[3]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.475 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.697 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.645     6.342    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_7
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.299     6.641 r  cpu_inst/cpu_6502/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000     6.641    cpu_inst/cpu_6502/BAL[4]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/C
                         clock pessimism              0.397    45.388    
                         clock uncertainty           -0.408    44.980    
    SLICE_X38Y32         FDCE (Setup_fdce_C_D)        0.077    45.057    cpu_inst/cpu_6502/BAL_reg[4]
  -------------------------------------------------------------------
                         required time                         45.057    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 38.416    

Slack (MET) :             38.514ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.847ns  (logic 0.890ns (12.998%)  route 5.957ns (87.002%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 45.041 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.630    -0.897    ppu_inst/ppu_clk
    SLICE_X60Y32         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.825     0.447    ppu_inst/ppumask[1]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.571 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.367    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.124     1.491 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          1.886     3.377    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.124     3.501 r  ppu_inst/chr_rom_inst_i_11/O
                         net (fo=3, routed)           2.449     5.951    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.491    45.041    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.397    45.438    
                         clock uncertainty           -0.408    45.030    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    44.464    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.464    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 38.514    

Slack (MET) :             38.558ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.600ns  (logic 0.918ns (13.908%)  route 5.682ns (86.092%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 45.041 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.630    -0.897    ppu_inst/ppu_clk
    SLICE_X60Y32         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.825     0.447    ppu_inst/ppumask[1]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.571 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.367    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.124     1.491 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          2.026     3.517    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X55Y33         LUT3 (Prop_lut3_I1_O)        0.152     3.669 r  ppu_inst/chr_rom_inst_i_4/O
                         net (fo=4, routed)           2.034     5.704    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.491    45.041    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.397    45.438    
                         clock uncertainty           -0.408    45.030    
    RAMB18_X1Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    44.262    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         44.262    
                         arrival time                          -5.704    
  -------------------------------------------------------------------
                         slack                                 38.558    

Slack (MET) :             38.602ns  (required time - arrival time)
  Source:                 ppu_inst/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 1.988ns (26.995%)  route 5.376ns (73.005%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 44.993 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.571    -0.956    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.500 f  ppu_inst/data_out_reg[3]/Q
                         net (fo=1, routed)           1.362     0.863    cpu_inst/cpu_6502/BusB_reg[7]_1[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.124     0.987 f  cpu_inst/cpu_6502/BusB[3]_i_1/O
                         net (fo=14, routed)          2.146     3.133    cpu_inst/cpu_6502/data_in_mux[3]
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.257 r  cpu_inst/cpu_6502/BusA_r[3]_i_3/O
                         net (fo=2, routed)           0.830     4.087    cpu_inst/cpu_6502/BusA_r[3]_i_3_n_0
    SLICE_X40Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.211 r  cpu_inst/cpu_6502/BAL[3]_i_7/O
                         net (fo=1, routed)           0.739     4.950    cpu_inst/cpu_6502/BAL[3]_i_7_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.074 r  cpu_inst/cpu_6502/BAL[3]_i_3/O
                         net (fo=1, routed)           0.000     5.074    cpu_inst/cpu_6502/BAL[3]_i_3_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.475 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.475    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.589 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.589    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.811 r  cpu_inst/cpu_6502/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.299     6.110    cpu_inst/cpu_6502/BAL_reg[8]_i_2_n_7
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.299     6.409 r  cpu_inst/cpu_6502/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000     6.409    cpu_inst/cpu_6502/BAL[8]_i_1_n_0
    SLICE_X39Y34         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.442    44.993    cpu_inst/cpu_6502/CLK
    SLICE_X39Y34         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/C
                         clock pessimism              0.397    45.390    
                         clock uncertainty           -0.408    44.982    
    SLICE_X39Y34         FDCE (Setup_fdce_C_D)        0.029    45.011    cpu_inst/cpu_6502/BAL_reg[8]
  -------------------------------------------------------------------
                         required time                         45.011    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                 38.602    

Slack (MET) :             38.669ns  (required time - arrival time)
  Source:                 ppu_inst/ppumask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.686ns  (logic 0.890ns (13.311%)  route 5.796ns (86.689%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 45.035 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.630    -0.897    ppu_inst/ppu_clk
    SLICE_X60Y32         FDRE                                         r  ppu_inst/ppumask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.379 r  ppu_inst/ppumask_reg[4]/Q
                         net (fo=4, routed)           0.825     0.447    ppu_inst/ppumask[1]
    SLICE_X60Y31         LUT2 (Prop_lut2_I1_O)        0.124     0.571 f  ppu_inst/chr_rom_inst_i_15/O
                         net (fo=1, routed)           0.796     1.367    ppu_inst/chr_rom_inst_i_15_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.124     1.491 r  ppu_inst/chr_rom_inst_i_14/O
                         net (fo=17, routed)          1.886     3.377    ppu_inst/chr_rom_inst_i_14_n_0
    SLICE_X55Y34         LUT3 (Prop_lut3_I1_O)        0.124     3.501 r  ppu_inst/chr_rom_inst_i_11/O
                         net (fo=3, routed)           2.288     5.790    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.485    45.035    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.397    45.432    
                         clock uncertainty           -0.408    45.024    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    44.458    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         44.458    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 38.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ppu_inst/nmi_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            cpu_inst/cpu_6502/NMI_n_o_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.209ns (21.276%)  route 0.773ns (78.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.564    -0.633    ppu_inst/ppu_clk
    SLICE_X50Y36         FDRE                                         r  ppu_inst/nmi_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.469 r  ppu_inst/nmi_n_reg/Q
                         net (fo=2, routed)           0.773     0.304    cpu_inst/nmi_n
    SLICE_X46Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.349 r  cpu_inst/NMI_n_o_i_1/O
                         net (fo=1, routed)           0.000     0.349    cpu_inst/cpu_6502/NMI_n_o_reg_0
    SLICE_X46Y36         FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X46Y36         FDRE                                         r  cpu_inst/cpu_6502/NMI_n_o_reg/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.408     0.089    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.120     0.209    cpu_inst/cpu_6502/NMI_n_o_reg
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ppu_inst/v_render_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.185ns (16.862%)  route 0.912ns (83.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X55Y31         FDRE                                         r  ppu_inst/v_render_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  ppu_inst/v_render_reg[5]/Q
                         net (fo=1, routed)           0.364    -0.131    ppu_inst/v_render[5]
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.044    -0.087 r  ppu_inst/chr_rom_inst_i_8/O
                         net (fo=3, routed)           0.548     0.461    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873    -0.831    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.408     0.132    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.121     0.253    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.253    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ppu_inst/v_render_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.226ns (19.238%)  route 0.949ns (80.762%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.564    -0.633    ppu_inst/ppu_clk
    SLICE_X55Y34         FDRE                                         r  ppu_inst/v_render_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.505 r  ppu_inst/v_render_reg[2]/Q
                         net (fo=1, routed)           0.370    -0.136    ppu_inst/v_render[2]
    SLICE_X55Y34         LUT3 (Prop_lut3_I0_O)        0.098    -0.038 r  ppu_inst/chr_rom_inst_i_11/O
                         net (fo=3, routed)           0.579     0.542    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873    -0.831    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.408     0.132    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.315    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.141ns (10.747%)  route 1.171ns (89.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X48Y40         FDRE                                         r  ppu_inst/ppudata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ppu_inst/ppudata_reg[3]/Q
                         net (fo=2, routed)           1.171     0.682    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.880    -0.824    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.408     0.139    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.435    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ppu_inst/v_render_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.183ns (16.030%)  route 0.959ns (83.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.563    -0.634    ppu_inst/ppu_clk
    SLICE_X55Y33         FDRE                                         r  ppu_inst/v_render_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  ppu_inst/v_render_reg[9]/Q
                         net (fo=1, routed)           0.397    -0.096    ppu_inst/v_render[9]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.042    -0.054 r  ppu_inst/chr_rom_inst_i_4/O
                         net (fo=4, routed)           0.562     0.507    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.873    -0.831    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.408     0.132    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.121     0.253    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.253    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ppu_inst/v_render_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.186ns (15.223%)  route 1.036ns (84.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.563    -0.634    ppu_inst/ppu_clk
    SLICE_X53Y33         FDRE                                         r  ppu_inst/v_render_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  ppu_inst/v_render_reg[8]/Q
                         net (fo=2, routed)           0.437    -0.056    ppu_inst/v_render[8]
    SLICE_X52Y33         LUT3 (Prop_lut3_I0_O)        0.045    -0.011 r  ppu_inst/chr_rom_inst_i_5/O
                         net (fo=3, routed)           0.599     0.588    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y7          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.878    -0.826    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.408     0.137    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.320    chr_rom_inst/chr_rom_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.141ns (10.536%)  route 1.197ns (89.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X48Y40         FDRE                                         r  ppu_inst/ppudata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ppu_inst/ppudata_reg[0]/Q
                         net (fo=2, routed)           1.197     0.708    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.880    -0.824    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.408     0.139    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.435    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 ppu_inst/v_render_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.185ns (15.821%)  route 0.984ns (84.179%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.561    -0.636    ppu_inst/ppu_clk
    SLICE_X55Y31         FDRE                                         r  ppu_inst/v_render_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  ppu_inst/v_render_reg[5]/Q
                         net (fo=1, routed)           0.364    -0.131    ppu_inst/v_render[5]
    SLICE_X55Y31         LUT3 (Prop_lut3_I0_O)        0.044    -0.087 r  ppu_inst/chr_rom_inst_i_8/O
                         net (fo=3, routed)           0.620     0.533    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.880    -0.824    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.408     0.139    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.121     0.260    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.533    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.141ns (10.514%)  route 1.200ns (89.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X48Y40         FDRE                                         r  ppu_inst/ppudata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ppu_inst/ppudata_reg[2]/Q
                         net (fo=2, routed)           1.200     0.711    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.880    -0.824    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.408     0.139    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.435    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ppu_inst/ppudata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Destination:            ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             master_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - ppu_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.141ns (10.491%)  route 1.203ns (89.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.567    -0.630    ppu_inst/ppu_clk
    SLICE_X48Y40         FDRE                                         r  ppu_inst/ppudata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  ppu_inst/ppudata_reg[1]/Q
                         net (fo=2, routed)           1.203     0.714    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.880    -0.824    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.555    -0.269    
                         clock uncertainty            0.408     0.139    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.435    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  master_clk_clk_wiz_0_1
  To Clock:  ppu_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       26.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.817ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        19.240ns  (logic 5.599ns (29.101%)  route 13.641ns (70.899%))
  Logic Levels:           20  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.598 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.598    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   152.921 r  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869   153.790    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306   154.096 f  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989   155.085    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124   155.209 r  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.835   156.044    ppu_inst/v[6]_i_2_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124   156.168 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000   156.168    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   156.566 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   156.566    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   156.788 r  ppu_inst/v_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.860   157.647    ppu_inst/v_reg[14]_i_2_n_7
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.299   157.946 r  ppu_inst/v[13]_i_1/O
                         net (fo=1, routed)           0.000   157.946    ppu_inst/v[13]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[13]/C
                         clock pessimism              0.397   185.140    
                         clock uncertainty           -0.408   184.732    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)        0.031   184.763    ppu_inst/v_reg[13]
  -------------------------------------------------------------------
                         required time                        184.763    
                         arrival time                        -157.947    
  -------------------------------------------------------------------
                         slack                                 26.817    

Slack (MET) :             27.052ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        19.004ns  (logic 5.715ns (30.072%)  route 13.289ns (69.928%))
  Logic Levels:           20  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.598 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.598    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   152.921 r  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869   153.790    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306   154.096 f  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989   155.085    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124   155.209 r  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.835   156.044    ppu_inst/v[6]_i_2_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124   156.168 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000   156.168    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   156.566 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000   156.566    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   156.900 r  ppu_inst/v_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.508   157.408    ppu_inst/v_reg[14]_i_2_n_6
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.303   157.711 r  ppu_inst/v[14]_i_1/O
                         net (fo=1, routed)           0.000   157.711    ppu_inst/v[14]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[14]/C
                         clock pessimism              0.397   185.140    
                         clock uncertainty           -0.408   184.732    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)        0.031   184.763    ppu_inst/v_reg[14]
  -------------------------------------------------------------------
                         required time                        184.763    
                         arrival time                        -157.711    
  -------------------------------------------------------------------
                         slack                                 27.052    

Slack (MET) :             27.273ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        18.781ns  (logic 5.338ns (28.422%)  route 13.443ns (71.578%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.598 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.598    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   152.921 r  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869   153.790    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306   154.096 f  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989   155.085    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124   155.209 r  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.835   156.044    ppu_inst/v[6]_i_2_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124   156.168 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000   156.168    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352   156.520 r  ppu_inst/v_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662   157.182    ppu_inst/v_reg[12]_i_2_n_4
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.306   157.488 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000   157.488    ppu_inst/v[12]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X59Y35         FDRE                                         r  ppu_inst/v_reg[12]/C
                         clock pessimism              0.397   185.140    
                         clock uncertainty           -0.408   184.732    
    SLICE_X59Y35         FDRE (Setup_fdre_C_D)        0.029   184.761    ppu_inst/v_reg[12]
  -------------------------------------------------------------------
                         required time                        184.761    
                         arrival time                        -157.488    
  -------------------------------------------------------------------
                         slack                                 27.273    

Slack (MET) :             27.796ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        18.311ns  (logic 5.230ns (28.562%)  route 13.081ns (71.438%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.598 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.598    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   152.921 r  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869   153.790    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306   154.096 f  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989   155.085    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124   155.209 r  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.835   156.044    ppu_inst/v[6]_i_2_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124   156.168 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000   156.168    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   156.416 r  ppu_inst/v_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.300   156.715    ppu_inst/v_reg[12]_i_2_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.302   157.017 r  ppu_inst/v[11]_i_1/O
                         net (fo=1, routed)           0.000   157.017    ppu_inst/v[11]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[11]/C
                         clock pessimism              0.397   185.140    
                         clock uncertainty           -0.408   184.732    
    SLICE_X60Y35         FDRE (Setup_fdre_C_D)        0.081   184.813    ppu_inst/v_reg[11]
  -------------------------------------------------------------------
                         required time                        184.813    
                         arrival time                        -157.017    
  -------------------------------------------------------------------
                         slack                                 27.796    

Slack (MET) :             27.916ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        18.141ns  (logic 5.627ns (31.019%)  route 12.514ns (68.981%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.598 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.598    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   152.921 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869   153.790    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306   154.096 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764   154.859    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124   154.983 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000   154.983    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.533 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   155.533    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   155.755 r  ppu_inst/v_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.793   156.548    ppu_inst/v_reg[12]_i_2_n_7
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.299   156.847 r  ppu_inst/v[9]_i_1/O
                         net (fo=1, routed)           0.000   156.847    ppu_inst/v[9]_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[9]/C
                         clock pessimism              0.397   185.140    
                         clock uncertainty           -0.408   184.732    
    SLICE_X61Y35         FDRE (Setup_fdre_C_D)        0.031   184.763    ppu_inst/v_reg[9]
  -------------------------------------------------------------------
                         required time                        184.763    
                         arrival time                        -156.847    
  -------------------------------------------------------------------
                         slack                                 27.916    

Slack (MET) :             28.025ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        18.029ns  (logic 5.502ns (30.517%)  route 12.527ns (69.483%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.598 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.598    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   152.921 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869   153.790    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306   154.096 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764   154.859    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124   154.983 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000   154.983    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640   155.623 r  ppu_inst/v_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.806   156.430    ppu_inst/v_reg[8]_i_2_n_4
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.306   156.736 r  ppu_inst/v[8]_i_1/O
                         net (fo=1, routed)           0.000   156.736    ppu_inst/v[8]_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[8]/C
                         clock pessimism              0.397   185.140    
                         clock uncertainty           -0.408   184.732    
    SLICE_X61Y35         FDRE (Setup_fdre_C_D)        0.029   184.761    ppu_inst/v_reg[8]
  -------------------------------------------------------------------
                         required time                        184.761    
                         arrival time                        -156.736    
  -------------------------------------------------------------------
                         slack                                 28.025    

Slack (MET) :             28.247ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        17.810ns  (logic 5.438ns (30.534%)  route 12.372ns (69.466%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.598 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.598    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   152.921 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869   153.790    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306   154.096 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764   154.859    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124   154.983 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000   154.983    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580   155.563 r  ppu_inst/v_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.651   156.214    ppu_inst/v_reg[8]_i_2_n_5
    SLICE_X62Y34         LUT3 (Prop_lut3_I0_O)        0.302   156.516 r  ppu_inst/v[7]_i_1/O
                         net (fo=1, routed)           0.000   156.516    ppu_inst/v[7]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  ppu_inst/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X62Y34         FDRE                                         r  ppu_inst/v_reg[7]/C
                         clock pessimism              0.397   185.140    
                         clock uncertainty           -0.408   184.732    
    SLICE_X62Y34         FDRE (Setup_fdre_C_D)        0.031   184.763    ppu_inst/v_reg[7]
  -------------------------------------------------------------------
                         required time                        184.763    
                         arrival time                        -156.516    
  -------------------------------------------------------------------
                         slack                                 28.247    

Slack (MET) :             28.332ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        17.770ns  (logic 5.743ns (32.318%)  route 12.027ns (67.682%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 184.743 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.598 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.598    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   152.921 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869   153.790    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306   154.096 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764   154.859    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124   154.983 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000   154.983    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   155.533 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   155.533    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   155.867 r  ppu_inst/v_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.306   156.174    ppu_inst/v_reg[12]_i_2_n_6
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.303   156.477 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000   156.477    ppu_inst/v[10]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516   184.743    ppu_inst/ppu_clk
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[10]/C
                         clock pessimism              0.397   185.140    
                         clock uncertainty           -0.408   184.732    
    SLICE_X60Y35         FDRE (Setup_fdre_C_D)        0.077   184.809    ppu_inst/v_reg[10]
  -------------------------------------------------------------------
                         required time                        184.809    
                         arrival time                        -156.477    
  -------------------------------------------------------------------
                         slack                                 28.332    

Slack (MET) :             28.772ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        17.284ns  (logic 4.680ns (27.077%)  route 12.604ns (72.923%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 184.742 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   152.598 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   152.598    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   152.921 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869   153.790    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306   154.096 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989   155.085    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124   155.209 f  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.657   155.866    ppu_inst/v[6]_i_2_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I0_O)        0.124   155.990 r  ppu_inst/v[6]_i_1/O
                         net (fo=1, routed)           0.000   155.990    ppu_inst/v[6]_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.515   184.742    ppu_inst/ppu_clk
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[6]/C
                         clock pessimism              0.397   185.139    
                         clock uncertainty           -0.408   184.731    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)        0.031   184.762    ppu_inst/v_reg[6]
  -------------------------------------------------------------------
                         required time                        184.762    
                         arrival time                        -155.990    
  -------------------------------------------------------------------
                         slack                                 28.772    

Slack (MET) :             29.197ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            46.559ns  (ppu_clk_clk_wiz_0_1 rise@186.235ns - master_clk_clk_wiz_0_1 rise@139.676ns)
  Data Path Delay:        16.859ns  (logic 4.693ns (27.837%)  route 12.166ns (72.163%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 184.742 - 186.235 ) 
    Source Clock Delay      (SCD):    -0.970ns = ( 138.707 - 139.676 ) 
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                    139.676   139.676 r  
    N15                                               0.000   139.676 r  Clk (IN)
                         net (fo=0)                   0.000   139.676    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440   141.116 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   142.350    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   135.385 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.051    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096   137.147 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562   138.709    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322   135.387 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   137.053    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   137.149 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557   138.707    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456   139.163 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785   140.947    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150   141.097 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719   141.816    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332   142.148 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033   143.181    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124   143.305 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000   143.305    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   143.838 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000   143.838    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   144.057 f  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.694   144.751    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_7
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.295   145.046 f  cpu_inst/cpu_6502/iram_inst_i_7/O
                         net (fo=12, routed)          1.205   146.251    cpu_inst/cpu_6502/addra[4]
    SLICE_X43Y38         LUT5 (Prop_lut5_I2_O)        0.124   146.375 f  cpu_inst/cpu_6502/ppudata[7]_i_5/O
                         net (fo=2, routed)           0.616   146.991    cpu_inst/cpu_6502/ppudata[7]_i_5_n_0
    SLICE_X44Y37         LUT6 (Prop_lut6_I5_O)        0.124   147.115 r  cpu_inst/cpu_6502/data_out[7]_i_3/O
                         net (fo=5, routed)           1.720   148.835    cpu_inst/cpu_6502/PC_reg[14]_0
    SLICE_X49Y37         LUT4 (Prop_lut4_I3_O)        0.152   148.987 r  cpu_inst/cpu_6502/v[10]_i_13/O
                         net (fo=2, routed)           0.638   149.625    cpu_inst/cpu_6502/v[10]_i_13_n_0
    SLICE_X55Y33         LUT4 (Prop_lut4_I3_O)        0.325   149.950 f  cpu_inst/cpu_6502/v[10]_i_10/O
                         net (fo=14, routed)          0.876   150.826    ppu_inst/v_reg[14]_i_10_0
    SLICE_X57Y33         LUT4 (Prop_lut4_I3_O)        0.332   151.158 r  ppu_inst/v[4]_i_15/O
                         net (fo=1, routed)           0.803   151.961    ppu_inst/v[4]_i_15_n_0
    SLICE_X56Y33         LUT6 (Prop_lut6_I2_O)        0.124   152.085 r  ppu_inst/v[4]_i_8/O
                         net (fo=1, routed)           0.000   152.085    cpu_inst/cpu_6502/v_reg[4][0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427   152.512 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.959   153.471    ppu_inst/v[8]_i_3_1[0]
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.306   153.777 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          0.459   154.236    ppu_inst/v[6]_i_5_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.124   154.360 r  ppu_inst/v[8]_i_7/O
                         net (fo=1, routed)           0.000   154.360    ppu_inst/v[8]_i_7_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   154.607 r  ppu_inst/v_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.659   155.266    ppu_inst/v_reg[8]_i_2_n_7
    SLICE_X59Y34         LUT4 (Prop_lut4_I2_O)        0.299   155.565 r  ppu_inst/v[5]_i_1/O
                         net (fo=1, routed)           0.000   155.565    ppu_inst/v[5]_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                    186.235   186.235 r  
    N15                                               0.000   186.235 r  Clk (IN)
                         net (fo=0)                   0.000   186.235    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370   187.605 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   188.767    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   181.545 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   183.132    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   183.223 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445   184.668    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120   181.548 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   183.135    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   183.226 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.515   184.742    ppu_inst/ppu_clk
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[5]/C
                         clock pessimism              0.397   185.139    
                         clock uncertainty           -0.408   184.731    
    SLICE_X59Y34         FDRE (Setup_fdre_C_D)        0.031   184.762    ppu_inst/v_reg[5]
  -------------------------------------------------------------------
                         required time                        184.762    
                         arrival time                        -155.565    
  -------------------------------------------------------------------
                         slack                                 29.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/name_table_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.294ns (33.136%)  route 0.593ns (66.864%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.604    -0.593    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.204    -0.389 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.357    -0.032    ppu_inst/vram_inst_n_4
    SLICE_X49Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.013 r  ppu_inst/next_name_table_reg_inferred_i_14/O
                         net (fo=3, routed)           0.236     0.249    ppu_inst/next_name_table_reg_inferred_i_14_n_0
    SLICE_X53Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.294 r  ppu_inst/next_name_table_reg_inferred_i_5/O
                         net (fo=1, routed)           0.000     0.294    ppu_inst/next_name_table_reg[3]
    SLICE_X53Y32         FDRE                                         r  ppu_inst/name_table_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.831    -0.874    ppu_inst/ppu_clk
    SLICE_X53Y32         FDRE                                         r  ppu_inst/name_table_reg_reg[3]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.408     0.089    
    SLICE_X53Y32         FDRE (Hold_fdre_C_D)         0.092     0.181    ppu_inst/name_table_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.294    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/name_table_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.294ns (29.809%)  route 0.692ns (70.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.604    -0.593    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.204    -0.389 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[5]
                         net (fo=1, routed)           0.407     0.018    ppu_inst/vram_inst_n_2
    SLICE_X49Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.063 r  ppu_inst/next_name_table_reg_inferred_i_12/O
                         net (fo=3, routed)           0.285     0.348    ppu_inst/next_name_table_reg_inferred_i_12_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.393 r  ppu_inst/next_name_table_reg_inferred_i_3/O
                         net (fo=1, routed)           0.000     0.393    ppu_inst/next_name_table_reg[5]
    SLICE_X55Y32         FDRE                                         r  ppu_inst/name_table_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.831    -0.874    ppu_inst/ppu_clk
    SLICE_X55Y32         FDRE                                         r  ppu_inst/name_table_reg_reg[5]/C
                         clock pessimism              0.555    -0.319    
                         clock uncertainty            0.408     0.089    
    SLICE_X55Y32         FDRE (Hold_fdre_C_D)         0.091     0.180    ppu_inst/name_table_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/pt_hi_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.294ns (26.758%)  route 0.805ns (73.242%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.604    -0.593    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.389 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.409     0.020    ppu_inst/vram_inst_n_7
    SLICE_X49Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.065 r  ppu_inst/next_name_table_reg_inferred_i_17/O
                         net (fo=3, routed)           0.395     0.461    ppu_inst/next_name_table_reg_inferred_i_17_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.506 r  ppu_inst/next_pt_hi_reg_inferred_i_8/O
                         net (fo=1, routed)           0.000     0.506    ppu_inst/next_pt_hi_reg[0]
    SLICE_X56Y30         FDRE                                         r  ppu_inst/pt_hi_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X56Y30         FDRE                                         r  ppu_inst/pt_hi_reg_reg[0]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.408     0.087    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.121     0.208    ppu_inst/pt_hi_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/pt_hi_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.294ns (26.483%)  route 0.816ns (73.517%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.604    -0.593    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.204    -0.389 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[7]
                         net (fo=1, routed)           0.537     0.148    ppu_inst/vram_inst_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.193 r  ppu_inst/next_name_table_reg_inferred_i_10/O
                         net (fo=3, routed)           0.279     0.472    ppu_inst/next_name_table_reg_inferred_i_10_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.517 r  ppu_inst/next_pt_hi_reg_inferred_i_1/O
                         net (fo=1, routed)           0.000     0.517    ppu_inst/next_pt_hi_reg[7]
    SLICE_X56Y30         FDRE                                         r  ppu_inst/pt_hi_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X56Y30         FDRE                                         r  ppu_inst/pt_hi_reg_reg[7]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.408     0.087    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.121     0.208    ppu_inst/pt_hi_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/pt_lo_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.294ns (26.093%)  route 0.833ns (73.907%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.604    -0.593    ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y17         RAMB18E1                                     r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204    -0.389 r  ppu_inst/vram_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.409     0.020    ppu_inst/vram_inst_n_7
    SLICE_X49Y35         LUT4 (Prop_lut4_I3_O)        0.045     0.065 r  ppu_inst/next_name_table_reg_inferred_i_17/O
                         net (fo=3, routed)           0.423     0.489    ppu_inst/next_name_table_reg_inferred_i_17_n_0
    SLICE_X56Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.534 r  ppu_inst/next_pt_lo_reg_inferred_i_8/O
                         net (fo=1, routed)           0.000     0.534    ppu_inst/next_pt_lo_reg[0]
    SLICE_X56Y30         FDRE                                         r  ppu_inst/pt_lo_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.829    -0.876    ppu_inst/ppu_clk
    SLICE_X56Y30         FDRE                                         r  ppu_inst/pt_lo_reg_reg[0]/C
                         clock pessimism              0.555    -0.321    
                         clock uncertainty            0.408     0.087    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.121     0.208    ppu_inst/pt_lo_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Write_Data_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/ppudata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.375%)  route 0.950ns (83.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.559    -0.638    cpu_inst/cpu_6502/CLK
    SLICE_X45Y31         FDCE                                         r  cpu_inst/cpu_6502/Write_Data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.497 r  cpu_inst/cpu_6502/Write_Data_r_reg[3]/Q
                         net (fo=8, routed)           0.287    -0.210    cpu_inst/cpu_6502/Write_Data_r[3]
    SLICE_X44Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.165 r  cpu_inst/cpu_6502/iram_inst_i_21/O
                         net (fo=7, routed)           0.663     0.498    ppu_inst/ppudata_reg[7]_0[6]
    SLICE_X48Y40         FDRE                                         r  ppu_inst/ppudata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.837    -0.868    ppu_inst/ppu_clk
    SLICE_X48Y40         FDRE                                         r  ppu_inst/ppudata_reg[6]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.408     0.095    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.071     0.166    ppu_inst/ppudata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/data_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.131%)  route 0.840ns (81.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.617     0.123    cpu_inst/cpu_6502/write_n
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.168 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=8, routed)           0.223     0.391    ppu_inst/data_out_reg[7]_1[0]
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.837    -0.868    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[0]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.408     0.095    
    SLICE_X48Y41         FDRE (Hold_fdre_C_CE)       -0.039     0.056    ppu_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/data_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.131%)  route 0.840ns (81.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.617     0.123    cpu_inst/cpu_6502/write_n
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.168 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=8, routed)           0.223     0.391    ppu_inst/data_out_reg[7]_1[0]
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.837    -0.868    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[1]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.408     0.095    
    SLICE_X48Y41         FDRE (Hold_fdre_C_CE)       -0.039     0.056    ppu_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/data_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.131%)  route 0.840ns (81.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.617     0.123    cpu_inst/cpu_6502/write_n
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.168 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=8, routed)           0.223     0.391    ppu_inst/data_out_reg[7]_1[0]
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.837    -0.868    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[2]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.408     0.095    
    SLICE_X48Y41         FDRE (Hold_fdre_C_CE)       -0.039     0.056    ppu_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            ppu_inst/data_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             ppu_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ppu_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.131%)  route 0.840ns (81.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.408ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.617     0.123    cpu_inst/cpu_6502/write_n
    SLICE_X49Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.168 r  cpu_inst/cpu_6502/data_out[7]_i_1/O
                         net (fo=8, routed)           0.223     0.391    ppu_inst/data_out_reg[7]_1[0]
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.837    -0.868    ppu_inst/ppu_clk
    SLICE_X48Y41         FDRE                                         r  ppu_inst/data_out_reg[3]/C
                         clock pessimism              0.555    -0.313    
                         clock uncertainty            0.408     0.095    
    SLICE_X48Y41         FDRE (Hold_fdre_C_CE)       -0.039     0.056    ppu_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  master_clk_clk_wiz_0_1
  To Clock:  master_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.806ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/ALU_Op_r_reg[3]/PRE
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.879ns  (logic 0.580ns (9.865%)  route 5.299ns (90.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 44.994 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         4.532     4.918    cpu_inst/cpu_6502/clear
    SLICE_X50Y28         FDPE                                         f  cpu_inst/cpu_6502/ALU_Op_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.443    44.994    cpu_inst/cpu_6502/CLK
    SLICE_X50Y28         FDPE                                         r  cpu_inst/cpu_6502/ALU_Op_r_reg[3]/C
                         clock pessimism              0.560    45.554    
                         clock uncertainty           -0.469    45.085    
    SLICE_X50Y28         FDPE (Recov_fdpe_C_PRE)     -0.361    44.724    cpu_inst/cpu_6502/ALU_Op_r_reg[3]
  -------------------------------------------------------------------
                         required time                         44.724    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                 39.806    

Slack (MET) :             40.224ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/ALU_Op_r_reg[1]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.414ns  (logic 0.580ns (10.712%)  route 4.834ns (89.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         4.068     4.453    cpu_inst/cpu_6502/clear
    SLICE_X48Y27         FDCE                                         f  cpu_inst/cpu_6502/ALU_Op_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X48Y27         FDCE                                         r  cpu_inst/cpu_6502/ALU_Op_r_reg[1]/C
                         clock pessimism              0.560    45.551    
                         clock uncertainty           -0.469    45.082    
    SLICE_X48Y27         FDCE (Recov_fdce_C_CLR)     -0.405    44.677    cpu_inst/cpu_6502/ALU_Op_r_reg[1]
  -------------------------------------------------------------------
                         required time                         44.677    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 40.224    

Slack (MET) :             40.229ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/ALU_Op_r_reg[0]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.580ns (10.721%)  route 4.830ns (89.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         4.063     4.449    cpu_inst/cpu_6502/clear
    SLICE_X49Y27         FDCE                                         f  cpu_inst/cpu_6502/ALU_Op_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X49Y27         FDCE                                         r  cpu_inst/cpu_6502/ALU_Op_r_reg[0]/C
                         clock pessimism              0.560    45.551    
                         clock uncertainty           -0.469    45.082    
    SLICE_X49Y27         FDCE (Recov_fdce_C_CLR)     -0.405    44.677    cpu_inst/cpu_6502/ALU_Op_r_reg[0]
  -------------------------------------------------------------------
                         required time                         44.677    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                 40.229    

Slack (MET) :             40.229ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/ALU_Op_r_reg[4]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.410ns  (logic 0.580ns (10.721%)  route 4.830ns (89.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         4.063     4.449    cpu_inst/cpu_6502/clear
    SLICE_X49Y27         FDCE                                         f  cpu_inst/cpu_6502/ALU_Op_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X49Y27         FDCE                                         r  cpu_inst/cpu_6502/ALU_Op_r_reg[4]/C
                         clock pessimism              0.560    45.551    
                         clock uncertainty           -0.469    45.082    
    SLICE_X49Y27         FDCE (Recov_fdce_C_CLR)     -0.405    44.677    cpu_inst/cpu_6502/ALU_Op_r_reg[4]
  -------------------------------------------------------------------
                         required time                         44.677    
                         arrival time                          -4.449    
  -------------------------------------------------------------------
                         slack                                 40.229    

Slack (MET) :             40.515ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BCD_en_r_reg/PRE
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.580ns (11.214%)  route 4.592ns (88.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 44.994 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.825     4.211    cpu_inst/cpu_6502/clear
    SLICE_X49Y30         FDPE                                         f  cpu_inst/cpu_6502/BCD_en_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.443    44.994    cpu_inst/cpu_6502/CLK
    SLICE_X49Y30         FDPE                                         r  cpu_inst/cpu_6502/BCD_en_r_reg/C
                         clock pessimism              0.560    45.554    
                         clock uncertainty           -0.469    45.085    
    SLICE_X49Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    44.726    cpu_inst/cpu_6502/BCD_en_r_reg
  -------------------------------------------------------------------
                         required time                         44.726    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                 40.515    

Slack (MET) :             40.546ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[1]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.580ns (11.359%)  route 4.526ns (88.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.759     4.145    cpu_inst/cpu_6502/clear
    SLICE_X44Y30         FDCE                                         f  cpu_inst/cpu_6502/IR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
                         clock pessimism              0.574    45.565    
                         clock uncertainty           -0.469    45.096    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    44.691    cpu_inst/cpu_6502/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                 40.546    

Slack (MET) :             40.546ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[4]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.580ns (11.359%)  route 4.526ns (88.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.759     4.145    cpu_inst/cpu_6502/clear
    SLICE_X44Y30         FDCE                                         f  cpu_inst/cpu_6502/IR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[4]/C
                         clock pessimism              0.574    45.565    
                         clock uncertainty           -0.469    45.096    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    44.691    cpu_inst/cpu_6502/IR_reg[4]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                 40.546    

Slack (MET) :             40.546ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[6]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.580ns (11.359%)  route 4.526ns (88.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.759     4.145    cpu_inst/cpu_6502/clear
    SLICE_X44Y30         FDCE                                         f  cpu_inst/cpu_6502/IR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[6]/C
                         clock pessimism              0.574    45.565    
                         clock uncertainty           -0.469    45.096    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    44.691    cpu_inst/cpu_6502/IR_reg[6]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                 40.546    

Slack (MET) :             40.546ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[7]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.580ns (11.359%)  route 4.526ns (88.641%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.759     4.145    cpu_inst/cpu_6502/clear
    SLICE_X44Y30         FDCE                                         f  cpu_inst/cpu_6502/IR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[7]/C
                         clock pessimism              0.574    45.565    
                         clock uncertainty           -0.469    45.096    
    SLICE_X44Y30         FDCE (Recov_fdce_C_CLR)     -0.405    44.691    cpu_inst/cpu_6502/IR_reg[7]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                 40.546    

Slack (MET) :             40.551ns  (required time - arrival time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/IR_reg[3]/CLR
                            (recovery check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            46.559ns  (master_clk_clk_wiz_0_1 rise@46.559ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.580ns (11.369%)  route 4.522ns (88.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 44.991 - 46.559 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.469ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.935ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.565    -0.962    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.456    -0.506 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.767     0.261    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.124     0.385 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         3.755     4.140    cpu_inst/cpu_6502/clear
    SLICE_X45Y30         FDCE                                         f  cpu_inst/cpu_6502/IR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                     46.559    46.559 r  
    N15                                               0.000    46.559 r  Clk (IN)
                         net (fo=0)                   0.000    46.559    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    47.929 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    49.091    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    41.869 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.456    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    43.547 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    44.992    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    41.872 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    43.459    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.550 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    44.991    cpu_inst/cpu_6502/CLK
    SLICE_X45Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[3]/C
                         clock pessimism              0.574    45.565    
                         clock uncertainty           -0.469    45.096    
    SLICE_X45Y30         FDCE (Recov_fdce_C_CLR)     -0.405    44.691    cpu_inst/cpu_6502/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         44.691    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                 40.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/WRn_i_reg/PRE
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.186ns (25.539%)  route 0.542ns (74.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.241     0.094    cpu_inst/cpu_6502/clear
    SLICE_X45Y34         FDPE                                         f  cpu_inst/cpu_6502/WRn_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.830    -0.875    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
                         clock pessimism              0.254    -0.621    
    SLICE_X45Y34         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.716    cpu_inst/cpu_6502/WRn_i_reg
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/NMIAct_reg/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.387%)  route 0.547ns (74.613%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.246     0.098    cpu_inst/cpu_6502/clear
    SLICE_X44Y34         FDCE                                         f  cpu_inst/cpu_6502/NMIAct_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.830    -0.875    cpu_inst/cpu_6502/CLK
    SLICE_X44Y34         FDCE                                         r  cpu_inst/cpu_6502/NMIAct_reg/C
                         clock pessimism              0.254    -0.621    
    SLICE_X44Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.713    cpu_inst/cpu_6502/NMIAct_reg
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.186ns (25.202%)  route 0.552ns (74.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.251     0.104    cpu_inst/cpu_6502/clear
    SLICE_X47Y34         FDCE                                         f  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.830    -0.875    cpu_inst/cpu_6502/CLK
    SLICE_X47Y34         FDCE                                         r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]/C
                         clock pessimism              0.254    -0.621    
    SLICE_X47Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.713    cpu_inst/cpu_6502/Set_Addr_To_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[6]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.099%)  route 0.656ns (77.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.355     0.207    cpu_inst/cpu_6502/clear
    SLICE_X43Y32         FDCE                                         f  cpu_inst/cpu_6502/BusB_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.827    -0.878    cpu_inst/cpu_6502/CLK
    SLICE_X43Y32         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[6]/C
                         clock pessimism              0.274    -0.604    
    SLICE_X43Y32         FDCE (Remov_fdce_C_CLR)     -0.092    -0.696    cpu_inst/cpu_6502/BusB_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[1]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.367%)  route 0.774ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.474     0.326    cpu_inst/cpu_6502/clear
    SLICE_X46Y35         FDCE                                         f  cpu_inst/cpu_6502/MCycle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X46Y35         FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[1]/C
                         clock pessimism              0.254    -0.620    
    SLICE_X46Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.687    cpu_inst/cpu_6502/MCycle_reg[1]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[2]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.367%)  route 0.774ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.474     0.326    cpu_inst/cpu_6502/clear
    SLICE_X46Y35         FDCE                                         f  cpu_inst/cpu_6502/MCycle_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X46Y35         FDCE                                         r  cpu_inst/cpu_6502/MCycle_reg[2]/C
                         clock pessimism              0.254    -0.620    
    SLICE_X46Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.687    cpu_inst/cpu_6502/MCycle_reg[2]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.367%)  route 0.774ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.474     0.326    cpu_inst/cpu_6502/clear
    SLICE_X47Y35         FDCE                                         f  cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X47Y35         FDCE                                         r  cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]/C
                         clock pessimism              0.254    -0.620    
    SLICE_X47Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.712    cpu_inst/cpu_6502/Set_Addr_To_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.041ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/MCycle_reg[0]/PRE
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.186ns (19.367%)  route 0.774ns (80.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.474     0.326    cpu_inst/cpu_6502/clear
    SLICE_X47Y35         FDPE                                         f  cpu_inst/cpu_6502/MCycle_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X47Y35         FDPE                                         r  cpu_inst/cpu_6502/MCycle_reg[0]/C
                         clock pessimism              0.254    -0.620    
    SLICE_X47Y35         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.715    cpu_inst/cpu_6502/MCycle_reg[0]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/PC_reg[14]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.840%)  route 0.919ns (83.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.618     0.470    cpu_inst/cpu_6502/clear
    SLICE_X42Y35         FDCE                                         f  cpu_inst/cpu_6502/PC_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.830    -0.875    cpu_inst/cpu_6502/CLK
    SLICE_X42Y35         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[14]/C
                         clock pessimism              0.274    -0.601    
    SLICE_X42Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.668    cpu_inst/cpu_6502/PC_reg[14]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  1.139    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 cpu_inst/cpu_6502/Res_n_i_reg/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            cpu_inst/cpu_6502/BAH_reg[4]/CLR
                            (removal check against rising-edge clock master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (master_clk_clk_wiz_0_1 rise@0.000ns - master_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.186ns (16.159%)  route 0.965ns (83.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.563    -0.634    cpu_inst/cpu_6502/CLK
    SLICE_X44Y37         FDCE                                         r  cpu_inst/cpu_6502/Res_n_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  cpu_inst/cpu_6502/Res_n_i_reg/Q
                         net (fo=6, routed)           0.301    -0.192    cpu_inst/cpu_6502/Res_n_i_reg_0
    SLICE_X44Y33         LUT1 (Prop_lut1_I0_O)        0.045    -0.147 f  cpu_inst/cpu_6502/MCycle[2]_i_2/O
                         net (fo=115, routed)         0.664     0.517    cpu_inst/cpu_6502/clear
    SLICE_X42Y37         FDCE                                         f  cpu_inst/cpu_6502/BAH_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X42Y37         FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[4]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X42Y37         FDCE (Remov_fdce_C_CLR)     -0.067    -0.667    cpu_inst/cpu_6502/BAH_reg[4]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  1.184    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.150ns  (logic 1.494ns (35.987%)  route 2.657ns (64.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.657     4.150    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X8Y44          FDRE                                         r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.453     1.456    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X8Y44          FDRE                                         r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.053ns  (logic 1.438ns (35.481%)  route 2.615ns (64.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.615     4.053    controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X31Y36         FDRE                                         r  controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.443     1.446    controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y36         FDRE                                         r  controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.413ns  (logic 0.206ns (14.599%)  route 1.207ns (85.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.207     1.413    controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X31Y36         FDRE                                         r  controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.829     0.831    controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y36         FDRE                                         r  controller/mb_block_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.261ns (18.299%)  route 1.167ns (81.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.167     1.428    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X8Y44          FDRE                                         r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.838     0.840    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X8Y44          FDRE                                         r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.630     1.632    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y15          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.976 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     2.976    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X6Y15          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.514     1.517    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y15          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.630     1.632    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y15          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     2.975 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     2.975    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X6Y15          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.514     1.517    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y15          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.635     1.637    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.973 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     2.973    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X2Y14          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.517     1.520    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y14          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.623     1.625    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y21          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.969 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     2.969    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.508     1.511    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.630     1.632    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y15          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.968 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     2.968    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X6Y15          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.514     1.517    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y15          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.623     1.625    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y21          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     2.968 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     2.968    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.508     1.511    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.623     1.625    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y21          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.961 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     2.961    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.508     1.511    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.620     1.622    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X6Y22          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.958 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     2.958    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X6Y22          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.506     1.509    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y22          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 1.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.635     1.637    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.951 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     2.951    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X2Y14          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.517     1.520    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y14          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 1.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.630     1.632    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y15          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.949 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     2.949    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X6Y15          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.514     1.517    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y15          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.843%)  route 0.136ns (49.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.583     0.585    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X4Y26          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.136     0.862    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X4Y26          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.851     0.853    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X4Y26          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.596     0.598    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X2Y9           FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.762 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.121     0.883    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y9           FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.867     0.869    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y9           FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.596     0.598    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X3Y9           FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.739 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.155     0.893    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X4Y9           FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.865     0.867    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X4Y9           FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.587     0.589    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X4Y30          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     0.730 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.184     0.913    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X4Y30          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.856     0.858    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X4Y30          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.770%)  route 0.195ns (51.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.563     0.565    controller/mb_block_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X49Y16         FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.195     0.901    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.946 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.946    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X49Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.831     0.833    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X49Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.585     0.587    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y21          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.973 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.973    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.854     0.856    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.585     0.587    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X6Y22          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.973 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     0.973    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X6Y22          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.853     0.855    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y22          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.585     0.587    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y21          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.975 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     0.975    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.854     0.856    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.585     0.587    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y21          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.977 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     0.977    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.854     0.856    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y21          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.585     0.587    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X6Y22          RAMD32                                       r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.977 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     0.977    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X6Y22          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.853     0.855    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y22          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 3.257ns (67.147%)  route 1.594ns (32.853%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X42Y12         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.869 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.567     5.436    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.296 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.410    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.703 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.456     7.159    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.373     7.532 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.571     8.102    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X45Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.448     1.451    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X45Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.847ns  (logic 3.381ns (69.748%)  route 1.466ns (30.252%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X42Y12         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.869 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.567     5.436    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.296 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.410    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.703 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.456     7.159    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.373     7.532 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.444     7.975    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.124     8.099 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.099    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X47Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.448     1.451    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X47Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.847ns  (logic 3.257ns (67.191%)  route 1.590ns (32.809%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X42Y12         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.869 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.567     5.436    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.296 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.410    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.703 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.456     7.159    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.373     7.532 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.567     8.099    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X45Y12         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.447     1.450    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X45Y12         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.451ns  (logic 2.884ns (83.562%)  route 0.567ns (16.438%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X42Y12         SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.869 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.567     5.436    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X44Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.296 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.296    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.410 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.410    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.703 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.703    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X44Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.446     1.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.872ns  (logic 0.664ns (23.120%)  route 2.208ns (76.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X10Y7          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.518     3.776 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           1.111     4.887    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X10Y7          LUT5 (Prop_lut5_I1_O)        0.146     5.033 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           1.097     6.130    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Y[0]
    SLICE_X38Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.447     1.450    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Clk
    SLICE_X38Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.854ns  (logic 0.744ns (26.069%)  route 2.110ns (73.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y7          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.419     3.677 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           1.471     5.148    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X37Y9          LUT5 (Prop_lut5_I1_O)        0.325     5.473 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.639     6.112    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Y[0]
    SLICE_X34Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.446     1.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Clk
    SLICE_X34Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.732ns  (logic 0.608ns (22.257%)  route 2.124ns (77.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    3.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.568     3.258    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y7          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.456     3.714 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           1.504     5.217    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X37Y9          LUT5 (Prop_lut5_I1_O)        0.152     5.369 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.620     5.989    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Y[0]
    SLICE_X34Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.446     1.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Clk
    SLICE_X34Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.633ns  (logic 0.715ns (27.152%)  route 1.918ns (72.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.569     3.259    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.419     3.678 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           1.027     4.704    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X35Y8          LUT6 (Prop_lut6_I3_O)        0.296     5.000 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.892     5.892    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Y[0]
    SLICE_X34Y7          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.446     1.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Clk
    SLICE_X34Y7          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.627ns  (logic 0.608ns (23.148%)  route 2.019ns (76.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.569     3.259    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y6          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.456     3.715 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           1.552     5.267    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X40Y8          LUT5 (Prop_lut5_I1_O)        0.152     5.419 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.466     5.885    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X42Y9          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.448     1.451    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X42Y9          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.556ns  (logic 0.606ns (23.708%)  route 1.950ns (76.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.569     3.259    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y5          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y5          FDRE (Prop_fdre_C_Q)         0.456     3.715 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/Q
                         net (fo=2, routed)           1.331     5.045    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y8          LUT5 (Prop_lut5_I1_O)        0.150     5.195 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.619     5.815    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Y[0]
    SLICE_X30Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.447     1.450    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Clk
    SLICE_X30Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[15].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.856%)  route 0.166ns (54.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.184    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X47Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.141     1.325 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.166     1.491    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X46Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.834     0.836    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X46Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.570%)  route 0.188ns (59.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.180    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.128     1.308 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.188     1.495    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X49Y19         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.828     0.830    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y19         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.128ns (26.285%)  route 0.359ns (73.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.184    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y15         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.128     1.312 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.359     1.671    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X46Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.834     0.836    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.070%)  route 0.376ns (66.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.184    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y9          FDRE (Prop_fdre_C_Q)         0.141     1.325 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/Q
                         net (fo=2, routed)           0.206     1.531    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X40Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.576 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.171     1.746    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Y[0]
    SLICE_X38Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.833     0.835    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Clk
    SLICE_X38Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.186ns (28.761%)  route 0.461ns (71.239%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.184    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.325 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.294     1.619    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.664 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.167     1.831    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Y[0]
    SLICE_X30Y6          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.834     0.836    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Clk
    SLICE_X30Y6          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.488%)  route 0.467ns (71.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.183    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.305     1.629    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.674 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.162     1.836    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X34Y6          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.833     0.835    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X34Y6          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.139%)  route 0.475ns (71.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.183    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.248     1.572    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X31Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.617 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.227     1.844    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Y[0]
    SLICE_X38Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.833     0.835    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Clk
    SLICE_X38Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.864%)  route 0.506ns (73.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.184    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X37Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.325 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.327     1.652    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X37Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.697 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.180     1.876    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X34Y7          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.832     0.834    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X34Y7          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.184ns (26.418%)  route 0.512ns (73.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    1.187ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.565     1.187    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y7          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y7          FDRE (Prop_fdre_C_Q)         0.141     1.328 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           0.454     1.781    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y8          LUT5 (Prop_lut5_I1_O)        0.043     1.824 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.059     1.883    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X34Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.832     0.834    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X34Y8          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.211%)  route 0.524ns (73.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.566     1.188    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y6          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141     1.329 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.190     1.519    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X13Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.564 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.333     1.897    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X34Y6          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.833     0.835    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X34Y6          SRL16E                                       r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.316ns  (logic 0.456ns (34.659%)  route 0.860ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        -1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.564     3.254    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.456     3.710 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.860     4.569    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X51Y25         FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.438     1.441    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y25         FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.660ns  (logic 1.816ns (49.620%)  route 1.844ns (50.380%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     3.708 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.818     4.525    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.105 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.105    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.219 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.219    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.512 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.456     5.968    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.373     6.341 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.571     6.911    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X45Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.448     1.451    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X45Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.657ns  (logic 1.940ns (53.053%)  route 1.717ns (46.947%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     3.708 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.818     4.525    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.105 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.105    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.219 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.219    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.512 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.456     5.968    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.373     6.341 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.444     6.784    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X47Y11         LUT2 (Prop_lut2_I1_O)        0.124     6.908 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     6.908    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X47Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.448     1.451    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X47Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.657ns  (logic 1.816ns (49.664%)  route 1.841ns (50.336%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     3.708 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.818     4.525    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.105 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.105    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.219 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.219    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.512 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.456     5.968    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X45Y13         LUT6 (Prop_lut6_I2_O)        0.373     6.341 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.567     6.908    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X45Y12         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.447     1.450    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X45Y12         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.752ns  (logic 0.828ns (30.092%)  route 1.924ns (69.908%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     3.708 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           1.078     4.786    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X37Y11         LUT6 (Prop_lut6_I0_O)        0.124     4.910 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.149     5.059    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X37Y11         LUT5 (Prop_lut5_I1_O)        0.124     5.183 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.696     5.879    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.003 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.003    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X45Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.444     1.447    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.261ns  (logic 1.443ns (63.833%)  route 0.818ns (36.167%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     3.708 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.818     4.525    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.105 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.105    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.219 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.219    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.512 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.512    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X44Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.446     1.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.197ns  (logic 0.580ns (26.399%)  route 1.617ns (73.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     3.708 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.146     4.853    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X46Y11         LUT5 (Prop_lut5_I2_O)        0.124     4.977 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.471     5.449    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X45Y12         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.447     1.450    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X45Y12         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.079ns  (logic 0.580ns (27.903%)  route 1.499ns (72.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     3.708 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.775     4.482    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X46Y11         LUT5 (Prop_lut5_I2_O)        0.124     4.606 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.724     5.330    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X45Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.448     1.451    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X45Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.928ns  (logic 0.573ns (29.720%)  route 1.355ns (70.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.562     3.252    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.456     3.708 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.775     4.482    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X46Y11         LUT4 (Prop_lut4_I2_O)        0.117     4.599 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.580     5.180    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X47Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.448     1.451    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X47Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.668ns  (logic 0.580ns (34.770%)  route 1.088ns (65.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.689 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563     3.253    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     3.709 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           1.088     4.797    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X44Y9          LUT4 (Prop_lut4_I0_O)        0.124     4.921 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.921    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X44Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.449     1.452    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.421%)  route 0.393ns (73.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.393     1.715    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X51Y25         FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.823     0.825    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X51Y25         FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.119     1.442    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X44Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.835     0.837    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X44Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.796%)  route 0.160ns (53.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.181    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDCE (Prop_fdce_C_Q)         0.141     1.322 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.160     1.482    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X46Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.834     0.836    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X46Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.181    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.170     1.492    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X37Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.829     0.831    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X37Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.892%)  route 0.173ns (55.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.173     1.496    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X43Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.833     0.835    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X43Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.350%)  route 0.149ns (47.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.183    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDCE (Prop_fdce_C_Q)         0.164     1.347 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.149     1.496    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X45Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.834     0.836    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X45Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.330%)  route 0.200ns (58.670%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.182    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDCE (Prop_fdce_C_Q)         0.141     1.323 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.200     1.523    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X43Y8          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.834     0.836    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X43Y8          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.180    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y15         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDCE (Prop_fdce_C_Q)         0.141     1.321 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.232     1.553    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X44Y15         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.830     0.832    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X44Y15         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.209ns (47.766%)  route 0.229ns (52.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X50Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.229     1.574    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X49Y16         LUT2 (Prop_lut2_I1_O)        0.045     1.619 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.619    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X49Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.831     0.833    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X49Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.626%)  route 0.384ns (67.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.181    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.141     1.322 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.384     1.706    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X44Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.751 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.751    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X44Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.835     0.837    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.440ns  (logic 0.478ns (10.765%)  route 3.962ns (89.235%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.899     2.899    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.152     3.051 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.063     4.114    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.326     4.440 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.440    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.195ns  (logic 0.602ns (14.350%)  route 3.593ns (85.650%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.172     2.172    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X51Y10         LUT4 (Prop_lut4_I0_O)        0.124     2.296 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.970     3.266    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I0_O)        0.150     3.416 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.451     3.867    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X51Y13         LUT6 (Prop_lut6_I4_O)        0.328     4.195 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     4.195    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X51Y13         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447     2.903    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y13         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.100ns  (logic 0.478ns (11.659%)  route 3.622ns (88.341%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.899     2.899    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y12         LUT2 (Prop_lut2_I1_O)        0.152     3.051 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.723     3.774    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.326     4.100 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     4.100    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.725ns  (logic 0.276ns (7.410%)  route 3.449ns (92.590%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.174     2.174    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.298 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.275     3.573    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X48Y19         LUT5 (Prop_lut5_I3_O)        0.152     3.725 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     3.725    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.896    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 0.149ns (4.006%)  route 3.571ns (95.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.296     1.296    controller/mb_block_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X31Y20         LUT1 (Prop_lut1_I0_O)        0.149     1.445 r  controller/mb_block_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           2.274     3.720    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Ext_JTAG_TDI
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.697ns  (logic 0.248ns (6.709%)  route 3.449ns (93.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.174     2.174    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.298 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.275     3.573    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X48Y19         LUT4 (Prop_lut4_I2_O)        0.124     3.697 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.697    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.896    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.663ns  (logic 0.248ns (6.770%)  route 3.415ns (93.230%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.174     2.174    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_4
    SLICE_X52Y14         LUT6 (Prop_lut6_I5_O)        0.124     2.298 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.241     3.539    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X48Y19         LUT6 (Prop_lut6_I4_O)        0.124     3.663 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.663    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.896    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.611ns  (logic 0.124ns (3.434%)  route 3.487ns (96.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.715     2.715    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.839 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.772     3.611    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.906    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.611ns  (logic 0.124ns (3.434%)  route 3.487ns (96.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.715     2.715    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.839 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.772     3.611    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.906    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.611ns  (logic 0.124ns (3.434%)  route 3.487ns (96.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          2.715     2.715    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X51Y13         LUT3 (Prop_lut3_I1_O)        0.124     2.839 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.772     3.611    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.906    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.000ns (0.000%)  route 0.367ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.367     0.367    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X32Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.824     1.549    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.000ns (0.000%)  route 0.394ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.394     0.394    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.000ns (0.000%)  route 0.394ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.394     0.394    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.000ns (0.000%)  route 0.394ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.394     0.394    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.000ns (0.000%)  route 0.394ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.394     0.394    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.534     0.534    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.534     0.534    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.534     0.534    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.534     0.534    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.000ns (0.000%)  route 0.534ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.534     0.534    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.121ns  (logic 1.767ns (56.625%)  route 1.354ns (43.375%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.555     1.557    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X35Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.419     1.976 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[0].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=19, routed)          1.354     3.330    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[29]
    SLICE_X32Y14         LUT6 (Prop_lut6_I1_O)        0.299     3.629 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     3.629    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X32Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.179 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.179    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.293 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.293    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.407 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.407    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.678 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     4.678    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X32Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.893    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.859ns  (logic 0.456ns (15.952%)  route 2.403ns (84.048%))
  Logic Levels:           0  
  Clock Path Skew:        1.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.566     1.568    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X47Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          2.403     4.427    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X50Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X50Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.014ns  (logic 0.580ns (28.800%)  route 1.434ns (71.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.566     1.568    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X45Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/Q
                         net (fo=63, routed)          1.434     3.458    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_11
    SLICE_X44Y20         LUT5 (Prop_lut5_I2_O)        0.124     3.582 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.582    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X44Y20         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.893    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y20         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.569ns  (logic 0.456ns (29.061%)  route 1.113ns (70.939%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.562     1.564    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           1.113     3.134    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[18]
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.895    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.532ns  (logic 0.456ns (29.768%)  route 1.076ns (70.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.565     1.567    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           1.076     3.099    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[22]
    SLICE_X40Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[22]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.456ns (32.397%)  route 0.952ns (67.603%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.565     1.567    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[24]/Q
                         net (fo=1, routed)           0.952     2.975    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[24]
    SLICE_X40Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.898    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[24]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.456ns (33.668%)  route 0.898ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.562     1.564    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.898     2.919    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X45Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.443     2.899    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.305ns  (logic 0.456ns (34.954%)  route 0.849ns (65.046%))
  Logic Levels:           0  
  Clock Path Skew:        1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.557     1.559    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X40Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     2.015 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1_reg/Q
                         net (fo=1, routed)           0.849     2.864    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_1
    SLICE_X48Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.897    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[20]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.730%)  route 0.820ns (64.270%))
  Logic Levels:           0  
  Clock Path Skew:        1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.559     1.561    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.820     2.838    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.439     2.895    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.273ns  (logic 0.456ns (35.821%)  route 0.817ns (64.179%))
  Logic Levels:           0  
  Clock Path Skew:        1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.558     1.560    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[5]/Q
                         net (fo=1, routed)           0.817     2.833    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[5]
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.896    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.560     0.562    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X49Y19         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.110     0.813    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X48Y19         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.561     0.563    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.113     0.817    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X46Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.559     0.561    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.117     0.818    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.826     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.561     0.563    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X39Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[13]/Q
                         net (fo=1, routed)           0.118     0.822    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[13]
    SLICE_X43Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.828     1.553    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.559     0.561    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.159     0.861    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X46Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.005%)  route 0.159ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.559     0.561    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y17         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.159     0.861    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[30]
    SLICE_X46Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.559     0.561    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.160     0.862    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X46Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.550    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X46Y18         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.035%)  route 0.159ns (52.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.561     0.563    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X41Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.159     0.862    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[31]
    SLICE_X45Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.554    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.441%)  route 0.163ns (53.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.561     0.563    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X41Y15         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.163     0.866    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[12]
    SLICE_X44Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.552    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.328%)  route 0.163ns (53.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.561     0.563    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.163     0.867    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[25]
    SLICE_X45Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.554    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y14         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.811ns  (logic 1.850ns (23.684%)  route 5.961ns (76.316%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.968    23.372    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X48Y16         LUT5 (Prop_lut5_I4_O)        0.152    23.524 r  controller/mb_block_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.597    24.121    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.326    24.447 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.430    24.877    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.001 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.190    26.191    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.150    26.341 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           1.063    27.404    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.326    27.730 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.730    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.471ns  (logic 1.850ns (24.763%)  route 5.621ns (75.237%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.968    23.372    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X48Y16         LUT5 (Prop_lut5_I4_O)        0.152    23.524 r  controller/mb_block_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.597    24.121    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.326    24.447 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.430    24.877    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.001 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.190    26.191    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X51Y12         LUT2 (Prop_lut2_I0_O)        0.150    26.341 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.723    27.064    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.326    27.390 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.390    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.473ns  (logic 1.498ns (23.143%)  route 4.975ns (76.857%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.968    23.372    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X48Y16         LUT5 (Prop_lut5_I4_O)        0.152    23.524 f  controller/mb_block_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.597    24.121    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.326    24.447 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.430    24.877    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I1_O)        0.124    25.001 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.267    26.268    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X51Y13         LUT6 (Prop_lut6_I0_O)        0.124    26.392 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.392    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X51Y13         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.447     2.903    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y13         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 0.896ns (18.896%)  route 3.846ns (81.104%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.189    21.633    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    21.757 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.069    22.825    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    22.949 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.815    23.765    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X51Y13         LUT3 (Prop_lut3_I2_O)        0.124    23.889 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.772    24.661    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.906    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 0.896ns (18.896%)  route 3.846ns (81.104%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.189    21.633    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    21.757 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.069    22.825    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    22.949 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.815    23.765    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X51Y13         LUT3 (Prop_lut3_I2_O)        0.124    23.889 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.772    24.661    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.906    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 0.896ns (18.896%)  route 3.846ns (81.104%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           1.189    21.633    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[3]
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.124    21.757 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_INST_0_i_4/O
                         net (fo=7, routed)           1.069    22.825    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_1
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    22.949 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_3/O
                         net (fo=2, routed)           0.815    23.765    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_data_overrun1__0
    SLICE_X51Y13         LUT3 (Prop_lut3_I2_O)        0.124    23.889 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.772    24.661    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.450     2.906    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X51Y10         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.124ns (23.846%)  route 3.590ns (76.154%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.166    21.609    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.733 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.681    22.415    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.148    22.563 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.198    23.761    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.328    24.089 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.544    24.633    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X49Y11         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y11         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.124ns (23.846%)  route 3.590ns (76.154%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.166    21.609    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.733 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.681    22.415    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.148    22.563 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.198    23.761    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.328    24.089 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.544    24.633    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X49Y11         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y11         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.714ns  (logic 1.124ns (23.846%)  route 3.590ns (76.154%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           1.166    21.609    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[1]
    SLICE_X52Y15         LUT6 (Prop_lut6_I4_O)        0.124    21.733 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.681    22.415    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X50Y14         LUT4 (Prop_lut4_I3_O)        0.148    22.563 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          1.198    23.761    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.328    24.089 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.544    24.633    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X49Y11         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.448     2.904    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y11         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.695ns  (logic 1.254ns (26.707%)  route 3.441ns (73.293%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.253ns = ( 19.919 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.356 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.563    19.919    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y16         FDRE (Prop_fdre_C_Q)         0.524    20.443 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=12, routed)          0.868    21.311    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X53Y16         LUT3 (Prop_lut3_I2_O)        0.124    21.435 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845    22.280    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    22.404 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.887    23.291    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.150    23.441 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.841    24.282    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X48Y16         LUT5 (Prop_lut5_I4_O)        0.332    24.614 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    24.614    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X48Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.444     2.900    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X48Y16         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.386%)  route 0.207ns (52.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594     0.594    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.620 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y14         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.207     1.529    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X49Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.574 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.574    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.557    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.191ns (54.017%)  route 0.163ns (45.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.163    18.157    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X54Y14         LUT5 (Prop_lut5_I0_O)        0.045    18.202 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.202    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X54Y14         FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.557    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y14         FDPE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.191ns (41.114%)  route 0.274ns (58.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.158    18.152    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.045    18.197 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.116    18.313    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.557    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.191ns (41.114%)  route 0.274ns (58.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.158    18.152    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.045    18.197 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.116    18.313    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.557    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.191ns (41.114%)  route 0.274ns (58.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.158    18.152    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.045    18.197 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.116    18.313    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.557    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.191ns (41.114%)  route 0.274ns (58.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.158    18.152    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X55Y14         LUT6 (Prop_lut6_I0_O)        0.045    18.197 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.116    18.313    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.557    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.191ns (38.036%)  route 0.311ns (61.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.182    18.177    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.045    18.222 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.129    18.350    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.191ns (38.036%)  route 0.311ns (61.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.182    18.177    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.045    18.222 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.129    18.350    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.191ns (38.036%)  route 0.311ns (61.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.182    18.177    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.045    18.222 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.129    18.350    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.191ns (38.036%)  route 0.311ns (61.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.182ns = ( 17.848 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.594    17.261    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.287 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562    17.848    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDCE (Prop_fdce_C_Q)         0.146    17.994 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.182    18.177    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[3]
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.045    18.222 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.129    18.350    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.696     0.696    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.725 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.829     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.124ns (4.606%)  route 2.568ns (95.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.822     1.822    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.946 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.747     2.692    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445    19.567    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.124ns (4.606%)  route 2.568ns (95.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.822     1.822    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.946 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.747     2.692    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445    19.567    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.124ns (4.606%)  route 2.568ns (95.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.822     1.822    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.946 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.747     2.692    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445    19.567    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.124ns (4.606%)  route 2.568ns (95.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.822     1.822    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.946 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.747     2.692    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445    19.567    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.124ns (4.606%)  route 2.568ns (95.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.822     1.822    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.946 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.747     2.692    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445    19.567    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.124ns (4.606%)  route 2.568ns (95.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.822     1.822    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.946 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.747     2.692    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445    19.567    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 0.124ns (4.858%)  route 2.428ns (95.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.822     1.822    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.946 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.607     2.552    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    19.568    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 0.124ns (4.858%)  route 2.428ns (95.142%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.822     1.822    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X55Y15         LUT5 (Prop_lut5_I0_O)        0.124     1.946 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.607     2.552    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    19.568    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X54Y15         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.489ns  (logic 0.124ns (4.981%)  route 2.365ns (95.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.548     1.548    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.818     2.489    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X55Y15         FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    19.568    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.489ns  (logic 0.124ns (4.981%)  route 2.365ns (95.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.548     1.548    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.124     1.672 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.818     2.489    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X55Y15         FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    18.031    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.122 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446    19.568    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X55Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.248%)  route 0.812ns (94.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.701     0.701    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     0.857    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.248%)  route 0.812ns (94.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.701     0.701    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     0.857    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.248%)  route 0.812ns (94.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.701     0.701    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     0.857    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.248%)  route 0.812ns (94.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.701     0.701    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     0.857    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.248%)  route 0.812ns (94.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.701     0.701    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     0.857    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.248%)  route 0.812ns (94.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.701     0.701    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     0.857    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.248%)  route 0.812ns (94.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.701     0.701    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     0.857    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.248%)  route 0.812ns (94.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.701     0.701    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.746 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.112     0.857    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.045ns (4.919%)  route 0.870ns (95.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.676     0.676    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.721 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.194     0.915    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X56Y15         FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.045ns (4.919%)  route 0.870ns (95.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           0.676     0.676    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X55Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.721 f  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.194     0.915    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X56Y15         FDCE                                         f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.537ns  (logic 0.642ns (25.303%)  route 1.895ns (74.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.567     1.569    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X46Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDRE (Prop_fdre_C_Q)         0.518     2.087 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           1.171     3.259    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X45Y13         LUT2 (Prop_lut2_I1_O)        0.124     3.383 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.724     4.107    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X41Y10         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445     2.901    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.869ns  (logic 0.606ns (32.418%)  route 1.263ns (67.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.562     1.564    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y15         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     2.020 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.649     2.669    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X44Y15         LUT2 (Prop_lut2_I1_O)        0.150     2.819 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.615     3.434    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X45Y15         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.898    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y15         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.148ns  (logic 0.456ns (39.709%)  route 0.692ns (60.291%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.567     1.569    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.692     2.718    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X46Y9          FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.902    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.986ns  (logic 0.456ns (46.268%)  route 0.530ns (53.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.567     1.569    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.456     2.025 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.530     2.555    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X43Y9          FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445     2.901    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.962ns  (logic 0.456ns (47.408%)  route 0.506ns (52.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.566     1.568    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.506     2.530    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X44Y10         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.902    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.962ns  (logic 0.456ns (47.408%)  route 0.506ns (52.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.566     1.568    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.506     2.530    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X44Y10         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.902    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.220%)  route 0.178ns (55.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.563     0.565    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.178     0.883    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X44Y10         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.555    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.220%)  route 0.178ns (55.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.563     0.565    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X43Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     0.706 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.178     0.883    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X44Y10         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.555    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.272%)  route 0.193ns (57.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.555ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.565     0.567    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.193     0.900    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X43Y9          FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.555    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.028%)  route 0.250ns (63.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.565     0.567    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y9          FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDRE (Prop_fdre_C_Q)         0.141     0.708 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.250     0.958    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X46Y9          FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.556    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.184ns (30.733%)  route 0.415ns (69.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.562     0.564    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X44Y15         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.197     0.902    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X44Y15         LUT2 (Prop_lut2_I0_O)        0.043     0.945 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.218     1.162    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X45Y15         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.551    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X45Y15         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.844%)  route 0.417ns (69.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.562     0.564    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X45Y13         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.141     0.705 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.163     0.868    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X45Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.913 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.254     1.167    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X41Y10         FDCE                                         f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 0.857ns (16.886%)  route 4.218ns (83.114%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153     6.753 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.578     8.331    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.898    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 0.857ns (16.886%)  route 4.218ns (83.114%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153     6.753 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.578     8.331    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.898    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.075ns  (logic 0.857ns (16.886%)  route 4.218ns (83.114%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153     6.753 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.578     8.331    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.442     2.898    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 0.857ns (17.949%)  route 3.918ns (82.051%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153     6.753 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.277     8.030    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.443     2.899    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.775ns  (logic 0.857ns (17.949%)  route 3.918ns (82.051%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153     6.753 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.277     8.030    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.443     2.899    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.610ns  (logic 0.857ns (18.589%)  route 3.753ns (81.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153     6.753 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.113     7.866    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X41Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445     2.901    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 0.857ns (19.253%)  route 3.594ns (80.747%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153     6.753 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.954     7.707    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X43Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.445     2.901    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X43Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.289ns  (logic 0.857ns (19.981%)  route 3.432ns (80.019%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.153     6.753 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.792     7.545    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X46Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.902    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X46Y9          FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.599%)  route 3.397ns (80.401%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.757     7.480    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.902    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 0.828ns (19.599%)  route 3.397ns (80.401%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns
    Source Clock Delay      (SCD):    3.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.566     3.256    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X49Y12         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.456     3.712 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.904     4.615    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.124     4.739 f  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.585    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124     5.709 f  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.891     6.600    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X48Y15         LUT5 (Prop_lut5_I4_O)        0.124     6.724 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.757     7.480    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364     1.364    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.455 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.446     2.902    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X44Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.183    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X39Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.111     1.435    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X37Y11         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.118     1.441    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.987%)  route 0.130ns (48.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.183ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.183    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X40Y10         FDRE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.141     1.324 r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.130     1.454    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X41Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X41Y10         FDCE                                         r  controller/mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.186    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.164     1.350 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.112     1.462    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X56Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.465    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.186    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.164     1.350 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.123     1.473    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X56Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.186ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.564     1.186    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X56Y14         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.164     1.350 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.123     1.473    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X56Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.554    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X56Y15         FDCE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.548%)  route 0.131ns (44.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.131     1.477    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.548%)  route 0.131ns (44.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X54Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y17         FDRE (Prop_fdre_C_Q)         0.164     1.346 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.131     1.477    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.280%)  route 0.157ns (52.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.553ns
    Source Clock Delay      (SCD):    1.182ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.596     0.596    controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.622 r  controller/mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.182    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X55Y17         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.323 r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.157     1.480    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.694     0.694    controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.723 r  controller/mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.830     1.553    controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X55Y16         FDRE                                         r  controller/mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[7]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/controller_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.827ns  (logic 0.670ns (36.665%)  route 1.157ns (63.335%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[7]_P/C
    SLICE_X42Y40         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  controller/gamepad2/Q_reg[7]_P/Q
                         net (fo=1, routed)           0.665     1.183    cpu_inst/cpu_6502/controller_out_reg[0]
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.152     1.335 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_1/O
                         net (fo=1, routed)           0.492     1.827    controller/BusB[0]_i_2
    SLICE_X45Y40         LDCE                                         r  controller/controller_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.131ns  (logic 0.518ns (45.800%)  route 0.613ns (54.200%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[4]_P/C
    SLICE_X42Y40         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  controller/gamepad2/Q_reg[4]_P/Q
                         net (fo=1, routed)           0.613     1.131    controller/gamepad2/Q_reg[4]_P_n_0
    SLICE_X42Y40         FDPE                                         r  controller/gamepad2/Q_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[6]_P/C
    SLICE_X42Y40         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  controller/gamepad2/Q_reg[6]_P/Q
                         net (fo=1, routed)           0.610     1.128    controller/gamepad2/Q_reg[6]_P_n_0
    SLICE_X42Y40         FDPE                                         r  controller/gamepad2/Q_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.078ns  (logic 0.456ns (42.300%)  route 0.622ns (57.700%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[2]_P/C
    SLICE_X43Y40         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad2/Q_reg[2]_P/Q
                         net (fo=1, routed)           0.622     1.078    controller/gamepad2/Q_reg[2]_P_n_0
    SLICE_X43Y40         FDPE                                         r  controller/gamepad2/Q_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[1]_P/C
    SLICE_X43Y40         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad2/Q_reg[1]_P/Q
                         net (fo=1, routed)           0.605     1.061    controller/gamepad2/Q_reg[1]_P_n_0
    SLICE_X43Y40         FDPE                                         r  controller/gamepad2/Q_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.054ns  (logic 0.456ns (43.274%)  route 0.598ns (56.726%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[0]_P/C
    SLICE_X43Y40         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad2/Q_reg[0]_P/Q
                         net (fo=1, routed)           0.598     1.054    controller/gamepad2/Q_reg[0]_P_n_0
    SLICE_X43Y40         FDPE                                         r  controller/gamepad2/Q_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.053ns  (logic 0.456ns (43.293%)  route 0.597ns (56.707%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[0]_P/C
    SLICE_X44Y40         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad1/Q_reg[0]_P/Q
                         net (fo=1, routed)           0.597     1.053    controller/gamepad1/Q_reg[0]_P_n_0
    SLICE_X44Y40         FDPE                                         r  controller/gamepad1/Q_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.039ns  (logic 0.456ns (43.878%)  route 0.583ns (56.122%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[1]_P/C
    SLICE_X44Y40         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  controller/gamepad1/Q_reg[1]_P/Q
                         net (fo=1, routed)           0.583     1.039    controller/gamepad1/Q_reg[1]_P_n_0
    SLICE_X44Y40         FDPE                                         r  controller/gamepad1/Q_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[5]_P/C
    SLICE_X42Y40         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  controller/gamepad2/Q_reg[5]_P/Q
                         net (fo=1, routed)           0.519     1.037    controller/gamepad2/Q_reg[5]_P_n_0
    SLICE_X42Y40         FDPE                                         r  controller/gamepad2/Q_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.923ns  (logic 0.419ns (45.382%)  route 0.504ns (54.618%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[6]_P/C
    SLICE_X44Y40         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  controller/gamepad1/Q_reg[6]_P/Q
                         net (fo=1, routed)           0.504     0.923    controller/gamepad1/Q_reg[6]_P_n_0
    SLICE_X44Y40         FDPE                                         r  controller/gamepad1/Q_reg[7]_P/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[4]_P/C
    SLICE_X44Y40         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  controller/gamepad1/Q_reg[4]_P/Q
                         net (fo=1, routed)           0.119     0.247    controller/gamepad1/Q_reg[4]_P_n_0
    SLICE_X44Y40         FDPE                                         r  controller/gamepad1/Q_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[5]_P/C
    SLICE_X44Y40         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  controller/gamepad1/Q_reg[5]_P/Q
                         net (fo=1, routed)           0.124     0.252    controller/gamepad1/Q_reg[5]_P_n_0
    SLICE_X44Y40         FDPE                                         r  controller/gamepad1/Q_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[3]_P/C
    SLICE_X43Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad2/Q_reg[3]_P/Q
                         net (fo=1, routed)           0.112     0.253    controller/gamepad2/Q_reg[3]_P_n_0
    SLICE_X42Y40         FDPE                                         r  controller/gamepad2/Q_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[3]_P/C
    SLICE_X44Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad1/Q_reg[3]_P/Q
                         net (fo=1, routed)           0.121     0.262    controller/gamepad1/Q_reg[3]_P_n_0
    SLICE_X44Y40         FDPE                                         r  controller/gamepad1/Q_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.488%)  route 0.123ns (46.512%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[2]_P/C
    SLICE_X44Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad1/Q_reg[2]_P/Q
                         net (fo=1, routed)           0.123     0.264    controller/gamepad1/Q_reg[2]_P_n_0
    SLICE_X44Y40         FDPE                                         r  controller/gamepad1/Q_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad1/Q_reg[6]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad1/Q_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.128ns (41.792%)  route 0.178ns (58.208%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDPE                         0.000     0.000 r  controller/gamepad1/Q_reg[6]_P/C
    SLICE_X44Y40         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  controller/gamepad1/Q_reg[6]_P/Q
                         net (fo=1, routed)           0.178     0.306    controller/gamepad1/Q_reg[6]_P_n_0
    SLICE_X44Y40         FDPE                                         r  controller/gamepad1/Q_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[5]_P/C
    SLICE_X42Y40         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  controller/gamepad2/Q_reg[5]_P/Q
                         net (fo=1, routed)           0.170     0.334    controller/gamepad2/Q_reg[5]_P_n_0
    SLICE_X42Y40         FDPE                                         r  controller/gamepad2/Q_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[1]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[0]_P/C
    SLICE_X43Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad2/Q_reg[0]_P/Q
                         net (fo=1, routed)           0.199     0.340    controller/gamepad2/Q_reg[0]_P_n_0
    SLICE_X43Y40         FDPE                                         r  controller/gamepad2/Q_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[1]_P/C
    SLICE_X43Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad2/Q_reg[1]_P/Q
                         net (fo=1, routed)           0.201     0.342    controller/gamepad2/Q_reg[1]_P_n_0
    SLICE_X43Y40         FDPE                                         r  controller/gamepad2/Q_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/gamepad2/Q_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            controller/gamepad2/Q_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.868%)  route 0.204ns (59.132%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDPE                         0.000     0.000 r  controller/gamepad2/Q_reg[2]_P/C
    SLICE_X43Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  controller/gamepad2/Q_reg[2]_P/Q
                         net (fo=1, routed)           0.204     0.345    controller/gamepad2/Q_reg[2]_P_n_0
    SLICE_X43Y40         FDPE                                         r  controller/gamepad2/Q_reg[3]_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_block_clk_wiz_1_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.989ns  (logic 4.001ns (50.080%)  route 3.988ns (49.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.563     1.565    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y33          FDSE                                         r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.456     2.021 r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.988     6.010    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     9.555 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     9.555    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_usb_rst_tri_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 3.962ns (54.422%)  route 3.318ns (45.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.563     1.565    controller/mb_block_i/gpio_usb_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y36         FDRE                                         r  controller/mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.456     2.021 r  controller/mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           3.318     5.340    gpio_usb_rst_tri_o_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.506     8.846 r  gpio_usb_rst_tri_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.846    gpio_usb_rst_tri_o
    V13                                                               r  gpio_usb_rst_tri_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.024ns (65.953%)  route 2.077ns (34.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.629     1.631    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X2Y18          FDSE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDSE (Prop_fdse_C_Q)         0.518     2.149 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           2.077     4.227    usb_spi_mosi_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.506     7.733 r  usb_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     7.733    usb_spi_mosi
    V15                                                               r  usb_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.024ns  (logic 3.948ns (65.537%)  route 2.076ns (34.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.632     1.634    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X3Y16          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.456     2.090 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.076     4.166    usb_spi_ss_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.492     7.658 r  usb_spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     7.658    usb_spi_ss
    T12                                                               r  usb_spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 3.978ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     1.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.809    -2.062 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.968    -0.094    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.679     1.681    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y10         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.472     2.153 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     2.154    usb_spi_sclk_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.506     5.660 r  usb_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.660    usb_spi_sclk
    V14                                                               r  usb_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 1.384ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.589     0.591    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y10         FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.177     0.768 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     0.769    usb_spi_sclk_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.207     1.976 r  usb_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.976    usb_spi_sclk
    V14                                                               r  usb_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.334ns (72.423%)  route 0.508ns (27.577%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.592     0.594    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X3Y16          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           0.508     1.243    usb_spi_ss_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.193     2.436 r  usb_spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     2.436    usb_spi_ss
    T12                                                               r  usb_spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.371ns (72.722%)  route 0.514ns (27.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.590     0.592    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X2Y18          FDSE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDSE (Prop_fdse_C_Q)         0.164     0.756 r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           0.514     1.270    usb_spi_mosi_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.207     2.477 r  usb_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     2.477    usb_spi_mosi
    V15                                                               r  usb_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_usb_rst_tri_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.348ns (53.176%)  route 1.187ns (46.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.561     0.563    controller/mb_block_i/gpio_usb_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y36         FDRE                                         r  controller/mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  controller/mb_block_i/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.187     1.891    gpio_usb_rst_tri_o_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.207     3.098 r  gpio_usb_rst_tri_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.098    gpio_usb_rst_tri_o
    V13                                                               r  gpio_usb_rst_tri_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.387ns (50.190%)  route 1.376ns (49.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.563     0.565    controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X9Y33          FDSE                                         r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDSE (Prop_fdse_C_Q)         0.141     0.706 r  controller/mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.376     2.082    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.246     3.328 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     3.328    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.889%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.490ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    N15                                               0.000    25.000 f  Clk (IN)
                         net (fo=0)                   0.000    25.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396    25.396 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.731 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.265    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    23.294 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    24.107    clk_inst/clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.374    22.733 f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    23.267    clk_inst/clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    23.296 f  clk_inst/clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.812    24.107    clk_inst/clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.490ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -1.567    clk_inst/clk_wiz_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_buf/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clock_buf/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clock_buf/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clock_buf/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clock_buf/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_buf/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_buf/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clock_buf/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_buf/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mb_block_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.809ns  (logic 0.096ns (2.521%)  route 3.713ns (97.479%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     5.000 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.746     6.746    controller/mb_block_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.809     2.938 f  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.968     4.906    controller/mb_block_i/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     5.002 f  controller/mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.744     6.746    controller/mb_block_i/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_block_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.310ns  (logic 0.026ns (1.985%)  route 1.284ns (98.015%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.629     0.629    controller/mb_block_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.310    -0.681 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.656    -0.024    controller/mb_block_i/clk_wiz_1/inst/clkfbout_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.627     0.629    controller/mb_block_i/clk_wiz_1/inst/clkfbout_buf_mb_block_clk_wiz_1_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_vga_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     2.731 f  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     3.265    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817     4.110    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375     2.735 f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.265    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_vga_clk_wiz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.294 f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.110    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_buf_vga_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_vga_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_vga_clk_wiz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkfbout_buf_vga_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  master_clk_clk_wiz_0_1
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.421ns  (logic 2.589ns (24.843%)  route 7.832ns (75.157%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          1.129     9.452    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.421ns  (logic 2.589ns (24.843%)  route 7.832ns (75.157%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          1.129     9.452    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.421ns  (logic 2.589ns (24.843%)  route 7.832ns (75.157%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          1.129     9.452    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.421ns  (logic 2.589ns (24.843%)  route 7.832ns (75.157%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          1.129     9.452    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.421ns  (logic 2.589ns (24.843%)  route 7.832ns (75.157%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          1.129     9.452    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.421ns  (logic 2.589ns (24.843%)  route 7.832ns (75.157%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          1.129     9.452    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[6]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.421ns  (logic 2.589ns (24.843%)  route 7.832ns (75.157%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          1.129     9.452    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[7]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.421ns  (logic 2.589ns (24.843%)  route 7.832ns (75.157%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          1.129     9.452    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 2.589ns (25.571%)  route 7.536ns (74.429%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.832     9.155    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X43Y40         FDPE                                         f  controller/gamepad2/Q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 2.589ns (25.571%)  route 7.536ns (74.429%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.562    -0.967    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.322    -4.289 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.623    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.527 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.557    -0.970    cpu_inst/cpu_6502/CLK
    SLICE_X44Y30         FDCE                                         r  cpu_inst/cpu_6502/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  cpu_inst/cpu_6502/IR_reg[1]/Q
                         net (fo=90, routed)          1.785     1.271    cpu_inst/cpu_6502/IR_reg_n_0_[1]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.150     1.421 f  cpu_inst/cpu_6502/P[3]_i_5/O
                         net (fo=11, routed)          0.719     2.140    cpu_inst/cpu_6502/P[3]_i_5_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.332     2.472 r  cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7/O
                         net (fo=10, routed)          1.033     3.505    cpu_inst/cpu_6502/Set_Addr_To_r[1]_i_7_n_0
    SLICE_X42Y32         LUT3 (Prop_lut3_I1_O)        0.124     3.629 r  cpu_inst/cpu_6502/PC[3]_i_5/O
                         net (fo=1, routed)           0.000     3.629    cpu_inst/cpu_6502/PC[3]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.162 r  cpu_inst/cpu_6502/PC_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.162    cpu_inst/cpu_6502/PC_reg[3]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.477 r  cpu_inst/cpu_6502/PC_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.458     4.935    cpu_inst/cpu_6502/PC_reg[7]_i_3_n_4
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.307     5.242 r  cpu_inst/cpu_6502/iram_inst_i_4/O
                         net (fo=12, routed)          1.239     6.481    cpu_inst/cpu_6502/addra[7]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.605 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_4/O
                         net (fo=1, routed)           0.483     7.088    cpu_inst/cpu_6502/controller_out_reg[0]_i_4_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  cpu_inst/cpu_6502/controller_out_reg[0]_i_3/O
                         net (fo=6, routed)           0.987     8.199    cpu_inst/cpu_6502/controller_out_reg[0]_i_3_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I0_O)        0.124     8.323 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.832     9.155    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X43Y40         FDPE                                         f  controller/gamepad2/Q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.186ns (20.476%)  route 0.722ns (79.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.299     0.273    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X43Y40         FDPE                                         f  controller/gamepad2/Q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.186ns (20.476%)  route 0.722ns (79.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.299     0.273    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X43Y40         FDPE                                         f  controller/gamepad2/Q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[2]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.186ns (20.476%)  route 0.722ns (79.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.299     0.273    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X43Y40         FDPE                                         f  controller/gamepad2/Q_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[3]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.186ns (20.476%)  route 0.722ns (79.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.299     0.273    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X43Y40         FDPE                                         f  controller/gamepad2/Q_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[4]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.186ns (20.476%)  route 0.722ns (79.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.299     0.273    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X42Y40         FDPE                                         f  controller/gamepad2/Q_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.186ns (20.476%)  route 0.722ns (79.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.299     0.273    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X42Y40         FDPE                                         f  controller/gamepad2/Q_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[6]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.186ns (20.476%)  route 0.722ns (79.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.299     0.273    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X42Y40         FDPE                                         f  controller/gamepad2/Q_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad2/Q_reg[7]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.908ns  (logic 0.186ns (20.476%)  route 0.722ns (79.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.299     0.273    controller/gamepad2/Q_reg[7]_P_1
    SLICE_X42Y40         FDPE                                         f  controller/gamepad2/Q_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[0]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.016ns  (logic 0.186ns (18.305%)  route 0.830ns (81.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.407     0.381    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/cpu_6502/WRn_i_reg/C
                            (rising edge-triggered cell FDPE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Destination:            controller/gamepad1/Q_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.016ns  (logic 0.186ns (18.305%)  route 0.830ns (81.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.547    -0.652    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -1.712 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.223    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.197 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.562    -0.635    cpu_inst/cpu_6502/CLK
    SLICE_X45Y34         FDPE                                         r  cpu_inst/cpu_6502/WRn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDPE (Prop_fdpe_C_Q)         0.141    -0.494 r  cpu_inst/cpu_6502/WRn_i_reg/Q
                         net (fo=10, routed)          0.423    -0.071    cpu_inst/cpu_6502/write_n
    SLICE_X44Y40         LUT4 (Prop_lut4_I3_O)        0.045    -0.026 f  cpu_inst/cpu_6502/Q[7]_P_i_2/O
                         net (fo=16, routed)          0.407     0.381    controller/gamepad1/Q_reg[6]_P_0
    SLICE_X44Y40         FDPE                                         f  controller/gamepad1/Q_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  vga_clk_5_vga_clk_wiz_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671    -0.858    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665    -0.864    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666    -0.863    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.575    -0.954    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -4.286 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.625    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663    -0.866    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580    -0.619    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582    -0.617    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581    -0.618    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_5_vga_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_5_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.549    -0.650    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -1.711 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.225    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_5_vga_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584    -0.615    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_block_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 0.124ns (2.777%)  route 4.342ns (97.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           4.342     4.342    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X50Y25         LUT4 (Prop_lut4_I0_O)        0.124     4.466 r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     4.466    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X50Y25         FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.438     1.441    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y25         FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.455    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.621     1.621    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.583    -1.962 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.874    -0.088    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.003 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        1.536     1.539    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.861     0.863    controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  controller/mb_block_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_block_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.045ns (2.236%)  route 1.968ns (97.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.968     1.968    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X50Y25         LUT4 (Prop_lut4_I0_O)        0.045     2.013 r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.013    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X50Y25         FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_block_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.901     0.901    controller/mb_block_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.638    -0.737 r  controller/mb_block_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.710    -0.027    controller/mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  controller/mb_block_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2470, routed)        0.823     0.825    controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y25         FDRE                                         r  controller/mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  master_clk_clk_wiz_0_1

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.279ns  (logic 2.209ns (30.348%)  route 5.070ns (69.652%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.493     1.055    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.179 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           1.177     2.356    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.395     3.875    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.999 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.738     4.738    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.862 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     4.862    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.394 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.394    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.707 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.658     6.365    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_4
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.306     6.671 r  cpu_inst/cpu_6502/BAL[7]_i_2/O
                         net (fo=1, routed)           0.608     7.279    cpu_inst/cpu_6502/BAL[7]_i_2_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    -1.568    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[7]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.874ns  (logic 2.131ns (31.003%)  route 4.743ns (68.997%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.493     1.055    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.179 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           1.177     2.356    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.395     3.875    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.999 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.738     4.738    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.862 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     4.862    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.394 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.394    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.633 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[2]
                         net (fo=1, routed)           0.939     6.572    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_5
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.302     6.874 r  cpu_inst/cpu_6502/BAL[6]_i_1/O
                         net (fo=1, routed)           0.000     6.874    cpu_inst/cpu_6502/BAL[6]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    -1.568    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[6]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.696ns  (logic 2.227ns (33.260%)  route 4.469ns (66.740%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.493     1.055    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.179 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           1.177     2.356    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.395     3.875    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.999 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.738     4.738    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.862 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     4.862    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.394 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.394    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.728 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.665     6.393    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_6
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.303     6.696 r  cpu_inst/cpu_6502/BAL[5]_i_1/O
                         net (fo=1, routed)           0.000     6.696    cpu_inst/cpu_6502/BAL[5]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    -1.568    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[5]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.559ns  (logic 2.111ns (32.183%)  route 4.448ns (67.817%))
  Logic Levels:           8  (CARRY4=2 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.493     1.055    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.179 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           1.177     2.356    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.395     3.875    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.999 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.738     4.738    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.862 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     4.862    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.394 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.394    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.616 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.645     6.260    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_7
    SLICE_X38Y32         LUT4 (Prop_lut4_I2_O)        0.299     6.559 r  cpu_inst/cpu_6502/BAL[4]_i_1/O
                         net (fo=1, routed)           0.000     6.559    cpu_inst/cpu_6502/BAL[4]_i_1_n_0
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.440    -1.568    cpu_inst/cpu_6502/CLK
    SLICE_X38Y32         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[4]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 2.225ns (35.163%)  route 4.103ns (64.837%))
  Logic Levels:           9  (CARRY4=3 LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.493     1.055    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.179 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           1.177     2.356    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.395     3.875    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.999 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.738     4.738    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.862 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     4.862    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.394 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.394    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.508 r  cpu_inst/cpu_6502/BAL_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.508    cpu_inst/cpu_6502/BAL_reg[7]_i_6_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.730 r  cpu_inst/cpu_6502/BAL_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.299     6.029    cpu_inst/cpu_6502/BAL_reg[8]_i_2_n_7
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.299     6.328 r  cpu_inst/cpu_6502/BAL[8]_i_1/O
                         net (fo=1, routed)           0.000     6.328    cpu_inst/cpu_6502/BAL[8]_i_1_n_0
    SLICE_X39Y34         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.442    -1.566    cpu_inst/cpu_6502/CLK
    SLICE_X39Y34         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[8]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.254ns  (logic 1.785ns (28.543%)  route 4.469ns (71.457%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.493     1.055    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.179 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           1.177     2.356    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.395     3.875    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.999 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.738     4.738    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.862 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     4.862    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.286 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.665     5.951    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_6
    SLICE_X38Y31         LUT5 (Prop_lut5_I4_O)        0.303     6.254 r  cpu_inst/cpu_6502/BAL[1]_i_1/O
                         net (fo=1, routed)           0.000     6.254    cpu_inst/cpu_6502/BAL[1]_i_1_n_0
    SLICE_X38Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    -1.570    cpu_inst/cpu_6502/CLK
    SLICE_X38Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[1]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 1.907ns (30.585%)  route 4.328ns (69.415%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.493     1.055    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.179 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           1.177     2.356    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.395     3.875    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.999 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.738     4.738    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.862 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     4.862    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.409 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.524     5.933    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_5
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.302     6.235 r  cpu_inst/cpu_6502/BAL[2]_i_1/O
                         net (fo=1, routed)           0.000     6.235    cpu_inst/cpu_6502/BAL[2]_i_1_n_0
    SLICE_X38Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    -1.570    cpu_inst/cpu_6502/CLK
    SLICE_X38Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[2]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.604ns (25.923%)  route 4.583ns (74.077%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.493     1.055    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.179 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           1.177     2.356    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.395     3.875    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.999 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.738     4.738    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.862 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     4.862    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.109 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.780     5.888    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_7
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.299     6.187 r  cpu_inst/cpu_6502/BAL[0]_i_1/O
                         net (fo=1, routed)           0.000     6.187    cpu_inst/cpu_6502/BAL[0]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    -1.570    cpu_inst/cpu_6502/CLK
    SLICE_X37Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[0]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 1.970ns (32.501%)  route 4.091ns (67.499%))
  Logic Levels:           7  (CARRY4=1 LDCE=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.493     1.055    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.124     1.179 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           1.177     2.356    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          1.395     3.875    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.124     3.999 r  cpu_inst/cpu_6502/BusA_r[0]_i_4/O
                         net (fo=2, routed)           0.738     4.738    cpu_inst/cpu_6502/BusA_r[0]_i_4_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.862 r  cpu_inst/cpu_6502/BAL[3]_i_6/O
                         net (fo=1, routed)           0.000     4.862    cpu_inst/cpu_6502/BAL[3]_i_6_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.468 r  cpu_inst/cpu_6502/BAL_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.288     5.755    cpu_inst/cpu_6502/BAL_reg[3]_i_2_n_4
    SLICE_X37Y31         LUT4 (Prop_lut4_I2_O)        0.306     6.061 r  cpu_inst/cpu_6502/BAL[3]_i_1/O
                         net (fo=1, routed)           0.000     6.061    cpu_inst/cpu_6502/BAL[3]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.438    -1.570    cpu_inst/cpu_6502/CLK
    SLICE_X37Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            clk_inst/cpu_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.440ns (24.490%)  route 4.442ns (75.510%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          4.442     5.758    clk_inst/reset_rtl_0_IBUF
    SLICE_X37Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.882 r  clk_inst/cpu_clk_en_i_1/O
                         net (fo=1, routed)           0.000     5.882    clk_inst/cpu_clk_en_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  clk_inst/cpu_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         1.436    -1.572    clk_inst/CLK
    SLICE_X37Y28         FDRE                                         r  clk_inst/cpu_clk_en_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.000ns (0.000%)  route 1.127ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.127     1.127    clk_inst/locked
    SLICE_X36Y28         FDRE                                         r  clk_inst/count_cpu_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.822    -0.883    clk_inst/CLK
    SLICE_X36Y28         FDRE                                         r  clk_inst/count_cpu_reg[0]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.000ns (0.000%)  route 1.127ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.127     1.127    clk_inst/locked
    SLICE_X36Y28         FDRE                                         r  clk_inst/count_cpu_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.822    -0.883    clk_inst/CLK
    SLICE_X36Y28         FDRE                                         r  clk_inst/count_cpu_reg[1]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.000ns (0.000%)  route 1.127ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.127     1.127    clk_inst/locked
    SLICE_X36Y28         FDRE                                         r  clk_inst/count_cpu_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.822    -0.883    clk_inst/CLK
    SLICE_X36Y28         FDRE                                         r  clk_inst/count_cpu_reg[2]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/count_cpu_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.000ns (0.000%)  route 1.127ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.127     1.127    clk_inst/locked
    SLICE_X36Y28         FDRE                                         r  clk_inst/count_cpu_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.822    -0.883    clk_inst/CLK
    SLICE_X36Y28         FDRE                                         r  clk_inst/count_cpu_reg[3]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/PC_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.194ns  (logic 0.298ns (24.966%)  route 0.896ns (75.034%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.156     0.319    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.428     0.792    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.837 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.311     1.149    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X39Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.194 r  cpu_inst/cpu_6502/PC[8]_i_1/O
                         net (fo=1, routed)           0.000     1.194    cpu_inst/cpu_6502/PC[8]_i_1_n_0
    SLICE_X39Y36         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.829    -0.876    cpu_inst/cpu_6502/CLK
    SLICE_X39Y36         FDCE                                         r  cpu_inst/cpu_6502/PC_reg[8]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BusB_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.343ns (28.322%)  route 0.868ns (71.678%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT6=2)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.156     0.319    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.428     0.792    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.837 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.078     0.915    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X38Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.960 r  cpu_inst/cpu_6502/BusB_r[7]_i_3/O
                         net (fo=2, routed)           0.206     1.166    cpu_inst/cpu_6502/BusB_r[7]_i_3_n_0
    SLICE_X38Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.211 r  cpu_inst/cpu_6502/BusB_r[7]_i_2/O
                         net (fo=1, routed)           0.000     1.211    cpu_inst/cpu_6502/BusB_r[7]_i_2_n_0
    SLICE_X38Y33         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.827    -0.878    cpu_inst/cpu_6502/CLK
    SLICE_X38Y33         FDCE                                         r  cpu_inst/cpu_6502/BusB_r_reg[7]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            clk_inst/cpu_clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.045ns (3.713%)  route 1.167ns (96.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          1.167     1.167    clk_inst/locked
    SLICE_X37Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.212 r  clk_inst/cpu_clk_en_i_1/O
                         net (fo=1, routed)           0.000     1.212    clk_inst/cpu_clk_en_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  clk_inst/cpu_clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.822    -0.883    clk_inst/CLK
    SLICE_X37Y28         FDRE                                         r  clk_inst/cpu_clk_en_reg/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAL_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.239ns  (logic 0.298ns (24.061%)  route 0.941ns (75.939%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.156     0.319    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.428     0.792    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.837 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.356     1.194    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X37Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.239 r  cpu_inst/cpu_6502/BAL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.239    cpu_inst/cpu_6502/BAL[0]_i_1_n_0
    SLICE_X37Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.825    -0.880    cpu_inst/cpu_6502/CLK
    SLICE_X37Y31         FDCE                                         r  cpu_inst/cpu_6502/BAL_reg[0]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BAH_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.256ns  (logic 0.298ns (23.726%)  route 0.958ns (76.274%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.156     0.319    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.428     0.792    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.837 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.374     1.211    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X40Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.256 r  cpu_inst/cpu_6502/BAH[0]_i_1/O
                         net (fo=1, routed)           0.000     1.256    cpu_inst/cpu_6502/BAH[0]_i_1_n_0
    SLICE_X40Y37         FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.831    -0.874    cpu_inst/cpu_6502/CLK
    SLICE_X40Y37         FDCE                                         r  cpu_inst/cpu_6502/BAH_reg[0]/C

Slack:                    inf
  Source:                 controller/controller_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            cpu_inst/cpu_6502/BusA_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by master_clk_clk_wiz_0_1  {rise@0.000ns fall@23.279ns period=46.559ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.343ns (25.842%)  route 0.984ns (74.158%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.587ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         LDCE                         0.000     0.000 r  controller/controller_out_reg[0]/G
    SLICE_X45Y40         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  controller/controller_out_reg[0]/Q
                         net (fo=1, routed)           0.156     0.319    cpu_inst/cpu_6502/data_in_controller[0]
    SLICE_X45Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  cpu_inst/cpu_6502/BusB[0]_i_2/O
                         net (fo=3, routed)           0.428     0.792    cpu_inst/cpu_6502/BusB[0]_i_2_n_0
    SLICE_X38Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.837 r  cpu_inst/cpu_6502/BusB[0]_i_1/O
                         net (fo=17, routed)          0.349     1.186    cpu_inst/cpu_6502/data_in_mux[0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.231 r  cpu_inst/cpu_6502/BusA_r[0]_i_3/O
                         net (fo=1, routed)           0.051     1.282    cpu_inst/cpu_6502/BusA_r[0]_i_3_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I2_O)        0.045     1.327 r  cpu_inst/cpu_6502/BusA_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.327    cpu_inst/cpu_6502/BusA[0]
    SLICE_X37Y29         FDCE                                         r  cpu_inst/cpu_6502/BusA_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/master_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=178, routed)         0.823    -0.882    cpu_inst/cpu_6502/CLK
    SLICE_X37Y29         FDCE                                         r  cpu_inst/cpu_6502/BusA_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ppu_clk_clk_wiz_0_1

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.250ns  (logic 2.701ns (20.384%)  route 10.549ns (79.616%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.644     6.378    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.502 r  cpu_inst/cpu_6502/v[4]_i_4/O
                         net (fo=2, routed)           0.743     7.245    ppu_inst/v_reg[4]_i_2_1[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  ppu_inst/v[4]_i_7/O
                         net (fo=1, routed)           0.000     7.369    cpu_inst/cpu_6502/v_reg[4][1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.902 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.902    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.225 r  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     9.094    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     9.400 f  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989    10.389    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.513 r  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.835    11.348    ppu_inst/v[6]_i_2_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.472 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000    11.472    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.870 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.870    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.092 r  ppu_inst/v_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.860    12.951    ppu_inst/v_reg[14]_i_2_n_7
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.299    13.250 r  ppu_inst/v[13]_i_1/O
                         net (fo=1, routed)           0.000    13.250    ppu_inst/v[13]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516    -1.492    ppu_inst/ppu_clk
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[13]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.015ns  (logic 2.817ns (21.645%)  route 10.198ns (78.355%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=2 LUT6=4)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.644     6.378    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.502 r  cpu_inst/cpu_6502/v[4]_i_4/O
                         net (fo=2, routed)           0.743     7.245    ppu_inst/v_reg[4]_i_2_1[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  ppu_inst/v[4]_i_7/O
                         net (fo=1, routed)           0.000     7.369    cpu_inst/cpu_6502/v_reg[4][1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.902 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.902    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.225 r  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     9.094    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     9.400 f  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989    10.389    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.513 r  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.835    11.348    ppu_inst/v[6]_i_2_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.472 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000    11.472    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.870 r  ppu_inst/v_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.870    ppu_inst/v_reg[12]_i_2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.204 r  ppu_inst/v_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.508    12.712    ppu_inst/v_reg[14]_i_2_n_6
    SLICE_X59Y36         LUT6 (Prop_lut6_I0_O)        0.303    13.015 r  ppu_inst/v[14]_i_1/O
                         net (fo=1, routed)           0.000    13.015    ppu_inst/v[14]_i_1_n_0
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516    -1.492    ppu_inst/ppu_clk
    SLICE_X59Y36         FDRE                                         r  ppu_inst/v_reg[14]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.792ns  (logic 2.440ns (19.075%)  route 10.352ns (80.925%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.644     6.378    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.502 r  cpu_inst/cpu_6502/v[4]_i_4/O
                         net (fo=2, routed)           0.743     7.245    ppu_inst/v_reg[4]_i_2_1[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  ppu_inst/v[4]_i_7/O
                         net (fo=1, routed)           0.000     7.369    cpu_inst/cpu_6502/v_reg[4][1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.902 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.902    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.225 r  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     9.094    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     9.400 f  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989    10.389    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.513 r  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.835    11.348    ppu_inst/v[6]_i_2_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.472 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000    11.472    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.824 r  ppu_inst/v_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.662    12.486    ppu_inst/v_reg[12]_i_2_n_4
    SLICE_X59Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.792 r  ppu_inst/v[12]_i_1/O
                         net (fo=1, routed)           0.000    12.792    ppu_inst/v[12]_i_1_n_0
    SLICE_X59Y35         FDRE                                         r  ppu_inst/v_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516    -1.492    ppu_inst/ppu_clk
    SLICE_X59Y35         FDRE                                         r  ppu_inst/v_reg[12]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.321ns  (logic 2.332ns (18.927%)  route 9.989ns (81.073%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=3 LUT6=3)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.644     6.378    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.502 r  cpu_inst/cpu_6502/v[4]_i_4/O
                         net (fo=2, routed)           0.743     7.245    ppu_inst/v_reg[4]_i_2_1[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  ppu_inst/v[4]_i_7/O
                         net (fo=1, routed)           0.000     7.369    cpu_inst/cpu_6502/v_reg[4][1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.902 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.902    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.225 r  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     9.094    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     9.400 f  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989    10.389    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.513 r  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.835    11.348    ppu_inst/v[6]_i_2_n_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I3_O)        0.124    11.472 r  ppu_inst/v[12]_i_5/O
                         net (fo=1, routed)           0.000    11.472    ppu_inst/v[12]_i_5_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.720 r  ppu_inst/v_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.300    12.019    ppu_inst/v_reg[12]_i_2_n_5
    SLICE_X60Y35         LUT3 (Prop_lut3_I0_O)        0.302    12.321 r  ppu_inst/v[11]_i_1/O
                         net (fo=1, routed)           0.000    12.321    ppu_inst/v[11]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516    -1.492    ppu_inst/ppu_clk
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[11]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.151ns  (logic 2.729ns (22.459%)  route 9.422ns (77.541%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=2 LUT6=3)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.644     6.378    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.502 r  cpu_inst/cpu_6502/v[4]_i_4/O
                         net (fo=2, routed)           0.743     7.245    ppu_inst/v_reg[4]_i_2_1[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  ppu_inst/v[4]_i_7/O
                         net (fo=1, routed)           0.000     7.369    cpu_inst/cpu_6502/v_reg[4][1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.902 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.902    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.225 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     9.094    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     9.400 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764    10.163    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.287 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000    10.287    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.837 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.837    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.059 r  ppu_inst/v_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.793    11.852    ppu_inst/v_reg[12]_i_2_n_7
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.299    12.151 r  ppu_inst/v[9]_i_1/O
                         net (fo=1, routed)           0.000    12.151    ppu_inst/v[9]_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516    -1.492    ppu_inst/ppu_clk
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[9]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.040ns  (logic 2.604ns (21.629%)  route 9.436ns (78.371%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT6=3)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.644     6.378    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.502 r  cpu_inst/cpu_6502/v[4]_i_4/O
                         net (fo=2, routed)           0.743     7.245    ppu_inst/v_reg[4]_i_2_1[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  ppu_inst/v[4]_i_7/O
                         net (fo=1, routed)           0.000     7.369    cpu_inst/cpu_6502/v_reg[4][1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.902 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.902    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.225 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     9.094    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     9.400 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764    10.163    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.287 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000    10.287    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.927 r  ppu_inst/v_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.806    11.734    ppu_inst/v_reg[8]_i_2_n_4
    SLICE_X61Y35         LUT3 (Prop_lut3_I0_O)        0.306    12.040 r  ppu_inst/v[8]_i_1/O
                         net (fo=1, routed)           0.000    12.040    ppu_inst/v[8]_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516    -1.492    ppu_inst/ppu_clk
    SLICE_X61Y35         FDRE                                         r  ppu_inst/v_reg[8]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.820ns  (logic 2.540ns (21.489%)  route 9.280ns (78.511%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=2 LUT6=3)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.644     6.378    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.502 r  cpu_inst/cpu_6502/v[4]_i_4/O
                         net (fo=2, routed)           0.743     7.245    ppu_inst/v_reg[4]_i_2_1[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  ppu_inst/v[4]_i_7/O
                         net (fo=1, routed)           0.000     7.369    cpu_inst/cpu_6502/v_reg[4][1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.902 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.902    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.225 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     9.094    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     9.400 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764    10.163    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.287 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000    10.287    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.867 r  ppu_inst/v_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.651    11.518    ppu_inst/v_reg[8]_i_2_n_5
    SLICE_X62Y34         LUT3 (Prop_lut3_I0_O)        0.302    11.820 r  ppu_inst/v[7]_i_1/O
                         net (fo=1, routed)           0.000    11.820    ppu_inst/v[7]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  ppu_inst/v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516    -1.492    ppu_inst/ppu_clk
    SLICE_X62Y34         FDRE                                         r  ppu_inst/v_reg[7]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.781ns  (logic 2.845ns (24.150%)  route 8.936ns (75.850%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT3=1 LUT6=4)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.644     6.378    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.502 r  cpu_inst/cpu_6502/v[4]_i_4/O
                         net (fo=2, routed)           0.743     7.245    ppu_inst/v_reg[4]_i_2_1[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  ppu_inst/v[4]_i_7/O
                         net (fo=1, routed)           0.000     7.369    cpu_inst/cpu_6502/v_reg[4][1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.902 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.902    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.225 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     9.094    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     9.400 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.764    10.163    ppu_inst/v[9]_i_3_n_0
    SLICE_X58Y34         LUT6 (Prop_lut6_I2_O)        0.124    10.287 r  ppu_inst/v[8]_i_6/O
                         net (fo=1, routed)           0.000    10.287    ppu_inst/v[8]_i_6_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.837 r  ppu_inst/v_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.837    ppu_inst/v_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.171 r  ppu_inst/v_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.306    11.478    ppu_inst/v_reg[12]_i_2_n_6
    SLICE_X60Y35         LUT6 (Prop_lut6_I0_O)        0.303    11.781 r  ppu_inst/v[10]_i_1/O
                         net (fo=1, routed)           0.000    11.781    ppu_inst/v[10]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.516    -1.492    ppu_inst/ppu_clk
    SLICE_X60Y35         FDRE                                         r  ppu_inst/v_reg[10]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.294ns  (logic 1.782ns (15.778%)  route 9.512ns (84.222%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT6=3)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          1.644     6.378    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X57Y33         LUT6 (Prop_lut6_I0_O)        0.124     6.502 r  cpu_inst/cpu_6502/v[4]_i_4/O
                         net (fo=2, routed)           0.743     7.245    ppu_inst/v_reg[4]_i_2_1[0]
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.369 r  ppu_inst/v[4]_i_7/O
                         net (fo=1, routed)           0.000     7.369    cpu_inst/cpu_6502/v_reg[4][1]
    SLICE_X56Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.902 r  cpu_inst/cpu_6502/v_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.902    ppu_inst/CO[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.225 f  ppu_inst/v_reg[10]_i_5/O[1]
                         net (fo=1, routed)           0.869     9.094    ppu_inst/v_reg[10]_i_5_n_6
    SLICE_X59Y35         LUT6 (Prop_lut6_I0_O)        0.306     9.400 r  ppu_inst/v[9]_i_3/O
                         net (fo=8, routed)           0.989    10.389    ppu_inst/v[9]_i_3_n_0
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.513 f  ppu_inst/v[6]_i_2/O
                         net (fo=3, routed)           0.657    11.170    ppu_inst/v[6]_i_2_n_0
    SLICE_X59Y34         LUT6 (Prop_lut6_I0_O)        0.124    11.294 r  ppu_inst/v[6]_i_1/O
                         net (fo=1, routed)           0.000    11.294    ppu_inst/v[6]_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.515    -1.493    ppu_inst/ppu_clk
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[6]/C

Slack:                    inf
  Source:                 clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.918ns  (logic 1.927ns (17.650%)  route 8.991ns (82.350%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.646ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.572ns
    Phase Error              (PE):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=50, routed)          4.610     4.610    clk_inst/locked
    SLICE_X60Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.734 r  clk_inst/t[13]_i_2/O
                         net (fo=26, routed)          2.303     7.037    cpu_inst/cpu_6502/ppustatus_read_reg
    SLICE_X56Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.161 r  cpu_inst/cpu_6502/v[3]_i_5/O
                         net (fo=1, routed)           0.000     7.161    cpu_inst/cpu_6502/v[3]_i_5_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.541 r  cpu_inst/cpu_6502/v_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.541    cpu_inst/cpu_6502/v_reg[3]_i_2_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.864 f  cpu_inst/cpu_6502/v_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.959     8.824    ppu_inst/v[8]_i_3_1[0]
    SLICE_X61Y33         LUT6 (Prop_lut6_I0_O)        0.306     9.130 r  ppu_inst/v[6]_i_5/O
                         net (fo=11, routed)          0.459     9.588    ppu_inst/v[6]_i_5_n_0
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.124     9.712 r  ppu_inst/v[8]_i_7/O
                         net (fo=1, routed)           0.000     9.712    ppu_inst/v[8]_i_7_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.959 r  ppu_inst/v_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.659    10.619    ppu_inst/v_reg[8]_i_2_n_7
    SLICE_X59Y34         LUT4 (Prop_lut4_I2_O)        0.299    10.918 r  ppu_inst/v[5]_i_1/O
                         net (fo=1, routed)           0.000    10.918    ppu_inst/v[5]_i_1_n_0
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.445    -1.567    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.120    -4.686 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.099    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.008 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         1.515    -1.493    ppu_inst/ppu_clk
    SLICE_X59Y34         FDRE                                         r  ppu_inst/v_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/t_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.439ns (37.340%)  route 0.736ns (62.660%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          0.736     1.130    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X63Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.175 r  cpu_inst/cpu_6502/t[5]_i_1/O
                         net (fo=1, routed)           0.000     1.175    ppu_inst/t_reg[14]_1[4]
    SLICE_X63Y33         FDRE                                         r  ppu_inst/t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.861    -0.844    ppu_inst/ppu_clk
    SLICE_X63Y33         FDRE                                         r  ppu_inst/t_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/t_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.240ns  (logic 0.439ns (35.363%)  route 0.802ns (64.637%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          0.802     1.195    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X59Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.240 r  cpu_inst/cpu_6502/t[9]_i_1/O
                         net (fo=1, routed)           0.000     1.240    ppu_inst/t_reg[14]_1[8]
    SLICE_X59Y36         FDRE                                         r  ppu_inst/t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.861    -0.844    ppu_inst/ppu_clk
    SLICE_X59Y36         FDRE                                         r  ppu_inst/t_reg[9]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.439ns (31.400%)  route 0.958ns (68.600%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          0.836     1.230    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X60Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.275 r  cpu_inst/cpu_6502/t[4]_i_1/O
                         net (fo=3, routed)           0.122     1.397    ppu_inst/t_reg[14]_1[3]
    SLICE_X60Y35         FDRE                                         r  ppu_inst/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.861    -0.844    ppu_inst/ppu_clk
    SLICE_X60Y35         FDRE                                         r  ppu_inst/t_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/nesX_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.439ns  (logic 0.441ns (30.606%)  route 0.999ns (69.394%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          0.743     1.137    ppu_inst/reset_rtl_0_IBUF
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.047     1.184 r  ppu_inst/nesX[8]_i_1/O
                         net (fo=9, routed)           0.256     1.439    ppu_inst/nesX[8]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  ppu_inst/nesX_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.859    -0.846    ppu_inst/ppu_clk
    SLICE_X58Y33         FDRE                                         r  ppu_inst/nesX_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/nesX_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.441ns (30.581%)  route 1.000ns (69.419%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          0.743     1.137    ppu_inst/reset_rtl_0_IBUF
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.047     1.184 r  ppu_inst/nesX[8]_i_1/O
                         net (fo=9, routed)           0.257     1.441    ppu_inst/nesX[8]_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  ppu_inst/nesX_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.860    -0.845    ppu_inst/ppu_clk
    SLICE_X58Y34         FDRE                                         r  ppu_inst/nesX_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/t_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.439ns (30.421%)  route 1.003ns (69.579%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.003     1.397    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X63Y34         LUT5 (Prop_lut5_I2_O)        0.045     1.442 r  cpu_inst/cpu_6502/t[7]_i_1/O
                         net (fo=1, routed)           0.000     1.442    ppu_inst/t_reg[14]_1[6]
    SLICE_X63Y34         FDRE                                         r  ppu_inst/t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.862    -0.843    ppu_inst/ppu_clk
    SLICE_X63Y34         FDRE                                         r  ppu_inst/t_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/nesX_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.441ns (30.445%)  route 1.007ns (69.555%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          0.743     1.137    ppu_inst/reset_rtl_0_IBUF
    SLICE_X60Y33         LUT3 (Prop_lut3_I1_O)        0.047     1.184 r  ppu_inst/nesX[8]_i_1/O
                         net (fo=9, routed)           0.263     1.447    ppu_inst/nesX[8]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  ppu_inst/nesX_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.859    -0.846    ppu_inst/ppu_clk
    SLICE_X60Y33         FDRE                                         r  ppu_inst/nesX_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.439ns (30.227%)  route 1.012ns (69.773%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.012     1.406    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X62Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.451 r  cpu_inst/cpu_6502/t[6]_i_1/O
                         net (fo=1, routed)           0.000     1.451    ppu_inst/t_reg[14]_1[5]
    SLICE_X62Y34         FDRE                                         r  ppu_inst/t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.862    -0.843    ppu_inst/ppu_clk
    SLICE_X62Y34         FDRE                                         r  ppu_inst/t_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/t_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.459ns  (logic 0.439ns (30.067%)  route 1.020ns (69.933%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          0.828     1.222    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X62Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.267 r  cpu_inst/cpu_6502/t[1]_i_1/O
                         net (fo=3, routed)           0.192     1.459    ppu_inst/t_reg[14]_1[0]
    SLICE_X62Y33         FDRE                                         r  ppu_inst/t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.861    -0.844    ppu_inst/ppu_clk
    SLICE_X62Y33         FDRE                                         r  ppu_inst/t_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ppu_clk_clk_wiz_0_1  {rise@0.000ns fall@93.117ns period=186.235ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.470ns  (logic 0.484ns (32.886%)  route 0.987ns (67.114%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          0.850     1.244    cpu_inst/cpu_6502/reset_rtl_0_IBUF
    SLICE_X60Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.289 r  cpu_inst/cpu_6502/t[3]_i_1/O
                         net (fo=3, routed)           0.137     1.425    ppu_inst/t_reg[14]_1[2]
    SLICE_X59Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.470 r  ppu_inst/v[3]_i_1/O
                         net (fo=1, routed)           0.000     1.470    ppu_inst/v[3]_i_1_n_0
    SLICE_X59Y33         FDRE                                         r  ppu_inst/v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ppu_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.813    -0.893    clk_inst/clk_wiz_inst/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.374    -2.267 r  clk_inst/clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.733    clk_inst/clk_wiz_inst/inst/ppu_clk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.704 r  clk_inst/clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=164, routed)         0.859    -0.846    ppu_inst/ppu_clk
    SLICE_X59Y33         FDRE                                         r  ppu_inst/v_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  vga_clk_vga_clk_wiz_1

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.463ns  (logic 1.440ns (12.566%)  route 10.023ns (87.434%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          5.004    11.463    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y39          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    -1.494    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y39          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.459ns  (logic 1.440ns (12.571%)  route 10.018ns (87.429%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          5.000    11.459    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y39          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    -1.494    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y39          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.452ns  (logic 1.440ns (12.578%)  route 10.012ns (87.422%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.993    11.452    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y39          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.517    -1.494    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y39          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.440ns (12.728%)  route 9.877ns (87.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.859    11.317    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y38          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.516    -1.495    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y38          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.080ns  (logic 1.440ns (13.001%)  route 9.639ns (86.999%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.621    11.080    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X2Y31          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.509    -1.502    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y31          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.080ns  (logic 1.440ns (13.001%)  route 9.639ns (86.999%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.621    11.080    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/AR[0]
    SLICE_X3Y31          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.509    -1.502    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y31          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.016ns  (logic 1.440ns (13.077%)  route 9.575ns (86.923%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.557    11.016    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y35          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.514    -1.497    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y35          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.011ns  (logic 1.440ns (13.082%)  route 9.571ns (86.918%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.553    11.011    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y35          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.514    -1.497    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y35          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.011ns  (logic 1.440ns (13.082%)  route 9.571ns (86.918%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.553    11.011    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y35          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.514    -1.497    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y35          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
                            (recovery check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.860ns  (logic 1.440ns (13.264%)  route 9.420ns (86.736%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          5.018     6.335    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/rst
    SLICE_X30Y2          LUT2 (Prop_lut2_I0_O)        0.124     6.459 f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          4.401    10.860    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y34          FDCE                                         f  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           1.457    -1.554    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -4.683 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.102    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         1.513    -1.498    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y34          FDCE                                         r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encb/dout_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[6]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.394ns (21.267%)  route 1.457ns (78.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.457     1.851    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X56Y23         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.822    -0.885    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X56Y23         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[9]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.394ns (21.267%)  route 1.457ns (78.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.457     1.851    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X56Y23         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.822    -0.885    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X56Y23         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[9]/C

Slack:                    inf
  Source:                 ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.907ns  (logic 0.045ns (2.359%)  route 1.862ns (97.641%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.991     0.991    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X30Y2          LUT2 (Prop_lut2_I1_O)        0.045     1.036 r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.871     1.907    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.855    -0.852    ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y18         OSERDESE2                                    r  ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[4]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.394ns (20.130%)  route 1.562ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.562     1.955    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X56Y22         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.824    -0.883    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X56Y22         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[5]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.394ns (20.130%)  route 1.562ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.562     1.955    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X56Y22         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.824    -0.883    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X56Y22         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[7]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.394ns (20.130%)  route 1.562ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.562     1.955    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X56Y22         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.824    -0.883    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X56Y22         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[8]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.394ns (20.130%)  route 1.562ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.562     1.955    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X56Y22         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.824    -0.883    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X56Y22         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vs_reg/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.955ns  (logic 0.394ns (20.130%)  route 1.562ns (79.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.562     1.955    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X57Y22         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.824    -0.883    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X57Y22         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vs_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.394ns (20.090%)  route 1.565ns (79.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.565     1.959    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X56Y21         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.825    -0.882    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X56Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/CLR
                            (removal check against rising-edge clock vga_clk_vga_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.394ns (20.090%)  route 1.565ns (79.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=77, routed)          1.565     1.959    ppu_inst/ppu_hdmi_inst/controller/reset_rtl_0_IBUF
    SLICE_X57Y21         FDCE                                         f  ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    clock_buf/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clock_buf/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clock_buf/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  clock_buf/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    clock_buf/inst/clk_buf_out_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clock_buf/inst/clkout1_buf/O
                         net (fo=3, routed)           0.817    -0.890    ppu_inst/ppu_hdmi_inst/clk_inst/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -2.265 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.735    ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk_vga_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  ppu_inst/ppu_hdmi_inst/clk_inst/inst/clkout1_buf/O
                         net (fo=207, routed)         0.825    -0.882    ppu_inst/ppu_hdmi_inst/controller/CLK
    SLICE_X57Y21         FDCE                                         r  ppu_inst/ppu_hdmi_inst/controller/vc_reg[1]/C





