Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec  6 16:07:15 2018
| Host         : DESKTOP-JV0CNOI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file controlador_timing_summary_routed.rpt -rpx controlador_timing_summary_routed.rpx
| Design       : controlador
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 51 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.447        0.000                      0                  112        0.065        0.000                      0                  112        3.000        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100Mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M    {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M    {0.000 25.000}     50.000          20.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12M_1  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12M_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_12M         74.447        0.000                      0                  112        0.241        0.000                      0                  112       41.167        0.000                       0                    53  
  clkfbout_clk_12M                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_12M_1       74.458        0.000                      0                  112        0.241        0.000                      0                  112       41.167        0.000                       0                    53  
  clkfbout_clk_12M_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_12M_1  clk_out1_clk_12M         74.447        0.000                      0                  112        0.065        0.000                      0                  112  
clk_out1_clk_12M    clk_out1_clk_12M_1       74.447        0.000                      0                  112        0.065        0.000                      0                  112  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz
  To Clock:  clk_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       74.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.447ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 2.644ns (30.237%)  route 6.100ns (69.763%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 81.920 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.637     4.023    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.147 r  U_AI/U_MICRO/sample_out_reg[0]_i_3/O
                         net (fo=2, routed)           0.000     4.147    U_AI/U_MICRO/sample_out_reg[0]_i_3_n_0
    SLICE_X85Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     4.364 r  U_AI/U_MICRO/sample_out_reg_reg[0]_i_1/O
                         net (fo=3, routed)           1.296     5.660    U_AI/U_MICRO/loop_back[0]
    SLICE_X82Y87         LUT4 (Prop_lut4_I0_O)        0.299     5.959 r  U_AI/U_MICRO/buf_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.959    U_AI/U_PWM/S[0]
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.491 r  U_AI/U_PWM/buf_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.491    U_AI/U_PWM/buf_reg1_carry_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.762 r  U_AI/U_PWM/buf_reg1_carry__0/CO[0]
                         net (fo=1, routed)           0.799     7.560    U_AI/U_MICRO/CO[0]
    SLICE_X84Y88         LUT6 (Prop_lut6_I0_O)        0.373     7.933 r  U_AI/U_MICRO/buf_reg_i_1/O
                         net (fo=1, routed)           0.000     7.933    U_AI/U_PWM/buf_next
    SLICE_X84Y88         FDRE                                         r  U_AI/U_PWM/buf_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.607    81.920    U_AI/U_PWM/clk_out1
    SLICE_X84Y88         FDRE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.480    
                         clock uncertainty           -0.176    82.303    
    SLICE_X84Y88         FDRE (Setup_fdre_C_D)        0.077    82.380    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         82.380    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 74.447    

Slack (MET) :             76.743ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.200ns (18.621%)  route 5.244ns (81.379%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.336     1.514    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.638 r  U_AI/U_MICRO/dato2_reg[7]_i_8/O
                         net (fo=6, routed)           1.121     2.760    U_AI/U_MICRO/cuenta[3]
    SLICE_X86Y87         LUT4 (Prop_lut4_I2_O)        0.124     2.884 r  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.858     3.742    U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.866 f  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.862     4.727    U_AI/U_MICRO/state_next1
    SLICE_X87Y88         LUT5 (Prop_lut5_I4_O)        0.124     4.851 r  U_AI/U_MICRO//FSM_sequential_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.659     5.510    U_AI/U_EN/FSM_sequential_state_reg_reg[0]_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.634 r  U_AI/U_EN/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.634    U_AI/U_MICRO/r_reg_reg[1]_0
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.609    81.922    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.600    82.523    
                         clock uncertainty           -0.176    82.346    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.031    82.377    U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.377    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 76.743    

Slack (MET) :             76.764ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.226ns (19.039%)  route 5.214ns (80.961%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.336     1.514    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.638 f  U_AI/U_MICRO/dato2_reg[7]_i_8/O
                         net (fo=6, routed)           1.121     2.760    U_AI/U_MICRO/cuenta[3]
    SLICE_X86Y87         LUT4 (Prop_lut4_I2_O)        0.124     2.884 f  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.858     3.742    U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.866 r  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.857     4.722    U_AI/U_MICRO/state_next1
    SLICE_X87Y88         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  U_AI/U_MICRO//FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.633     5.479    U_AI/U_EN/FSM_sequential_state_reg_reg[1]_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.150     5.629 r  U_AI/U_EN/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.629    U_AI/U_MICRO/r_reg_reg[1]
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.609    81.922    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.600    82.523    
                         clock uncertainty           -0.176    82.346    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.047    82.393    U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.393    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 76.764    

Slack (MET) :             76.834ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.166ns (19.240%)  route 4.894ns (80.760%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 81.918 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.897     4.284    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X84Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.408 r  U_AI/U_MICRO/sample_out_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     4.408    U_AI/U_MICRO/sample_out_reg[1]_i_3_n_0
    SLICE_X84Y86         MUXF7 (Prop_muxf7_I1_O)      0.214     4.622 r  U_AI/U_MICRO/sample_out_reg_reg[1]_i_1/O
                         net (fo=3, routed)           0.628     5.250    U_AI/U_MICRO/loop_back[1]
    SLICE_X84Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.605    81.918    U_AI/U_MICRO/clk_out1
    SLICE_X84Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[1]/C
                         clock pessimism              0.559    82.478    
                         clock uncertainty           -0.176    82.301    
    SLICE_X84Y86         FDRE (Setup_fdre_C_D)       -0.218    82.083    U_AI/U_MICRO/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.083    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 76.834    

Slack (MET) :             77.094ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.169ns (20.288%)  route 4.593ns (79.712%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 81.918 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.637     4.023    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.147 r  U_AI/U_MICRO/sample_out_reg[0]_i_3/O
                         net (fo=2, routed)           0.000     4.147    U_AI/U_MICRO/sample_out_reg[0]_i_3_n_0
    SLICE_X85Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     4.364 r  U_AI/U_MICRO/sample_out_reg_reg[0]_i_1/O
                         net (fo=3, routed)           0.588     4.951    U_AI/U_MICRO/loop_back[0]
    SLICE_X85Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.605    81.918    U_AI/U_MICRO/clk_out1
    SLICE_X85Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[0]/C
                         clock pessimism              0.559    82.478    
                         clock uncertainty           -0.176    82.301    
    SLICE_X85Y86         FDRE (Setup_fdre_C_D)       -0.256    82.045    U_AI/U_MICRO/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.045    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                 77.094    

Slack (MET) :             77.194ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.169ns (20.645%)  route 4.493ns (79.355%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 81.919 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.710     4.097    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT5 (Prop_lut5_I3_O)        0.124     4.221 r  U_AI/U_MICRO/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     4.221    U_AI/U_MICRO/sample_out_reg[7]_i_3_n_0
    SLICE_X85Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     4.438 r  U_AI/U_MICRO/sample_out_reg_reg[7]_i_1/O
                         net (fo=4, routed)           0.414     4.852    U_AI/U_MICRO/loop_back[7]
    SLICE_X85Y87         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.606    81.919    U_AI/U_MICRO/clk_out1
    SLICE_X85Y87         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[7]/C
                         clock pessimism              0.559    82.479    
                         clock uncertainty           -0.176    82.302    
    SLICE_X85Y87         FDRE (Setup_fdre_C_D)       -0.256    82.046    U_AI/U_MICRO/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.046    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 77.194    

Slack (MET) :             77.197ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.169ns (20.591%)  route 4.508ns (79.409%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 81.920 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.337     3.723    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.124     3.847 r  U_AI/U_MICRO/sample_out_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     3.847    U_AI/U_MICRO/sample_out_reg[6]_i_3_n_0
    SLICE_X86Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.064 r  U_AI/U_MICRO/sample_out_reg_reg[6]_i_1/O
                         net (fo=4, routed)           0.803     4.867    U_AI/U_MICRO/loop_back[6]
    SLICE_X86Y85         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.607    81.920    U_AI/U_MICRO/clk_out1
    SLICE_X86Y85         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/C
                         clock pessimism              0.575    82.496    
                         clock uncertainty           -0.176    82.319    
    SLICE_X86Y85         FDRE (Setup_fdre_C_D)       -0.256    82.063    U_AI/U_MICRO/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.063    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 77.197    

Slack (MET) :             77.226ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[0]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.176    82.300    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.131    U_AI/U_MICRO/dato1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.131    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.226    

Slack (MET) :             77.226ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[1]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.176    82.300    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.131    U_AI/U_MICRO/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.131    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.226    

Slack (MET) :             77.226ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.176    82.300    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.131    U_AI/U_MICRO/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.131    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.275%)  route 0.163ns (46.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=17, routed)          0.163    -0.255    U_AI/U_EN/Q[1]
    SLICE_X86Y88         LUT5 (Prop_lut5_I1_O)        0.045    -0.210 r  U_AI/U_EN/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    U_AI/U_MICRO/r_reg_reg[1]_0
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092    -0.451    U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.604    -0.560    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_AI/U_PWM/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.168    -0.251    U_AI/U_PWM/r_reg_reg[8]_0[3]
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.042    -0.209 r  U_AI/U_PWM/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    U_AI/U_PWM/plusOp[4]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.107    -0.453    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_AI/U_EN/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_EN/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/cuenta_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.246    U_AI/U_EN/cuenta[0]
    SLICE_X86Y89         LUT2 (Prop_lut2_I0_O)        0.042    -0.204 r  U_AI/U_EN/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    U_AI/U_EN/cuenta_next[1]
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[1]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X86Y89         FDCE (Hold_fdce_C_D)         0.107    -0.452    U_AI/U_EN/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.362%)  route 0.169ns (47.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.603    -0.561    U_AI/U_MICRO/clk_out1
    SLICE_X87Y84         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_AI/U_MICRO/dato2_reg_reg[2]/Q
                         net (fo=6, routed)           0.169    -0.251    U_AI/U_MICRO/dato2_reg[2]
    SLICE_X87Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.206 r  U_AI/U_MICRO/dato2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    U_AI/U_MICRO/dato2_reg[3]_i_1_n_0
    SLICE_X87Y85         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.874    -0.799    U_AI/U_MICRO/clk_out1
    SLICE_X87Y85         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.091    -0.455    U_AI/U_MICRO/dato2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.603    -0.561    U_AI/U_PWM/clk_out1
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.181    -0.239    U_AI/U_PWM/r_reg_reg[8]_0[6]
    SLICE_X83Y87         LUT4 (Prop_lut4_I0_O)        0.043    -0.196 r  U_AI/U_PWM/r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    U_AI/U_PWM/plusOp[8]
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.874    -0.799    U_AI/U_PWM/clk_out1
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.107    -0.454    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.604    -0.560    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_AI/U_PWM/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.168    -0.251    U_AI/U_PWM/r_reg_reg[8]_0[3]
    SLICE_X83Y88         LUT4 (Prop_lut4_I3_O)        0.045    -0.206 r  U_AI/U_PWM/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    U_AI/U_PWM/plusOp[3]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.091    -0.469    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.785%)  route 0.146ns (39.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  U_AI/U_PWM/r_reg_reg[1]/Q
                         net (fo=10, routed)          0.146    -0.288    U_AI/U_PWM/r_reg_reg[8]_0[1]
    SLICE_X83Y88         LUT6 (Prop_lut6_I2_O)        0.099    -0.189 r  U_AI/U_PWM/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    U_AI/U_PWM/plusOp[5]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.092    -0.452    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_MICRO/clk_out1
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  U_AI/U_MICRO/dato1_reg_reg[4]/Q
                         net (fo=4, routed)           0.175    -0.223    U_AI/U_MICRO/dato1_reg[4]
    SLICE_X84Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  U_AI/U_MICRO/dato1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    U_AI/U_MICRO/dato1_reg[4]_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.873    -0.800    U_AI/U_MICRO/clk_out1
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.120    -0.442    U_AI/U_MICRO/dato1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U_AI/U_PWM/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.185    -0.236    U_AI/U_PWM/r_reg_reg[8]_0[0]
    SLICE_X82Y86         LUT3 (Prop_lut3_I1_O)        0.043    -0.193 r  U_AI/U_PWM/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_AI/U_PWM/r_reg[2]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.873    -0.800    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X82Y86         FDRE (Hold_fdre_C_D)         0.104    -0.458    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_EN/r_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.227    U_AI/U_EN/Q[1]
    SLICE_X86Y89         FDPE                                         r  U_AI/U_EN/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDPE                                         r  U_AI/U_EN/r_reg_reg[0]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X86Y89         FDPE (Hold_fdpe_C_D)         0.066    -0.493    U_AI/U_EN/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   U_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         83.333      82.333     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X86Y88     U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X86Y88     U_AI/U_MICRO/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X86Y88     U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X86Y88     U_AI/U_MICRO/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y84     U_AI/U_MICRO/dato1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y84     U_AI/U_MICRO/dato1_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y84     U_AI/U_MICRO/dato1_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y84     U_AI/U_MICRO/dato1_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y87     U_AI/U_MICRO/cuenta_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X87Y87     U_AI/U_MICRO/cuenta_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y87     U_AI/U_MICRO/dato1_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M
  To Clock:  clkfbout_clk_12M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       74.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.458ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 2.644ns (30.237%)  route 6.100ns (69.763%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 81.920 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.637     4.023    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.147 r  U_AI/U_MICRO/sample_out_reg[0]_i_3/O
                         net (fo=2, routed)           0.000     4.147    U_AI/U_MICRO/sample_out_reg[0]_i_3_n_0
    SLICE_X85Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     4.364 r  U_AI/U_MICRO/sample_out_reg_reg[0]_i_1/O
                         net (fo=3, routed)           1.296     5.660    U_AI/U_MICRO/loop_back[0]
    SLICE_X82Y87         LUT4 (Prop_lut4_I0_O)        0.299     5.959 r  U_AI/U_MICRO/buf_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.959    U_AI/U_PWM/S[0]
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.491 r  U_AI/U_PWM/buf_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.491    U_AI/U_PWM/buf_reg1_carry_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.762 r  U_AI/U_PWM/buf_reg1_carry__0/CO[0]
                         net (fo=1, routed)           0.799     7.560    U_AI/U_MICRO/CO[0]
    SLICE_X84Y88         LUT6 (Prop_lut6_I0_O)        0.373     7.933 r  U_AI/U_MICRO/buf_reg_i_1/O
                         net (fo=1, routed)           0.000     7.933    U_AI/U_PWM/buf_next
    SLICE_X84Y88         FDRE                                         r  U_AI/U_PWM/buf_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.607    81.920    U_AI/U_PWM/clk_out1
    SLICE_X84Y88         FDRE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.480    
                         clock uncertainty           -0.166    82.314    
    SLICE_X84Y88         FDRE (Setup_fdre_C_D)        0.077    82.391    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         82.391    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 74.458    

Slack (MET) :             76.754ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.200ns (18.621%)  route 5.244ns (81.379%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.336     1.514    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.638 r  U_AI/U_MICRO/dato2_reg[7]_i_8/O
                         net (fo=6, routed)           1.121     2.760    U_AI/U_MICRO/cuenta[3]
    SLICE_X86Y87         LUT4 (Prop_lut4_I2_O)        0.124     2.884 r  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.858     3.742    U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.866 f  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.862     4.727    U_AI/U_MICRO/state_next1
    SLICE_X87Y88         LUT5 (Prop_lut5_I4_O)        0.124     4.851 r  U_AI/U_MICRO//FSM_sequential_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.659     5.510    U_AI/U_EN/FSM_sequential_state_reg_reg[0]_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.634 r  U_AI/U_EN/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.634    U_AI/U_MICRO/r_reg_reg[1]_0
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.609    81.922    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.600    82.523    
                         clock uncertainty           -0.166    82.357    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.031    82.388    U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.388    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 76.754    

Slack (MET) :             76.775ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.226ns (19.039%)  route 5.214ns (80.961%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.336     1.514    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.638 f  U_AI/U_MICRO/dato2_reg[7]_i_8/O
                         net (fo=6, routed)           1.121     2.760    U_AI/U_MICRO/cuenta[3]
    SLICE_X86Y87         LUT4 (Prop_lut4_I2_O)        0.124     2.884 f  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.858     3.742    U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.866 r  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.857     4.722    U_AI/U_MICRO/state_next1
    SLICE_X87Y88         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  U_AI/U_MICRO//FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.633     5.479    U_AI/U_EN/FSM_sequential_state_reg_reg[1]_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.150     5.629 r  U_AI/U_EN/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.629    U_AI/U_MICRO/r_reg_reg[1]
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.609    81.922    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.600    82.523    
                         clock uncertainty           -0.166    82.357    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.047    82.404    U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.404    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 76.775    

Slack (MET) :             76.845ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.166ns (19.240%)  route 4.894ns (80.760%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 81.918 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.897     4.284    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X84Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.408 r  U_AI/U_MICRO/sample_out_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     4.408    U_AI/U_MICRO/sample_out_reg[1]_i_3_n_0
    SLICE_X84Y86         MUXF7 (Prop_muxf7_I1_O)      0.214     4.622 r  U_AI/U_MICRO/sample_out_reg_reg[1]_i_1/O
                         net (fo=3, routed)           0.628     5.250    U_AI/U_MICRO/loop_back[1]
    SLICE_X84Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.605    81.918    U_AI/U_MICRO/clk_out1
    SLICE_X84Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[1]/C
                         clock pessimism              0.559    82.478    
                         clock uncertainty           -0.166    82.312    
    SLICE_X84Y86         FDRE (Setup_fdre_C_D)       -0.218    82.094    U_AI/U_MICRO/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.094    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 76.845    

Slack (MET) :             77.105ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.169ns (20.288%)  route 4.593ns (79.712%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 81.918 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.637     4.023    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.147 r  U_AI/U_MICRO/sample_out_reg[0]_i_3/O
                         net (fo=2, routed)           0.000     4.147    U_AI/U_MICRO/sample_out_reg[0]_i_3_n_0
    SLICE_X85Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     4.364 r  U_AI/U_MICRO/sample_out_reg_reg[0]_i_1/O
                         net (fo=3, routed)           0.588     4.951    U_AI/U_MICRO/loop_back[0]
    SLICE_X85Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.605    81.918    U_AI/U_MICRO/clk_out1
    SLICE_X85Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[0]/C
                         clock pessimism              0.559    82.478    
                         clock uncertainty           -0.166    82.312    
    SLICE_X85Y86         FDRE (Setup_fdre_C_D)       -0.256    82.056    U_AI/U_MICRO/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.056    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                 77.105    

Slack (MET) :             77.205ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.169ns (20.645%)  route 4.493ns (79.355%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 81.919 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.710     4.097    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT5 (Prop_lut5_I3_O)        0.124     4.221 r  U_AI/U_MICRO/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     4.221    U_AI/U_MICRO/sample_out_reg[7]_i_3_n_0
    SLICE_X85Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     4.438 r  U_AI/U_MICRO/sample_out_reg_reg[7]_i_1/O
                         net (fo=4, routed)           0.414     4.852    U_AI/U_MICRO/loop_back[7]
    SLICE_X85Y87         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.606    81.919    U_AI/U_MICRO/clk_out1
    SLICE_X85Y87         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[7]/C
                         clock pessimism              0.559    82.479    
                         clock uncertainty           -0.166    82.313    
    SLICE_X85Y87         FDRE (Setup_fdre_C_D)       -0.256    82.057    U_AI/U_MICRO/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.057    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 77.205    

Slack (MET) :             77.208ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.169ns (20.591%)  route 4.508ns (79.409%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 81.920 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.337     3.723    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.124     3.847 r  U_AI/U_MICRO/sample_out_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     3.847    U_AI/U_MICRO/sample_out_reg[6]_i_3_n_0
    SLICE_X86Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.064 r  U_AI/U_MICRO/sample_out_reg_reg[6]_i_1/O
                         net (fo=4, routed)           0.803     4.867    U_AI/U_MICRO/loop_back[6]
    SLICE_X86Y85         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.607    81.920    U_AI/U_MICRO/clk_out1
    SLICE_X86Y85         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/C
                         clock pessimism              0.575    82.496    
                         clock uncertainty           -0.166    82.330    
    SLICE_X86Y85         FDRE (Setup_fdre_C_D)       -0.256    82.074    U_AI/U_MICRO/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.074    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 77.208    

Slack (MET) :             77.237ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[0]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.166    82.311    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.142    U_AI/U_MICRO/dato1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.142    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.237    

Slack (MET) :             77.237ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[1]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.166    82.311    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.142    U_AI/U_MICRO/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.142    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.237    

Slack (MET) :             77.237ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.323ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.166    82.311    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.142    U_AI/U_MICRO/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.142    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.275%)  route 0.163ns (46.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=17, routed)          0.163    -0.255    U_AI/U_EN/Q[1]
    SLICE_X86Y88         LUT5 (Prop_lut5_I1_O)        0.045    -0.210 r  U_AI/U_EN/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    U_AI/U_MICRO/r_reg_reg[1]_0
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.253    -0.543    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092    -0.451    U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.604    -0.560    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_AI/U_PWM/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.168    -0.251    U_AI/U_PWM/r_reg_reg[8]_0[3]
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.042    -0.209 r  U_AI/U_PWM/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    U_AI/U_PWM/plusOp[4]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.107    -0.453    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_AI/U_EN/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_EN/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/cuenta_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.246    U_AI/U_EN/cuenta[0]
    SLICE_X86Y89         LUT2 (Prop_lut2_I0_O)        0.042    -0.204 r  U_AI/U_EN/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    U_AI/U_EN/cuenta_next[1]
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[1]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X86Y89         FDCE (Hold_fdce_C_D)         0.107    -0.452    U_AI/U_EN/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.362%)  route 0.169ns (47.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.603    -0.561    U_AI/U_MICRO/clk_out1
    SLICE_X87Y84         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_AI/U_MICRO/dato2_reg_reg[2]/Q
                         net (fo=6, routed)           0.169    -0.251    U_AI/U_MICRO/dato2_reg[2]
    SLICE_X87Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.206 r  U_AI/U_MICRO/dato2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    U_AI/U_MICRO/dato2_reg[3]_i_1_n_0
    SLICE_X87Y85         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.874    -0.799    U_AI/U_MICRO/clk_out1
    SLICE_X87Y85         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
                         clock pessimism              0.253    -0.546    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.091    -0.455    U_AI/U_MICRO/dato2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.603    -0.561    U_AI/U_PWM/clk_out1
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.181    -0.239    U_AI/U_PWM/r_reg_reg[8]_0[6]
    SLICE_X83Y87         LUT4 (Prop_lut4_I0_O)        0.043    -0.196 r  U_AI/U_PWM/r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    U_AI/U_PWM/plusOp[8]
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.874    -0.799    U_AI/U_PWM/clk_out1
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.107    -0.454    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.604    -0.560    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_AI/U_PWM/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.168    -0.251    U_AI/U_PWM/r_reg_reg[8]_0[3]
    SLICE_X83Y88         LUT4 (Prop_lut4_I3_O)        0.045    -0.206 r  U_AI/U_PWM/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    U_AI/U_PWM/plusOp[3]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.091    -0.469    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.785%)  route 0.146ns (39.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  U_AI/U_PWM/r_reg_reg[1]/Q
                         net (fo=10, routed)          0.146    -0.288    U_AI/U_PWM/r_reg_reg[8]_0[1]
    SLICE_X83Y88         LUT6 (Prop_lut6_I2_O)        0.099    -0.189 r  U_AI/U_PWM/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    U_AI/U_PWM/plusOp[5]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.253    -0.544    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.092    -0.452    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_MICRO/clk_out1
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  U_AI/U_MICRO/dato1_reg_reg[4]/Q
                         net (fo=4, routed)           0.175    -0.223    U_AI/U_MICRO/dato1_reg[4]
    SLICE_X84Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  U_AI/U_MICRO/dato1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    U_AI/U_MICRO/dato1_reg[4]_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.873    -0.800    U_AI/U_MICRO/clk_out1
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.120    -0.442    U_AI/U_MICRO/dato1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U_AI/U_PWM/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.185    -0.236    U_AI/U_PWM/r_reg_reg[8]_0[0]
    SLICE_X82Y86         LUT3 (Prop_lut3_I1_O)        0.043    -0.193 r  U_AI/U_PWM/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_AI/U_PWM/r_reg[2]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.873    -0.800    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X82Y86         FDRE (Hold_fdre_C_D)         0.104    -0.458    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_EN/r_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.227    U_AI/U_EN/Q[1]
    SLICE_X86Y89         FDPE                                         r  U_AI/U_EN/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDPE                                         r  U_AI/U_EN/r_reg_reg[0]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X86Y89         FDPE (Hold_fdpe_C_D)         0.066    -0.493    U_AI/U_EN/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12M_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y16   U_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         83.333      82.333     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X86Y88     U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X86Y88     U_AI/U_MICRO/FSM_sequential_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X86Y88     U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X86Y88     U_AI/U_MICRO/FSM_sequential_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y84     U_AI/U_MICRO/dato1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y84     U_AI/U_MICRO/dato1_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y84     U_AI/U_MICRO/dato1_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y84     U_AI/U_MICRO/dato1_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/cuenta_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X86Y89     U_AI/U_EN/r_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X89Y87     U_AI/U_MICRO/cuenta_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X88Y87     U_AI/U_MICRO/cuenta_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X87Y87     U_AI/U_MICRO/cuenta_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X84Y87     U_AI/U_MICRO/dato1_reg_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12M_1
  To Clock:  clkfbout_clk_12M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12M_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M_1
  To Clock:  clk_out1_clk_12M

Setup :            0  Failing Endpoints,  Worst Slack       74.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.447ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 2.644ns (30.237%)  route 6.100ns (69.763%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 81.920 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.637     4.023    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.147 r  U_AI/U_MICRO/sample_out_reg[0]_i_3/O
                         net (fo=2, routed)           0.000     4.147    U_AI/U_MICRO/sample_out_reg[0]_i_3_n_0
    SLICE_X85Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     4.364 r  U_AI/U_MICRO/sample_out_reg_reg[0]_i_1/O
                         net (fo=3, routed)           1.296     5.660    U_AI/U_MICRO/loop_back[0]
    SLICE_X82Y87         LUT4 (Prop_lut4_I0_O)        0.299     5.959 r  U_AI/U_MICRO/buf_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.959    U_AI/U_PWM/S[0]
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.491 r  U_AI/U_PWM/buf_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.491    U_AI/U_PWM/buf_reg1_carry_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.762 r  U_AI/U_PWM/buf_reg1_carry__0/CO[0]
                         net (fo=1, routed)           0.799     7.560    U_AI/U_MICRO/CO[0]
    SLICE_X84Y88         LUT6 (Prop_lut6_I0_O)        0.373     7.933 r  U_AI/U_MICRO/buf_reg_i_1/O
                         net (fo=1, routed)           0.000     7.933    U_AI/U_PWM/buf_next
    SLICE_X84Y88         FDRE                                         r  U_AI/U_PWM/buf_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.607    81.920    U_AI/U_PWM/clk_out1
    SLICE_X84Y88         FDRE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.480    
                         clock uncertainty           -0.176    82.303    
    SLICE_X84Y88         FDRE (Setup_fdre_C_D)        0.077    82.380    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         82.380    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 74.447    

Slack (MET) :             76.743ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.200ns (18.621%)  route 5.244ns (81.379%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.336     1.514    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.638 r  U_AI/U_MICRO/dato2_reg[7]_i_8/O
                         net (fo=6, routed)           1.121     2.760    U_AI/U_MICRO/cuenta[3]
    SLICE_X86Y87         LUT4 (Prop_lut4_I2_O)        0.124     2.884 r  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.858     3.742    U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.866 f  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.862     4.727    U_AI/U_MICRO/state_next1
    SLICE_X87Y88         LUT5 (Prop_lut5_I4_O)        0.124     4.851 r  U_AI/U_MICRO//FSM_sequential_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.659     5.510    U_AI/U_EN/FSM_sequential_state_reg_reg[0]_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.634 r  U_AI/U_EN/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.634    U_AI/U_MICRO/r_reg_reg[1]_0
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.609    81.922    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.600    82.523    
                         clock uncertainty           -0.176    82.346    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.031    82.377    U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.377    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 76.743    

Slack (MET) :             76.764ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.226ns (19.039%)  route 5.214ns (80.961%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.336     1.514    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.638 f  U_AI/U_MICRO/dato2_reg[7]_i_8/O
                         net (fo=6, routed)           1.121     2.760    U_AI/U_MICRO/cuenta[3]
    SLICE_X86Y87         LUT4 (Prop_lut4_I2_O)        0.124     2.884 f  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.858     3.742    U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.866 r  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.857     4.722    U_AI/U_MICRO/state_next1
    SLICE_X87Y88         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  U_AI/U_MICRO//FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.633     5.479    U_AI/U_EN/FSM_sequential_state_reg_reg[1]_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.150     5.629 r  U_AI/U_EN/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.629    U_AI/U_MICRO/r_reg_reg[1]
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.609    81.922    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.600    82.523    
                         clock uncertainty           -0.176    82.346    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.047    82.393    U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.393    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 76.764    

Slack (MET) :             76.834ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.166ns (19.240%)  route 4.894ns (80.760%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 81.918 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.897     4.284    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X84Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.408 r  U_AI/U_MICRO/sample_out_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     4.408    U_AI/U_MICRO/sample_out_reg[1]_i_3_n_0
    SLICE_X84Y86         MUXF7 (Prop_muxf7_I1_O)      0.214     4.622 r  U_AI/U_MICRO/sample_out_reg_reg[1]_i_1/O
                         net (fo=3, routed)           0.628     5.250    U_AI/U_MICRO/loop_back[1]
    SLICE_X84Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.605    81.918    U_AI/U_MICRO/clk_out1
    SLICE_X84Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[1]/C
                         clock pessimism              0.559    82.478    
                         clock uncertainty           -0.176    82.301    
    SLICE_X84Y86         FDRE (Setup_fdre_C_D)       -0.218    82.083    U_AI/U_MICRO/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.083    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 76.834    

Slack (MET) :             77.094ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.169ns (20.288%)  route 4.593ns (79.712%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 81.918 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.637     4.023    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.147 r  U_AI/U_MICRO/sample_out_reg[0]_i_3/O
                         net (fo=2, routed)           0.000     4.147    U_AI/U_MICRO/sample_out_reg[0]_i_3_n_0
    SLICE_X85Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     4.364 r  U_AI/U_MICRO/sample_out_reg_reg[0]_i_1/O
                         net (fo=3, routed)           0.588     4.951    U_AI/U_MICRO/loop_back[0]
    SLICE_X85Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.605    81.918    U_AI/U_MICRO/clk_out1
    SLICE_X85Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[0]/C
                         clock pessimism              0.559    82.478    
                         clock uncertainty           -0.176    82.301    
    SLICE_X85Y86         FDRE (Setup_fdre_C_D)       -0.256    82.045    U_AI/U_MICRO/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.045    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                 77.094    

Slack (MET) :             77.194ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.169ns (20.645%)  route 4.493ns (79.355%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 81.919 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.710     4.097    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT5 (Prop_lut5_I3_O)        0.124     4.221 r  U_AI/U_MICRO/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     4.221    U_AI/U_MICRO/sample_out_reg[7]_i_3_n_0
    SLICE_X85Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     4.438 r  U_AI/U_MICRO/sample_out_reg_reg[7]_i_1/O
                         net (fo=4, routed)           0.414     4.852    U_AI/U_MICRO/loop_back[7]
    SLICE_X85Y87         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.606    81.919    U_AI/U_MICRO/clk_out1
    SLICE_X85Y87         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[7]/C
                         clock pessimism              0.559    82.479    
                         clock uncertainty           -0.176    82.302    
    SLICE_X85Y87         FDRE (Setup_fdre_C_D)       -0.256    82.046    U_AI/U_MICRO/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.046    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 77.194    

Slack (MET) :             77.197ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.169ns (20.591%)  route 4.508ns (79.409%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 81.920 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.337     3.723    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.124     3.847 r  U_AI/U_MICRO/sample_out_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     3.847    U_AI/U_MICRO/sample_out_reg[6]_i_3_n_0
    SLICE_X86Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.064 r  U_AI/U_MICRO/sample_out_reg_reg[6]_i_1/O
                         net (fo=4, routed)           0.803     4.867    U_AI/U_MICRO/loop_back[6]
    SLICE_X86Y85         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.607    81.920    U_AI/U_MICRO/clk_out1
    SLICE_X86Y85         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/C
                         clock pessimism              0.575    82.496    
                         clock uncertainty           -0.176    82.319    
    SLICE_X86Y85         FDRE (Setup_fdre_C_D)       -0.256    82.063    U_AI/U_MICRO/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.063    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 77.197    

Slack (MET) :             77.226ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[0]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.176    82.300    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.131    U_AI/U_MICRO/dato1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.131    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.226    

Slack (MET) :             77.226ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[1]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.176    82.300    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.131    U_AI/U_MICRO/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.131    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.226    

Slack (MET) :             77.226ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M rise@83.333ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.176    82.300    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.131    U_AI/U_MICRO/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.131    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.275%)  route 0.163ns (46.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=17, routed)          0.163    -0.255    U_AI/U_EN/Q[1]
    SLICE_X86Y88         LUT5 (Prop_lut5_I1_O)        0.045    -0.210 r  U_AI/U_EN/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    U_AI/U_MICRO/r_reg_reg[1]_0
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.176    -0.367    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092    -0.275    U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.604    -0.560    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_AI/U_PWM/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.168    -0.251    U_AI/U_PWM/r_reg_reg[8]_0[3]
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.042    -0.209 r  U_AI/U_PWM/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    U_AI/U_PWM/plusOp[4]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.107    -0.277    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_AI/U_EN/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_EN/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/cuenta_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.246    U_AI/U_EN/cuenta[0]
    SLICE_X86Y89         LUT2 (Prop_lut2_I0_O)        0.042    -0.204 r  U_AI/U_EN/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    U_AI/U_EN/cuenta_next[1]
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[1]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X86Y89         FDCE (Hold_fdce_C_D)         0.107    -0.276    U_AI/U_EN/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.362%)  route 0.169ns (47.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.603    -0.561    U_AI/U_MICRO/clk_out1
    SLICE_X87Y84         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_AI/U_MICRO/dato2_reg_reg[2]/Q
                         net (fo=6, routed)           0.169    -0.251    U_AI/U_MICRO/dato2_reg[2]
    SLICE_X87Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.206 r  U_AI/U_MICRO/dato2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    U_AI/U_MICRO/dato2_reg[3]_i_1_n_0
    SLICE_X87Y85         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.874    -0.799    U_AI/U_MICRO/clk_out1
    SLICE_X87Y85         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.176    -0.370    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.091    -0.279    U_AI/U_MICRO/dato2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.603    -0.561    U_AI/U_PWM/clk_out1
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.181    -0.239    U_AI/U_PWM/r_reg_reg[8]_0[6]
    SLICE_X83Y87         LUT4 (Prop_lut4_I0_O)        0.043    -0.196 r  U_AI/U_PWM/r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    U_AI/U_PWM/plusOp[8]
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.874    -0.799    U_AI/U_PWM/clk_out1
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.107    -0.278    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.604    -0.560    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_AI/U_PWM/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.168    -0.251    U_AI/U_PWM/r_reg_reg[8]_0[3]
    SLICE_X83Y88         LUT4 (Prop_lut4_I3_O)        0.045    -0.206 r  U_AI/U_PWM/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    U_AI/U_PWM/plusOp[3]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.091    -0.293    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.785%)  route 0.146ns (39.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  U_AI/U_PWM/r_reg_reg[1]/Q
                         net (fo=10, routed)          0.146    -0.288    U_AI/U_PWM/r_reg_reg[8]_0[1]
    SLICE_X83Y88         LUT6 (Prop_lut6_I2_O)        0.099    -0.189 r  U_AI/U_PWM/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    U_AI/U_PWM/plusOp[5]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.176    -0.368    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.092    -0.276    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_MICRO/clk_out1
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  U_AI/U_MICRO/dato1_reg_reg[4]/Q
                         net (fo=4, routed)           0.175    -0.223    U_AI/U_MICRO/dato1_reg[4]
    SLICE_X84Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  U_AI/U_MICRO/dato1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    U_AI/U_MICRO/dato1_reg[4]_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.873    -0.800    U_AI/U_MICRO/clk_out1
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.120    -0.266    U_AI/U_MICRO/dato1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U_AI/U_PWM/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.185    -0.236    U_AI/U_PWM/r_reg_reg[8]_0[0]
    SLICE_X82Y86         LUT3 (Prop_lut3_I1_O)        0.043    -0.193 r  U_AI/U_PWM/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_AI/U_PWM/r_reg[2]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.873    -0.800    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X82Y86         FDRE (Hold_fdre_C_D)         0.104    -0.282    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_EN/r_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M rise@0.000ns - clk_out1_clk_12M_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.227    U_AI/U_EN/Q[1]
    SLICE_X86Y89         FDPE                                         r  U_AI/U_EN/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDPE                                         r  U_AI/U_EN/r_reg_reg[0]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X86Y89         FDPE (Hold_fdpe_C_D)         0.066    -0.317    U_AI/U_EN/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12M
  To Clock:  clk_out1_clk_12M_1

Setup :            0  Failing Endpoints,  Worst Slack       74.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.447ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/buf_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 2.644ns (30.237%)  route 6.100ns (69.763%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 81.920 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.637     4.023    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.147 r  U_AI/U_MICRO/sample_out_reg[0]_i_3/O
                         net (fo=2, routed)           0.000     4.147    U_AI/U_MICRO/sample_out_reg[0]_i_3_n_0
    SLICE_X85Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     4.364 r  U_AI/U_MICRO/sample_out_reg_reg[0]_i_1/O
                         net (fo=3, routed)           1.296     5.660    U_AI/U_MICRO/loop_back[0]
    SLICE_X82Y87         LUT4 (Prop_lut4_I0_O)        0.299     5.959 r  U_AI/U_MICRO/buf_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     5.959    U_AI/U_PWM/S[0]
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.491 r  U_AI/U_PWM/buf_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.491    U_AI/U_PWM/buf_reg1_carry_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.762 r  U_AI/U_PWM/buf_reg1_carry__0/CO[0]
                         net (fo=1, routed)           0.799     7.560    U_AI/U_MICRO/CO[0]
    SLICE_X84Y88         LUT6 (Prop_lut6_I0_O)        0.373     7.933 r  U_AI/U_MICRO/buf_reg_i_1/O
                         net (fo=1, routed)           0.000     7.933    U_AI/U_PWM/buf_next
    SLICE_X84Y88         FDRE                                         r  U_AI/U_PWM/buf_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.607    81.920    U_AI/U_PWM/clk_out1
    SLICE_X84Y88         FDRE                                         r  U_AI/U_PWM/buf_reg_reg/C
                         clock pessimism              0.559    82.480    
                         clock uncertainty           -0.176    82.303    
    SLICE_X84Y88         FDRE (Setup_fdre_C_D)        0.077    82.380    U_AI/U_PWM/buf_reg_reg
  -------------------------------------------------------------------
                         required time                         82.380    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                 74.447    

Slack (MET) :             76.743ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.200ns (18.621%)  route 5.244ns (81.379%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.336     1.514    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.638 r  U_AI/U_MICRO/dato2_reg[7]_i_8/O
                         net (fo=6, routed)           1.121     2.760    U_AI/U_MICRO/cuenta[3]
    SLICE_X86Y87         LUT4 (Prop_lut4_I2_O)        0.124     2.884 r  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.858     3.742    U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.866 f  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.862     4.727    U_AI/U_MICRO/state_next1
    SLICE_X87Y88         LUT5 (Prop_lut5_I4_O)        0.124     4.851 r  U_AI/U_MICRO//FSM_sequential_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.659     5.510    U_AI/U_EN/FSM_sequential_state_reg_reg[0]_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.634 r  U_AI/U_EN/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.634    U_AI/U_MICRO/r_reg_reg[1]_0
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.609    81.922    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.600    82.523    
                         clock uncertainty           -0.176    82.346    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.031    82.377    U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.377    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 76.743    

Slack (MET) :             76.764ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.226ns (19.039%)  route 5.214ns (80.961%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 81.922 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.336     1.514    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X88Y86         LUT6 (Prop_lut6_I0_O)        0.124     1.638 f  U_AI/U_MICRO/dato2_reg[7]_i_8/O
                         net (fo=6, routed)           1.121     2.760    U_AI/U_MICRO/cuenta[3]
    SLICE_X86Y87         LUT4 (Prop_lut4_I2_O)        0.124     2.884 f  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=2, routed)           0.858     3.742    U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I2_O)        0.124     3.866 r  U_AI/U_MICRO/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.857     4.722    U_AI/U_MICRO/state_next1
    SLICE_X87Y88         LUT6 (Prop_lut6_I1_O)        0.124     4.846 r  U_AI/U_MICRO//FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.633     5.479    U_AI/U_EN/FSM_sequential_state_reg_reg[1]_0
    SLICE_X86Y88         LUT5 (Prop_lut5_I0_O)        0.150     5.629 r  U_AI/U_EN/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.629    U_AI/U_MICRO/r_reg_reg[1]
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.609    81.922    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.600    82.523    
                         clock uncertainty           -0.176    82.346    
    SLICE_X86Y88         FDRE (Setup_fdre_C_D)        0.047    82.393    U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.393    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 76.764    

Slack (MET) :             76.834ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 1.166ns (19.240%)  route 4.894ns (80.760%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 81.918 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.897     4.284    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X84Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.408 r  U_AI/U_MICRO/sample_out_reg[1]_i_3/O
                         net (fo=2, routed)           0.000     4.408    U_AI/U_MICRO/sample_out_reg[1]_i_3_n_0
    SLICE_X84Y86         MUXF7 (Prop_muxf7_I1_O)      0.214     4.622 r  U_AI/U_MICRO/sample_out_reg_reg[1]_i_1/O
                         net (fo=3, routed)           0.628     5.250    U_AI/U_MICRO/loop_back[1]
    SLICE_X84Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.605    81.918    U_AI/U_MICRO/clk_out1
    SLICE_X84Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[1]/C
                         clock pessimism              0.559    82.478    
                         clock uncertainty           -0.176    82.301    
    SLICE_X84Y86         FDRE (Setup_fdre_C_D)       -0.218    82.083    U_AI/U_MICRO/sample_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.083    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 76.834    

Slack (MET) :             77.094ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.169ns (20.288%)  route 4.593ns (79.712%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 81.918 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.637     4.023    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y86         LUT5 (Prop_lut5_I3_O)        0.124     4.147 r  U_AI/U_MICRO/sample_out_reg[0]_i_3/O
                         net (fo=2, routed)           0.000     4.147    U_AI/U_MICRO/sample_out_reg[0]_i_3_n_0
    SLICE_X85Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     4.364 r  U_AI/U_MICRO/sample_out_reg_reg[0]_i_1/O
                         net (fo=3, routed)           0.588     4.951    U_AI/U_MICRO/loop_back[0]
    SLICE_X85Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.605    81.918    U_AI/U_MICRO/clk_out1
    SLICE_X85Y86         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[0]/C
                         clock pessimism              0.559    82.478    
                         clock uncertainty           -0.176    82.301    
    SLICE_X85Y86         FDRE (Setup_fdre_C_D)       -0.256    82.045    U_AI/U_MICRO/sample_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.045    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                 77.094    

Slack (MET) :             77.194ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.169ns (20.645%)  route 4.493ns (79.355%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 81.919 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.710     4.097    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT5 (Prop_lut5_I3_O)        0.124     4.221 r  U_AI/U_MICRO/sample_out_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     4.221    U_AI/U_MICRO/sample_out_reg[7]_i_3_n_0
    SLICE_X85Y87         MUXF7 (Prop_muxf7_I1_O)      0.217     4.438 r  U_AI/U_MICRO/sample_out_reg_reg[7]_i_1/O
                         net (fo=4, routed)           0.414     4.852    U_AI/U_MICRO/loop_back[7]
    SLICE_X85Y87         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.606    81.919    U_AI/U_MICRO/clk_out1
    SLICE_X85Y87         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[7]/C
                         clock pessimism              0.559    82.479    
                         clock uncertainty           -0.176    82.302    
    SLICE_X85Y87         FDRE (Setup_fdre_C_D)       -0.256    82.046    U_AI/U_MICRO/sample_out_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.046    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                 77.194    

Slack (MET) :             77.197ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/sample_out_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.169ns (20.591%)  route 4.508ns (79.409%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 81.920 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 f  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 r  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 f  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 r  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.337     3.723    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X86Y85         LUT5 (Prop_lut5_I3_O)        0.124     3.847 r  U_AI/U_MICRO/sample_out_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     3.847    U_AI/U_MICRO/sample_out_reg[6]_i_3_n_0
    SLICE_X86Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     4.064 r  U_AI/U_MICRO/sample_out_reg_reg[6]_i_1/O
                         net (fo=4, routed)           0.803     4.867    U_AI/U_MICRO/loop_back[6]
    SLICE_X86Y85         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.607    81.920    U_AI/U_MICRO/clk_out1
    SLICE_X86Y85         FDRE                                         r  U_AI/U_MICRO/sample_out_reg_reg[6]/C
                         clock pessimism              0.575    82.496    
                         clock uncertainty           -0.176    82.319    
    SLICE_X86Y85         FDRE (Setup_fdre_C_D)       -0.256    82.063    U_AI/U_MICRO/sample_out_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.063    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 77.197    

Slack (MET) :             77.226ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[0]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.176    82.300    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.131    U_AI/U_MICRO/dato1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.131    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.226    

Slack (MET) :             77.226ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[1]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.176    82.300    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.131    U_AI/U_MICRO/dato1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         82.131    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.226    

Slack (MET) :             77.226ns  (required time - arrival time)
  Source:                 U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12M_1 rise@83.333ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.952ns (16.656%)  route 4.764ns (83.344%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 81.917 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.729    -0.811    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=52, routed)          1.409     1.054    U_AI/U_MICRO/in0[1]
    SLICE_X88Y85         LUT2 (Prop_lut2_I0_O)        0.124     1.178 f  U_AI/U_MICRO/cuenta_reg[4]_i_2/O
                         net (fo=7, routed)           0.909     2.087    U_AI/U_MICRO/cuenta_reg[4]_i_2_n_0
    SLICE_X87Y87         LUT6 (Prop_lut6_I0_O)        0.124     2.211 r  U_AI/U_MICRO/FSM_sequential_state_reg[2]_i_4/O
                         net (fo=6, routed)           1.051     3.262    U_AI/U_MICRO/cuenta[8]
    SLICE_X86Y86         LUT6 (Prop_lut6_I3_O)        0.124     3.386 f  U_AI/U_MICRO/dato1_reg[7]_i_3/O
                         net (fo=9, routed)           0.620     4.007    U_AI/U_MICRO/dato1_reg[7]_i_3_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.131 r  U_AI/U_MICRO/dato1_reg[7]_i_1/O
                         net (fo=8, routed)           0.774     4.905    U_AI/U_MICRO/dato1_reg_1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000    83.333    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          1.604    81.917    U_AI/U_MICRO/clk_out1
    SLICE_X84Y84         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[2]/C
                         clock pessimism              0.559    82.477    
                         clock uncertainty           -0.176    82.300    
    SLICE_X84Y84         FDRE (Setup_fdre_C_CE)      -0.169    82.131    U_AI/U_MICRO/dato1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         82.131    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                 77.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.275%)  route 0.163ns (46.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=17, routed)          0.163    -0.255    U_AI/U_EN/Q[1]
    SLICE_X86Y88         LUT5 (Prop_lut5_I1_O)        0.045    -0.210 r  U_AI/U_EN/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    U_AI/U_MICRO/r_reg_reg[1]_0
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_MICRO/clk_out1
    SLICE_X86Y88         FDRE                                         r  U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.176    -0.367    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.092    -0.275    U_AI/U_MICRO/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.604    -0.560    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_AI/U_PWM/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.168    -0.251    U_AI/U_PWM/r_reg_reg[8]_0[3]
    SLICE_X83Y88         LUT5 (Prop_lut5_I3_O)        0.042    -0.209 r  U_AI/U_PWM/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    U_AI/U_PWM/plusOp[4]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[4]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.107    -0.277    U_AI/U_PWM/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_AI/U_EN/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_EN/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/cuenta_reg[0]/Q
                         net (fo=2, routed)           0.173    -0.246    U_AI/U_EN/cuenta[0]
    SLICE_X86Y89         LUT2 (Prop_lut2_I0_O)        0.042    -0.204 r  U_AI/U_EN/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    U_AI/U_EN/cuenta_next[1]
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/cuenta_reg[1]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X86Y89         FDCE (Hold_fdce_C_D)         0.107    -0.276    U_AI/U_EN/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.362%)  route 0.169ns (47.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.603    -0.561    U_AI/U_MICRO/clk_out1
    SLICE_X87Y84         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_AI/U_MICRO/dato2_reg_reg[2]/Q
                         net (fo=6, routed)           0.169    -0.251    U_AI/U_MICRO/dato2_reg[2]
    SLICE_X87Y85         LUT5 (Prop_lut5_I4_O)        0.045    -0.206 r  U_AI/U_MICRO/dato2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    U_AI/U_MICRO/dato2_reg[3]_i_1_n_0
    SLICE_X87Y85         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.874    -0.799    U_AI/U_MICRO/clk_out1
    SLICE_X87Y85         FDRE                                         r  U_AI/U_MICRO/dato2_reg_reg[3]/C
                         clock pessimism              0.253    -0.546    
                         clock uncertainty            0.176    -0.370    
    SLICE_X87Y85         FDRE (Hold_fdre_C_D)         0.091    -0.279    U_AI/U_MICRO/dato2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.603    -0.561    U_AI/U_PWM/clk_out1
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  U_AI/U_PWM/r_reg_reg[6]/Q
                         net (fo=6, routed)           0.181    -0.239    U_AI/U_PWM/r_reg_reg[8]_0[6]
    SLICE_X83Y87         LUT4 (Prop_lut4_I0_O)        0.043    -0.196 r  U_AI/U_PWM/r_reg[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    U_AI/U_PWM/plusOp[8]
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.874    -0.799    U_AI/U_PWM/clk_out1
    SLICE_X83Y87         FDRE                                         r  U_AI/U_PWM/r_reg_reg[8]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.176    -0.385    
    SLICE_X83Y87         FDRE (Hold_fdre_C_D)         0.107    -0.278    U_AI/U_PWM/r_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.604    -0.560    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  U_AI/U_PWM/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.168    -0.251    U_AI/U_PWM/r_reg_reg[8]_0[3]
    SLICE_X83Y88         LUT4 (Prop_lut4_I3_O)        0.045    -0.206 r  U_AI/U_PWM/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    U_AI/U_PWM/plusOp[3]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[3]/C
                         clock pessimism              0.237    -0.560    
                         clock uncertainty            0.176    -0.384    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.091    -0.293    U_AI/U_PWM/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.785%)  route 0.146ns (39.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  U_AI/U_PWM/r_reg_reg[1]/Q
                         net (fo=10, routed)          0.146    -0.288    U_AI/U_PWM/r_reg_reg[8]_0[1]
    SLICE_X83Y88         LUT6 (Prop_lut6_I2_O)        0.099    -0.189 r  U_AI/U_PWM/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    U_AI/U_PWM/plusOp[5]
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876    -0.797    U_AI/U_PWM/clk_out1
    SLICE_X83Y88         FDRE                                         r  U_AI/U_PWM/r_reg_reg[5]/C
                         clock pessimism              0.253    -0.544    
                         clock uncertainty            0.176    -0.368    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.092    -0.276    U_AI/U_PWM/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_AI/U_MICRO/dato1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_MICRO/dato1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_MICRO/clk_out1
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  U_AI/U_MICRO/dato1_reg_reg[4]/Q
                         net (fo=4, routed)           0.175    -0.223    U_AI/U_MICRO/dato1_reg[4]
    SLICE_X84Y85         LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  U_AI/U_MICRO/dato1_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    U_AI/U_MICRO/dato1_reg[4]_i_1_n_0
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.873    -0.800    U_AI/U_MICRO/clk_out1
    SLICE_X84Y85         FDRE                                         r  U_AI/U_MICRO/dato1_reg_reg[4]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X84Y85         FDRE (Hold_fdre_C_D)         0.120    -0.266    U_AI/U_MICRO/dato1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_AI/U_PWM/r_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_PWM/r_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.602    -0.562    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  U_AI/U_PWM/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.185    -0.236    U_AI/U_PWM/r_reg_reg[8]_0[0]
    SLICE_X82Y86         LUT3 (Prop_lut3_I1_O)        0.043    -0.193 r  U_AI/U_PWM/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    U_AI/U_PWM/r_reg[2]_i_1_n_0
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.873    -0.800    U_AI/U_PWM/clk_out1
    SLICE_X82Y86         FDRE                                         r  U_AI/U_PWM/r_reg_reg[2]/C
                         clock pessimism              0.238    -0.562    
                         clock uncertainty            0.176    -0.386    
    SLICE_X82Y86         FDRE (Hold_fdre_C_D)         0.104    -0.282    U_AI/U_PWM/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_AI/U_EN/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12M  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            U_AI/U_EN/r_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_12M_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12M_1 rise@0.000ns - clk_out1_clk_12M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.416%)  route 0.191ns (57.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12M rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.605    -0.559    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDCE                                         r  U_AI/U_EN/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.418 r  U_AI/U_EN/r_reg_reg[1]/Q
                         net (fo=17, routed)          0.191    -0.227    U_AI/U_EN/Q[1]
    SLICE_X86Y89         FDPE                                         r  U_AI/U_EN/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12M_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    U_CLK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U_CLK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U_CLK/inst/clk_in1_clk_12M
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U_CLK/inst/clk_out1_clk_12M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U_CLK/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877    -0.796    U_AI/U_EN/clk_out1
    SLICE_X86Y89         FDPE                                         r  U_AI/U_EN/r_reg_reg[0]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.176    -0.383    
    SLICE_X86Y89         FDPE (Hold_fdpe_C_D)         0.066    -0.317    U_AI/U_EN/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.090    





