<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CCSIDR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CCSIDR_EL1, Current Cache Size ID Register</h1><p>The CCSIDR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Provides information about the architecture of the currently selected cache.</p>
        <p>This 
        register
       is part of the Identification registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td><td>RO</td></tr></table>
          <p>If <a href="AArch64-csselr_el1.html">CSSELR_EL1</a>.Level indicates a cache that is not implemented, then on a read of the CCSIDR_EL1 the behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and can be one of the following:</p>
        
          <ul>
            <li>
              The CCSIDR_EL1 read is treated as NOP.
            </li>
            <li>
              The CCSIDR_EL1 read is <span class="arm-defined-word">UNDEFINED</span>.
            </li>
            <li>
              The CCSIDR_EL1 read returns an <span class="arm-defined-word">UNKNOWN</span> value.
            </li>
          </ul>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TID2==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch64 System register CCSIDR_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-ccsidr.html">CCSIDR</a>.
          </p>
          <p>The implementation includes one CCSIDR_EL1 for each cache that it can access. <a href="AArch64-csselr_el1.html">CSSELR_EL1</a> selects which Cache Size ID Register is accessible.</p>
        <h2>Attributes</h2>
          <p>CCSIDR_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CCSIDR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#UNKNOWN">UNKNOWN</a></td><td class="lr" colspan="15"><a href="#NumSets">NumSets</a></td><td class="lr" colspan="10"><a href="#Associativity">Associativity</a></td><td class="lr" colspan="3"><a href="#LineSize">LineSize</a></td></tr></tbody></table><h4 id="UNKNOWN">UNKNOWN, bits [31:28]
                  </h4>
              <p>Reserved, <span class="arm-defined-word">UNKNOWN</span>.</p>
            <h4 id="NumSets">NumSets, bits [27:13]
                  </h4>
              <p>(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.</p>
            <h4 id="Associativity">Associativity, bits [12:3]
                  </h4>
              <p>(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.</p>
            <h4 id="LineSize">LineSize, bits [2:0]
                  </h4>
              <p>(Log<sub>2</sub>(Number of bytes in cache line)) - 4. For example:</p>
            
              <p>For a line length of 16 bytes: Log<sub>2</sub>(16) = 4, LineSize entry = 0. This is the minimum line length.</p>
            
              <p>For a line length of 32 bytes: Log<sub>2</sub>(32) = 5, LineSize entry = 1.</p>
            <div class="text_after_fields">
            <div class="note"><span class="note-header">Note</span>
              <p>The parameters NumSets, Associativity, and LineSize in these registers define the architecturally visible parameters that are required for the cache maintenance by Set/Way instructions. They are not guaranteed to represent the actual microarchitectural features of a design. You cannot make any inference about the actual sizes of caches based on these parameters.</p>
            </div>
          </div><h2>Accessing the CCSIDR_EL1</h2><p>To access the CCSIDR_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, CCSIDR_EL1 ; Read CCSIDR_EL1 into Xt</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>11</td><td>001</td><td>0000</td><td>0000</td><td>000</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
