##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_SBD_IntClock
		4.3::Critical Path Report for UART_Wind_IntClock
		4.4::Critical Path Report for clock
		4.5::Critical Path Report for psoc_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (psoc_IntClock:R vs. psoc_IntClock:R)
		5.2::Critical Path Report for (clock:R vs. clock:R)
		5.3::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
		5.4::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. psoc_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_theACLK                  | N/A                   | Target: 1.71 MHz   | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 1.85 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 50.21 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: UART_SBD_IntClock            | Frequency: 35.38 MHz  | Target: 0.46 MHz   | 
Clock: UART_Wind_IntClock           | Frequency: 35.99 MHz  | Target: 0.15 MHz   | 
Clock: clock                        | Frequency: 55.53 MHz  | Target: 1.00 MHz   | 
Clock: psoc_IntClock                | Frequency: 25.29 MHz  | Target: 1.60 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           UART_SBD_IntClock   41666.7          23041       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UART_Wind_IntClock  41666.7          21751       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           clock               41666.7          27096       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           psoc_IntClock       41666.7          30768       N/A              N/A         N/A              N/A         N/A              N/A         
UART_SBD_IntClock   UART_SBD_IntClock   2.16667e+006     2138399     N/A              N/A         N/A              N/A         N/A              N/A         
UART_Wind_IntClock  UART_Wind_IntClock  6.5e+006         6472211     N/A              N/A         N/A              N/A         N/A              N/A         
clock               clock               1e+006           981993      N/A              N/A         N/A              N/A         N/A              N/A         
psoc_IntClock       psoc_IntClock       625000           585459      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase      
----------------  ------------  --------------------  
SBD_Tx(0)_PAD     31596         UART_SBD_IntClock:R   
SCL_1(0)_PAD:out  32327         psoc_IntClock:R       
SDA_1(0)_PAD:out  25561         psoc_IntClock:R       
Wind_Tx(0)_PAD    30220         UART_Wind_IntClock:R  
clockPin(0)_PAD   25752         clock:R               
selectPin(0)_PAD  25065         clock:R               


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.21 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21751p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell6         2667   2667  21751  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     5793   8460  21751  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  11810  21751  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2896  14706  21751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_SBD_IntClock
***********************************************
Clock: UART_SBD_IntClock
Frequency: 35.38 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2138399p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21978
-------------------------------------   ----- 
End-of-path arrival time (ps)           21978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2138399  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/main_0      macrocell24     6129  11809  2138399  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/q           macrocell24     3350  15159  2138399  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   6819  21978  2138399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Wind_IntClock
************************************************
Clock: UART_Wind_IntClock
Frequency: 35.99 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6472211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21499
-------------------------------------   ----- 
End-of-path arrival time (ps)           21499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6472211  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/main_0      macrocell46     6217  11897  6472211  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/q           macrocell46     3350  15247  6472211  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   6251  21499  6472211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for clock
***********************************
Clock: clock
Frequency: 55.53 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 981993p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16437
-------------------------------------   ----- 
End-of-path arrival time (ps)           16437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  981993  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     3609   8889  981993  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  12239  981993  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    4198  16437  981993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for psoc_IntClock
*******************************************
Clock: psoc_IntClock
Frequency: 25.29 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \psoc:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 585459p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -5310
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             619690

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34231
-------------------------------------   ----- 
End-of-path arrival time (ps)           34231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q            macrocell67     1250   1250  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/main_7            macrocell69    13082  14332  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/q                 macrocell69     3350  17682  585459  RISE       1
\psoc:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell71    10334  28016  585459  RISE       1
\psoc:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell71     3350  31366  585459  RISE       1
\psoc:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell9   2865  34231  585459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Master:ClkGen:u0\/clock                     datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (psoc_IntClock:R vs. psoc_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \psoc:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 585459p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -5310
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             619690

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34231
-------------------------------------   ----- 
End-of-path arrival time (ps)           34231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q            macrocell67     1250   1250  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/main_7            macrocell69    13082  14332  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/q                 macrocell69     3350  17682  585459  RISE       1
\psoc:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell71    10334  28016  585459  RISE       1
\psoc:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell71     3350  31366  585459  RISE       1
\psoc:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell9   2865  34231  585459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Master:ClkGen:u0\/clock                     datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (clock:R vs. clock:R)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 981993p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16437
-------------------------------------   ----- 
End-of-path arrival time (ps)           16437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  981993  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     3609   8889  981993  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  12239  981993  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    4198  16437  981993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1


5.3::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2138399p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21978
-------------------------------------   ----- 
End-of-path arrival time (ps)           21978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2138399  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/main_0      macrocell24     6129  11809  2138399  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/q           macrocell24     3350  15159  2138399  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   6819  21978  2138399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (UART_Wind_IntClock:R vs. UART_Wind_IntClock:R)
*****************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6472211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21499
-------------------------------------   ----- 
End-of-path arrival time (ps)           21499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6472211  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/main_0      macrocell46     6217  11897  6472211  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/q           macrocell46     3350  15247  6472211  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   6251  21499  6472211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. psoc_IntClock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \psoc:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30768p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#15 vs. psoc_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                        iocell5       1816   1816  30768  RISE       1
\psoc:bI2C_UDB:sda_in_reg\/main_0  macrocell89   5573   7389  30768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:sda_in_reg\/clock_0                         macrocell89         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 27096p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyBUS_CLK:R#24 vs. clock:R#2)   41667
- Setup time                                    -6780
---------------------------------------------   ----- 
End-of-path required time (ps)                  34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell9             0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell9         2503   2503  27096  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   5287   7790  27096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23041p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13416
-------------------------------------   ----- 
End-of-path arrival time (ps)           13416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell2         2187   2187  23041  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell15     5570   7757  23041  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell15     3350  11107  23041  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13416  23041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. UART_Wind_IntClock:R)
********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21751p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell6         2667   2667  21751  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     5793   8460  21751  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  11810  21751  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2896  14706  21751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21751p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -5210
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14706
-------------------------------------   ----- 
End-of-path arrival time (ps)           14706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                                iocell6         2667   2667  21751  RISE       1
\UART_Wind:BUART:rx_postpoll\/main_0         macrocell37     5793   8460  21751  RISE       1
\UART_Wind:BUART:rx_postpoll\/q              macrocell37     3350  11810  21751  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2896  14706  21751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23041p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13416
-------------------------------------   ----- 
End-of-path arrival time (ps)           13416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell2         2187   2187  23041  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell15     5570   7757  23041  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell15     3350  11107  23041  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2309  13416  23041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 27096p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyBUS_CLK:R#24 vs. clock:R#2)   41667
- Setup time                                    -6780
---------------------------------------------   ----- 
End-of-path required time (ps)                  34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell9             0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell9         2503   2503  27096  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   5287   7790  27096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 29676p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8481
-------------------------------------   ---- 
End-of-path arrival time (ps)           8481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell6       2667   2667  21751  RISE       1
\UART_Wind:BUART:rx_state_2\/main_5  macrocell39   5814   8481  29676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29697p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb    iocell6       2667   2667  21751  RISE       1
MODIN1_0/main_2  macrocell1    5793   8460  29697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29697p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8460
-------------------------------------   ---- 
End-of-path arrival time (ps)           8460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb    iocell6       2667   2667  21751  RISE       1
MODIN1_1/main_2  macrocell2    5793   8460  29697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 30398p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell2       2187   2187  23041  RISE       1
\UART_SBD:BUART:rx_state_2\/main_8  macrocell17   5571   7758  30398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_0\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 30399p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell2       2187   2187  23041  RISE       1
\UART_SBD:BUART:pollcount_0\/main_2  macrocell8    5570   7757  30399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_1\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 30399p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7757
-------------------------------------   ---- 
End-of-path arrival time (ps)           7757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell2       2187   2187  23041  RISE       1
\UART_SBD:BUART:pollcount_1\/main_3  macrocell9    5570   7757  30399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_last\/main_0
Capture Clock  : \UART_Wind:BUART:rx_last\/clock_0
Path slack     : 30428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                     iocell6       2667   2667  21751  RISE       1
\UART_Wind:BUART:rx_last\/main_0  macrocell35   5062   7729  30428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 30428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                        iocell6       2667   2667  21751  RISE       1
\UART_Wind:BUART:rx_state_0\/main_5  macrocell38   5062   7729  30428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Wind_Rx(0)/fb
Path End       : \UART_Wind:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 30428p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_Wind_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Wind_Rx(0)/in_clock                                         iocell6             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Wind_Rx(0)/fb                         iocell6       2667   2667  21751  RISE       1
\UART_Wind:BUART:rx_status_3\/main_5  macrocell42   5062   7729  30428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \psoc:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 30768p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#15 vs. psoc_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7389
-------------------------------------   ---- 
End-of-path arrival time (ps)           7389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                        iocell5       1816   1816  30768  RISE       1
\psoc:bI2C_UDB:sda_in_reg\/main_0  macrocell89   5573   7389  30768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:sda_in_reg\/clock_0                         macrocell89         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_last\/main_0
Capture Clock  : \UART_SBD:BUART:rx_last\/clock_0
Path slack     : 31301p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                     iocell2       2187   2187  23041  RISE       1
\UART_SBD:BUART:rx_last\/main_0  macrocell13   4669   6856  31301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 31301p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell2       2187   2187  23041  RISE       1
\UART_SBD:BUART:rx_state_0\/main_9  macrocell16   4669   6856  31301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 31301p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell2             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell2       2187   2187  23041  RISE       1
\UART_SBD:BUART:rx_status_3\/main_6  macrocell20   4669   6856  31301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \psoc:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 31624p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#15 vs. psoc_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                        iocell4       1828   1828  31624  RISE       1
\psoc:bI2C_UDB:clk_eq_reg\/main_0  macrocell66   4705   6533  31624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clk_eq_reg\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \psoc:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 31624p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#15 vs. psoc_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6533
-------------------------------------   ---- 
End-of-path arrival time (ps)           6533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell4             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                        iocell4       1828   1828  31624  RISE       1
\psoc:bI2C_UDB:scl_in_reg\/main_0  macrocell86   4705   6533  31624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:scl_in_reg\/clock_0                         macrocell86         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \psoc:bI2C_UDB:status_1\/main_6
Capture Clock  : \psoc:bI2C_UDB:status_1\/clock_0
Path slack     : 31659p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#15 vs. psoc_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                      iocell5       1816   1816  30768  RISE       1
\psoc:bI2C_UDB:status_1\/main_6  macrocell91   4682   6498  31659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \psoc:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 585459p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -5310
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             619690

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34231
-------------------------------------   ----- 
End-of-path arrival time (ps)           34231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q            macrocell67     1250   1250  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/main_7            macrocell69    13082  14332  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/q                 macrocell69     3350  17682  585459  RISE       1
\psoc:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell71    10334  28016  585459  RISE       1
\psoc:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell71     3350  31366  585459  RISE       1
\psoc:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell9   2865  34231  585459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Master:ClkGen:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \psoc:bI2C_UDB:Shifter:u0\/clock
Path slack     : 590749p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -6290
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27961
-------------------------------------   ----- 
End-of-path arrival time (ps)           27961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q          macrocell67      1250   1250  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/main_7          macrocell69     13082  14332  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/q               macrocell69      3350  17682  585459  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell72      3270  20952  590749  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_0\/q       macrocell72      3350  24302  590749  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell10   3659  27961  590749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \psoc:bI2C_UDB:m_state_2\/clock_0
Path slack     : 592723p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28767
-------------------------------------   ----- 
End-of-path arrival time (ps)           28767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q             macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:m_state_2_split\/main_4  macrocell80  15278  16528  592723  RISE       1
\psoc:bI2C_UDB:m_state_2_split\/q       macrocell80   3350  19878  592723  RISE       1
\psoc:bI2C_UDB:m_state_2\/main_5        macrocell79   8889  28767  592723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \psoc:bI2C_UDB:Shifter:u0\/clock
Path slack     : 593234p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -6290
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25476
-------------------------------------   ----- 
End-of-path arrival time (ps)           25476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q               macrocell78      1250   1250  591784  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell73     11886  13136  593234  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_1\/q       macrocell73      3350  16486  593234  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell10   8990  25476  593234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 593474p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28016
-------------------------------------   ----- 
End-of-path arrival time (ps)           28016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q       macrocell67   1250   1250  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/main_7       macrocell69  13082  14332  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/q            macrocell69   3350  17682  585459  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell67  10334  28016  593474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:Net_643_3\/main_8
Capture Clock  : \psoc:Net_643_3\/clock_0
Path slack     : 594366p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27124
-------------------------------------   ----- 
End-of-path arrival time (ps)           27124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q  macrocell67   1250   1250  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/main_7  macrocell69  13082  14332  585459  RISE       1
\psoc:bI2C_UDB:cnt_reset\/q       macrocell69   3350  17682  585459  RISE       1
\psoc:Net_643_3\/main_8           macrocell64   9442  27124  594366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:Net_643_3\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \psoc:bI2C_UDB:m_state_0\/clock_0
Path slack     : 595334p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26156
-------------------------------------   ----- 
End-of-path arrival time (ps)           26156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q             macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:m_state_0_split\/main_4  macrocell77  15212  16462  595334  RISE       1
\psoc:bI2C_UDB:m_state_0_split\/q       macrocell77   3350  19812  595334  RISE       1
\psoc:bI2C_UDB:m_state_0\/main_8        macrocell76   6344  26156  595334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 595453p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26037
-------------------------------------   ----- 
End-of-path arrival time (ps)           26037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q               macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell73  11886  13136  593234  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_1\/q       macrocell73   3350  16486  593234  RISE       1
\psoc:bI2C_UDB:lost_arb_reg\/main_0       macrocell74   9551  26037  595453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:status_3\/main_1
Capture Clock  : \psoc:bI2C_UDB:status_3\/clock_0
Path slack     : 595453p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26037
-------------------------------------   ----- 
End-of-path arrival time (ps)           26037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q               macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell73  11886  13136  593234  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_1\/q       macrocell73   3350  16486  593234  RISE       1
\psoc:bI2C_UDB:status_3\/main_1           macrocell93   9551  26037  595453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_3\/clock_0                           macrocell93         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \psoc:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \psoc:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 599589p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -5310
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             619690

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20101
-------------------------------------   ----- 
End-of-path arrival time (ps)           20101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell10   5280   5280  593294  RISE       1
\psoc:bI2C_UDB:cs_addr_clkgen_0\/main_0      macrocell70      8551  13831  599589  RISE       1
\psoc:bI2C_UDB:cs_addr_clkgen_0\/q           macrocell70      3350  17181  599589  RISE       1
\psoc:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0   datapathcell9    2920  20101  599589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Master:ClkGen:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \psoc:bI2C_UDB:m_state_4\/clock_0
Path slack     : 601131p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20359
-------------------------------------   ----- 
End-of-path arrival time (ps)           20359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q             macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:m_state_4_split\/main_7  macrocell83  13531  14781  601131  RISE       1
\psoc:bI2C_UDB:m_state_4_split\/q       macrocell83   3350  18131  601131  RISE       1
\psoc:bI2C_UDB:m_state_4\/main_6        macrocell82   2228  20359  601131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:status_0\/main_1
Capture Clock  : \psoc:bI2C_UDB:status_0\/clock_0
Path slack     : 601582p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19908
-------------------------------------   ----- 
End-of-path arrival time (ps)           19908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q               macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell73  11886  13136  593234  RISE       1
\psoc:bI2C_UDB:cs_addr_shifter_1\/q       macrocell73   3350  16486  593234  RISE       1
\psoc:bI2C_UDB:status_0\/main_1           macrocell90   3422  19908  601582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_0\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:scl_in_reg\/q
Path End       : \psoc:bI2C_UDB:StsReg\/status_5
Capture Clock  : \psoc:bI2C_UDB:StsReg\/clock
Path slack     : 603780p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -1570
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             623430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19650
-------------------------------------   ----- 
End-of-path arrival time (ps)           19650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:scl_in_reg\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:scl_in_reg\/q     macrocell86    1250   1250  591818  RISE       1
\psoc:bI2C_UDB:status_5\/main_0  macrocell95    6743   7993  603780  RISE       1
\psoc:bI2C_UDB:status_5\/q       macrocell95    3350  11343  603780  RISE       1
\psoc:bI2C_UDB:StsReg\/status_5  statusicell7   8307  19650  603780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:StsReg\/clock                               statusicell7        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \psoc:bI2C_UDB:m_state_1\/clock_0
Path slack     : 603881p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17609
-------------------------------------   ----- 
End-of-path arrival time (ps)           17609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q       macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:m_state_1\/main_1  macrocell78  16359  17609  603881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:status_1\/main_1
Capture Clock  : \psoc:bI2C_UDB:status_1\/clock_0
Path slack     : 603886p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17604
-------------------------------------   ----- 
End-of-path arrival time (ps)           17604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q      macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:status_1\/main_1  macrocell91  16354  17604  603886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:status_3\/main_2
Capture Clock  : \psoc:bI2C_UDB:status_3\/clock_0
Path slack     : 603886p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17604
-------------------------------------   ----- 
End-of-path arrival time (ps)           17604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q      macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:status_3\/main_2  macrocell93  16354  17604  603886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_3\/clock_0                           macrocell93         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \psoc:bI2C_UDB:m_state_4\/clock_0
Path slack     : 606721p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14769
-------------------------------------   ----- 
End-of-path arrival time (ps)           14769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q       macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:m_state_4\/main_3  macrocell82  13519  14769  606721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:sda_x_wire\/main_6
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 606721p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14769
-------------------------------------   ----- 
End-of-path arrival time (ps)           14769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q  macrocell78   1250   1250  591784  RISE       1
\psoc:sda_x_wire\/main_6     macrocell96  13519  14769  606721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:status_2\/main_4
Capture Clock  : \psoc:bI2C_UDB:status_2\/clock_0
Path slack     : 606723p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14767
-------------------------------------   ----- 
End-of-path arrival time (ps)           14767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q      macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:status_2\/main_4  macrocell92  13517  14767  606723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_2\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \psoc:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \psoc:bI2C_UDB:m_state_0\/clock_0
Path slack     : 607659p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13831
-------------------------------------   ----- 
End-of-path arrival time (ps)           13831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell10   5280   5280  593294  RISE       1
\psoc:bI2C_UDB:m_state_0\/main_0             macrocell76      8551  13831  607659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:status_1\/main_8
Capture Clock  : \psoc:bI2C_UDB:status_1\/clock_0
Path slack     : 607747p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13743
-------------------------------------   ----- 
End-of-path arrival time (ps)           13743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q  macrocell67   1250   1250  585459  RISE       1
\psoc:bI2C_UDB:status_1\/main_8   macrocell91  12493  13743  607747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \psoc:bI2C_UDB:m_state_1\/clock_0
Path slack     : 607765p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13725
-------------------------------------   ----- 
End-of-path arrival time (ps)           13725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q  macrocell67   1250   1250  585459  RISE       1
\psoc:bI2C_UDB:m_state_1\/main_7  macrocell78  12475  13725  607765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \psoc:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 607835p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13655
-------------------------------------   ----- 
End-of-path arrival time (ps)           13655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q            macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/main_5  macrocell65  12405  13655  607835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:Net_643_3\/q
Path End       : \psoc:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \psoc:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 607850p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13640
-------------------------------------   ----- 
End-of-path arrival time (ps)           13640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:Net_643_3\/clock_0                                   macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:Net_643_3\/q                 macrocell64   1250   1250  588862  RISE       1
\psoc:bI2C_UDB:clk_eq_reg\/main_1  macrocell66  12390  13640  607850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clk_eq_reg\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:lost_arb_reg\/q
Path End       : \psoc:sda_x_wire\/main_9
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 608127p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13363
-------------------------------------   ----- 
End-of-path arrival time (ps)           13363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:lost_arb_reg\/q  macrocell74   1250   1250  602410  RISE       1
\psoc:sda_x_wire\/main_9        macrocell96  12113  13363  608127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \psoc:bI2C_UDB:m_state_1\/clock_0
Path slack     : 608286p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13204
-------------------------------------   ----- 
End-of-path arrival time (ps)           13204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q         macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:m_state_1\/main_6  macrocell78  11954  13204  608286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 608354p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13136
-------------------------------------   ----- 
End-of-path arrival time (ps)           13136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q       macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_7  macrocell81  11886  13136  608354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \psoc:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 608414p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13076
-------------------------------------   ----- 
End-of-path arrival time (ps)           13076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell10   5280   5280  593294  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_3             macrocell81      7796  13076  608414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:Net_643_3\/main_4
Capture Clock  : \psoc:Net_643_3\/clock_0
Path slack     : 608629p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12861
-------------------------------------   ----- 
End-of-path arrival time (ps)           12861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q  macrocell78   1250   1250  591784  RISE       1
\psoc:Net_643_3\/main_4      macrocell64  11611  12861  608629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:Net_643_3\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:status_0\/main_5
Capture Clock  : \psoc:bI2C_UDB:status_0\/clock_0
Path slack     : 608629p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12861
-------------------------------------   ----- 
End-of-path arrival time (ps)           12861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q      macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:status_0\/main_5  macrocell90  11611  12861  608629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_0\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \psoc:bI2C_UDB:m_state_0\/clock_0
Path slack     : 608696p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12794
-------------------------------------   ----- 
End-of-path arrival time (ps)           12794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q       macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:m_state_0\/main_4  macrocell76  11544  12794  608696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \psoc:sda_x_wire\/main_2
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 609305p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12185
-------------------------------------   ----- 
End-of-path arrival time (ps)           12185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                            model name      delay     AT   slack  edge  Fanout
----------------------------------  --------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:Shifter:u0\/so_comb  datapathcell10   4550   4550  609305  RISE       1
\psoc:sda_x_wire\/main_2            macrocell96      7635  12185  609305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:lost_arb_reg\/q
Path End       : \psoc:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 609461p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12029
-------------------------------------   ----- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:lost_arb_reg\/q     macrocell74   1250   1250  602410  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_11  macrocell81  10779  12029  609461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \psoc:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 609669p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11821
-------------------------------------   ----- 
End-of-path arrival time (ps)           11821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q            macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:lost_arb_reg\/main_1  macrocell74  10571  11821  609669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:status_1\/main_7
Capture Clock  : \psoc:bI2C_UDB:status_1\/clock_0
Path slack     : 609669p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11821
-------------------------------------   ----- 
End-of-path arrival time (ps)           11821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q        macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:status_1\/main_7  macrocell91  10571  11821  609669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:status_3\/main_7
Capture Clock  : \psoc:bI2C_UDB:status_3\/clock_0
Path slack     : 609669p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11821
-------------------------------------   ----- 
End-of-path arrival time (ps)           11821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q        macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:status_3\/main_7  macrocell93  10571  11821  609669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_3\/clock_0                           macrocell93         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \psoc:bI2C_UDB:m_state_1\/clock_0
Path slack     : 610103p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q       macrocell81   1250   1250  587526  RISE       1
\psoc:bI2C_UDB:m_state_1\/main_2  macrocell78  10137  11387  610103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \psoc:bI2C_UDB:m_state_0\/clock_0
Path slack     : 610316p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11174
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q  macrocell67   1250   1250  585459  RISE       1
\psoc:bI2C_UDB:m_state_0\/main_7  macrocell76   9924  11174  610316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_0\/q
Path End       : \psoc:bI2C_UDB:status_1\/main_5
Capture Clock  : \psoc:bI2C_UDB:status_1\/clock_0
Path slack     : 610586p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10904
-------------------------------------   ----- 
End-of-path arrival time (ps)           10904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_0\/q      macrocell76   1250   1250  588038  RISE       1
\psoc:bI2C_UDB:status_1\/main_5  macrocell91   9654  10904  610586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_0\/q
Path End       : \psoc:bI2C_UDB:status_3\/main_6
Capture Clock  : \psoc:bI2C_UDB:status_3\/clock_0
Path slack     : 610586p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10904
-------------------------------------   ----- 
End-of-path arrival time (ps)           10904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_0\/q      macrocell76   1250   1250  588038  RISE       1
\psoc:bI2C_UDB:status_3\/main_6  macrocell93   9654  10904  610586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_3\/clock_0                           macrocell93         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:bI2C_UDB:status_1\/main_3
Capture Clock  : \psoc:bI2C_UDB:status_1\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q      macrocell79   1250   1250  587165  RISE       1
\psoc:bI2C_UDB:status_1\/main_3  macrocell91   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:bI2C_UDB:status_3\/main_4
Capture Clock  : \psoc:bI2C_UDB:status_3\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q      macrocell79   1250   1250  587165  RISE       1
\psoc:bI2C_UDB:status_3\/main_4  macrocell93   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_3\/clock_0                           macrocell93         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \psoc:bI2C_UDB:m_state_1\/clock_0
Path slack     : 610689p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q       macrocell79   1250   1250  587165  RISE       1
\psoc:bI2C_UDB:m_state_1\/main_3  macrocell78   9551  10801  610689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:bI2C_UDB:status_1\/main_2
Capture Clock  : \psoc:bI2C_UDB:status_1\/clock_0
Path slack     : 611044p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q      macrocell81   1250   1250  587526  RISE       1
\psoc:bI2C_UDB:status_1\/main_2  macrocell91   9196  10446  611044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:bI2C_UDB:status_3\/main_3
Capture Clock  : \psoc:bI2C_UDB:status_3\/clock_0
Path slack     : 611044p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10446
-------------------------------------   ----- 
End-of-path arrival time (ps)           10446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q      macrocell81   1250   1250  587526  RISE       1
\psoc:bI2C_UDB:status_3\/main_3  macrocell93   9196  10446  611044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_3\/clock_0                           macrocell93         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:Net_643_3\/main_7
Capture Clock  : \psoc:Net_643_3\/clock_0
Path slack     : 611491p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9999
-------------------------------------   ---- 
End-of-path arrival time (ps)           9999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q  macrocell67   1250   1250  585459  RISE       1
\psoc:Net_643_3\/main_7           macrocell64   8749   9999  611491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:Net_643_3\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_0\/q
Path End       : \psoc:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \psoc:bI2C_UDB:m_state_1\/clock_0
Path slack     : 611558p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9932
-------------------------------------   ---- 
End-of-path arrival time (ps)           9932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_0\/q       macrocell76   1250   1250  588038  RISE       1
\psoc:bI2C_UDB:m_state_1\/main_5  macrocell78   8682   9932  611558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 611637p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9853
-------------------------------------   ---- 
End-of-path arrival time (ps)           9853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q   macrocell67   1250   1250  585459  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_10  macrocell81   8603   9853  611637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:Net_643_3\/main_1
Capture Clock  : \psoc:Net_643_3\/clock_0
Path slack     : 611870p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q  macrocell82   1250   1250  585555  RISE       1
\psoc:Net_643_3\/main_1      macrocell64   8370   9620  611870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:Net_643_3\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:status_0\/main_2
Capture Clock  : \psoc:bI2C_UDB:status_0\/clock_0
Path slack     : 611870p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9620
-------------------------------------   ---- 
End-of-path arrival time (ps)           9620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q      macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:status_0\/main_2  macrocell90   8370   9620  611870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_0\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \psoc:bI2C_UDB:m_state_0\/clock_0
Path slack     : 611943p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9547
-------------------------------------   ---- 
End-of-path arrival time (ps)           9547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q       macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:m_state_0\/main_1  macrocell76   8297   9547  611943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_0\/q
Path End       : \psoc:bI2C_UDB:status_2\/main_5
Capture Clock  : \psoc:bI2C_UDB:status_2\/clock_0
Path slack     : 612259p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_0\/q      macrocell76   1250   1250  588038  RISE       1
\psoc:bI2C_UDB:status_2\/main_5  macrocell92   7981   9231  612259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_2\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_0\/q
Path End       : \psoc:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \psoc:bI2C_UDB:m_state_4\/clock_0
Path slack     : 612268p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_0\/q       macrocell76   1250   1250  588038  RISE       1
\psoc:bI2C_UDB:m_state_4\/main_4  macrocell82   7972   9222  612268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_0\/q
Path End       : \psoc:sda_x_wire\/main_7
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 612268p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9222
-------------------------------------   ---- 
End-of-path arrival time (ps)           9222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_0\/q  macrocell76   1250   1250  588038  RISE       1
\psoc:sda_x_wire\/main_7     macrocell96   7972   9222  612268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 612438p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9052
-------------------------------------   ---- 
End-of-path arrival time (ps)           9052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q       macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_4  macrocell81   7802   9052  612438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:sda_in_reg\/q
Path End       : \psoc:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \psoc:bI2C_UDB:Shifter:u0\/clock
Path slack     : 612608p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -6770
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             618230

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5622
-------------------------------------   ---- 
End-of-path arrival time (ps)           5622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:sda_in_reg\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                             model name      delay     AT   slack  edge  Fanout
-----------------------------------  --------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:sda_in_reg\/q         macrocell89      1250   1250  612608  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/route_si  datapathcell10   4372   5622  612608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \psoc:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 612817p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8673
-------------------------------------   ---- 
End-of-path arrival time (ps)           8673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q       macrocell67   1250   1250  585459  RISE       1
\psoc:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell68   7423   8673  612817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc2_reg\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \psoc:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \psoc:bI2C_UDB:m_state_2\/clock_0
Path slack     : 613079p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc1_reg\/q  macrocell67   1250   1250  585459  RISE       1
\psoc:bI2C_UDB:m_state_2\/main_4  macrocell79   7161   8411  613079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \psoc:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613278p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8212
-------------------------------------   ---- 
End-of-path arrival time (ps)           8212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q       macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:m_state_1\/main_4  macrocell78   6962   8212  613278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:status_1\/main_4
Capture Clock  : \psoc:bI2C_UDB:status_1\/clock_0
Path slack     : 613293p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q      macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:status_1\/main_4  macrocell91   6947   8197  613293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_1\/q
Path End       : \psoc:bI2C_UDB:status_3\/main_5
Capture Clock  : \psoc:bI2C_UDB:status_3\/clock_0
Path slack     : 613293p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8197
-------------------------------------   ---- 
End-of-path arrival time (ps)           8197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_1\/q      macrocell78   1250   1250  591784  RISE       1
\psoc:bI2C_UDB:status_3\/main_5  macrocell93   6947   8197  613293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_3\/clock_0                           macrocell93         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:sda_in_reg\/q
Path End       : \psoc:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 613361p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8129
-------------------------------------   ---- 
End-of-path arrival time (ps)           8129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:sda_in_reg\/clock_0                         macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:sda_in_reg\/q            macrocell89   1250   1250  612608  RISE       1
\psoc:bI2C_UDB:sda_in_last_reg\/main_0  macrocell88   6879   8129  613361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:sda_in_last_reg\/clock_0                    macrocell88         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:sda_x_wire\/main_4
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 613426p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8064
-------------------------------------   ---- 
End-of-path arrival time (ps)           8064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q  macrocell81   1250   1250  587526  RISE       1
\psoc:sda_x_wire\/main_4     macrocell96   6814   8064  613426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \psoc:bI2C_UDB:m_state_2\/clock_0
Path slack     : 613444p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q       macrocell81   1250   1250  587526  RISE       1
\psoc:bI2C_UDB:m_state_2\/main_1  macrocell79   6796   8046  613444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:bI2C_UDB:status_2\/main_2
Capture Clock  : \psoc:bI2C_UDB:status_2\/clock_0
Path slack     : 613444p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q      macrocell81   1250   1250  587526  RISE       1
\psoc:bI2C_UDB:status_2\/main_2  macrocell92   6796   8046  613444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_2\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_0\/q
Path End       : \psoc:Net_643_3\/main_5
Capture Clock  : \psoc:Net_643_3\/clock_0
Path slack     : 613490p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8000
-------------------------------------   ---- 
End-of-path arrival time (ps)           8000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_0\/q  macrocell76   1250   1250  588038  RISE       1
\psoc:Net_643_3\/main_5      macrocell64   6750   8000  613490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:Net_643_3\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_0\/q
Path End       : \psoc:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_0\/q       macrocell76   1250   1250  588038  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_8  macrocell81   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:scl_in_reg\/q
Path End       : \psoc:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:scl_in_reg\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:scl_in_reg\/q         macrocell86   1250   1250  591818  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/main_0  macrocell65   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:scl_in_reg\/q
Path End       : \psoc:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 613497p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:scl_in_reg\/clock_0                         macrocell86         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:scl_in_reg\/q            macrocell86   1250   1250  591818  RISE       1
\psoc:bI2C_UDB:scl_in_last_reg\/main_0  macrocell85   6743   7993  613497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:scl_in_last_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \psoc:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613530p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7960
-------------------------------------   ---- 
End-of-path arrival time (ps)           7960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q       macrocell79   1250   1250  587165  RISE       1
\psoc:bI2C_UDB:m_state_0\/main_3  macrocell76   6710   7960  613530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \psoc:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \psoc:bI2C_UDB:m_state_1\/clock_0
Path slack     : 613561p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Shifter:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell10   5280   5280  593294  RISE       1
\psoc:bI2C_UDB:m_state_1\/main_0             macrocell78      2649   7929  613561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_1\/clock_0                          macrocell78         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \psoc:bI2C_UDB:m_state_0\/clock_0
Path slack     : 613652p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7838
-------------------------------------   ---- 
End-of-path arrival time (ps)           7838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q         macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:m_state_0\/main_6  macrocell76   6588   7838  613652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:sda_in_last_reg\/q
Path End       : \psoc:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \psoc:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:sda_in_last_reg\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:sda_in_last_reg\/q    macrocell88   1250   1250  604240  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/main_3  macrocell65   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:sda_in_last_reg\/q
Path End       : \psoc:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 613957p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:sda_in_last_reg\/clock_0                    macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:sda_in_last_reg\/q        macrocell88   1250   1250  604240  RISE       1
\psoc:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell87   6283   7533  613957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:sda_in_last2_reg\/clock_0                   macrocell87         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:lost_arb_reg\/q
Path End       : \psoc:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \psoc:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 614161p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7329
-------------------------------------   ---- 
End-of-path arrival time (ps)           7329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:lost_arb_reg\/q       macrocell74   1250   1250  602410  RISE       1
\psoc:bI2C_UDB:lost_arb_reg\/main_2  macrocell74   6079   7329  614161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:lost_arb_reg\/clock_0                       macrocell74         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \psoc:bI2C_UDB:m_state_2\/clock_0
Path slack     : 614225p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q       macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:m_state_2\/main_0  macrocell79   6015   7265  614225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:status_2\/main_1
Capture Clock  : \psoc:bI2C_UDB:status_2\/clock_0
Path slack     : 614225p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q      macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:status_2\/main_1  macrocell92   6015   7265  614225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_2\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \psoc:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614255p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  597269  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_0           macrocell81    4655   7235  614255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \psoc:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 614429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:Master:ClkGen:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell9   3850   3850  599205  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell67     3211   7061  614429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:Net_643_3\/main_6
Capture Clock  : \psoc:Net_643_3\/clock_0
Path slack     : 614551p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q  macrocell75   1250   1250  596513  RISE       1
\psoc:Net_643_3\/main_6    macrocell64   5689   6939  614551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:Net_643_3\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:status_0\/main_6
Capture Clock  : \psoc:bI2C_UDB:status_0\/clock_0
Path slack     : 614551p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6939
-------------------------------------   ---- 
End-of-path arrival time (ps)           6939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q        macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:status_0\/main_6  macrocell90   5689   6939  614551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_0\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614553p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q         macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_9  macrocell81   5687   6937  614553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \psoc:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 614673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  596716  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_1           macrocell81    4237   6817  614673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615139p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q       macrocell79   1250   1250  587165  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_6  macrocell81   5101   6351  615139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:Net_643_3\/main_3
Capture Clock  : \psoc:Net_643_3\/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q  macrocell79   1250   1250  587165  RISE       1
\psoc:Net_643_3\/main_3      macrocell64   4855   6105  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:Net_643_3\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:bI2C_UDB:status_0\/main_4
Capture Clock  : \psoc:bI2C_UDB:status_0\/clock_0
Path slack     : 615385p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q      macrocell79   1250   1250  587165  RISE       1
\psoc:bI2C_UDB:status_0\/main_4  macrocell90   4855   6105  615385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_0\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \psoc:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q       macrocell82   1250   1250  585555  RISE       1
\psoc:bI2C_UDB:m_state_4\/main_1  macrocell82   4569   5819  615671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_4\/q
Path End       : \psoc:sda_x_wire\/main_3
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 615671p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_4\/q  macrocell82   1250   1250  585555  RISE       1
\psoc:sda_x_wire\/main_3     macrocell96   4569   5819  615671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \psoc:bI2C_UDB:m_state_2\/clock_0
Path slack     : 615707p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q         macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:m_state_2\/main_3  macrocell79   4533   5783  615707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:status_2\/main_6
Capture Clock  : \psoc:bI2C_UDB:status_2\/clock_0
Path slack     : 615707p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q        macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:status_2\/main_6  macrocell92   4533   5783  615707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_2\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \psoc:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \psoc:bI2C_UDB:m_state_4\/clock_0
Path slack     : 615733p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  597318  RISE       1
\psoc:bI2C_UDB:m_state_4\/main_0           macrocell82    3177   5757  615733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \psoc:sda_x_wire\/main_1
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 615733p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  597318  RISE       1
\psoc:sda_x_wire\/main_1                   macrocell96    3177   5757  615733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \psoc:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615758p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5732
-------------------------------------   ---- 
End-of-path arrival time (ps)           5732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q       macrocell81   1250   1250  587526  RISE       1
\psoc:bI2C_UDB:m_state_0\/main_2  macrocell76   4482   5732  615758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \psoc:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 615780p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  611082  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_2           macrocell81    3130   5710  615780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_0\/q
Path End       : \psoc:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \psoc:bI2C_UDB:m_state_0\/clock_0
Path slack     : 615831p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_0\/q       macrocell76   1250   1250  588038  RISE       1
\psoc:bI2C_UDB:m_state_0\/main_5  macrocell76   4409   5659  615831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_0\/clock_0                          macrocell76         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:Net_643_3\/main_2
Capture Clock  : \psoc:Net_643_3\/clock_0
Path slack     : 615923p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q  macrocell81   1250   1250  587526  RISE       1
\psoc:Net_643_3\/main_2      macrocell64   4317   5567  615923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:Net_643_3\/clock_0                                   macrocell64         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:bI2C_UDB:status_0\/main_3
Capture Clock  : \psoc:bI2C_UDB:status_0\/clock_0
Path slack     : 615923p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q      macrocell81   1250   1250  587526  RISE       1
\psoc:bI2C_UDB:status_0\/main_3  macrocell90   4317   5567  615923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_0\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \psoc:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616165p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q         macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:m_state_4\/main_5  macrocell82   4075   5325  616165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:sda_x_wire\/main_8
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 616165p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q  macrocell75   1250   1250  596513  RISE       1
\psoc:sda_x_wire\/main_8   macrocell96   4075   5325  616165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 616172p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5318
-------------------------------------   ---- 
End-of-path arrival time (ps)           5318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q              macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell68   4068   5318  616172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc2_reg\/clock_0                     macrocell68         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_reset\/q
Path End       : \psoc:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 616175p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5315
-------------------------------------   ---- 
End-of-path arrival time (ps)           5315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_reset\/q              macrocell75   1250   1250  596513  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell67   4065   5315  616175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc1_reg\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \psoc:bI2C_UDB:m_state_2\/clock_0
Path slack     : 616300p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q       macrocell79   1250   1250  587165  RISE       1
\psoc:bI2C_UDB:m_state_2\/main_2  macrocell79   3940   5190  616300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:bI2C_UDB:status_2\/main_3
Capture Clock  : \psoc:bI2C_UDB:status_2\/clock_0
Path slack     : 616300p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5190
-------------------------------------   ---- 
End-of-path arrival time (ps)           5190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q      macrocell79   1250   1250  587165  RISE       1
\psoc:bI2C_UDB:status_2\/main_3  macrocell92   3940   5190  616300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_2\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \psoc:bI2C_UDB:m_state_4\/clock_0
Path slack     : 616301p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q       macrocell79   1250   1250  587165  RISE       1
\psoc:bI2C_UDB:m_state_4\/main_2  macrocell82   3939   5189  616301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_4\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_2\/q
Path End       : \psoc:sda_x_wire\/main_5
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 616301p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5189
-------------------------------------   ---- 
End-of-path arrival time (ps)           5189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_2\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_2\/q  macrocell79   1250   1250  587165  RISE       1
\psoc:sda_x_wire\/main_5     macrocell96   3939   5189  616301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:status_3\/q
Path End       : \psoc:bI2C_UDB:status_3\/main_0
Capture Clock  : \psoc:bI2C_UDB:status_3\/clock_0
Path slack     : 616422p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_3\/clock_0                           macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:status_3\/q       macrocell93   1250   1250  616422  RISE       1
\psoc:bI2C_UDB:status_3\/main_0  macrocell93   3818   5068  616422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_3\/clock_0                           macrocell93         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:status_0\/q
Path End       : \psoc:bI2C_UDB:status_0\/main_0
Capture Clock  : \psoc:bI2C_UDB:status_0\/clock_0
Path slack     : 616479p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_0\/clock_0                           macrocell90         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:status_0\/q       macrocell90   1250   1250  616479  RISE       1
\psoc:bI2C_UDB:status_0\/main_0  macrocell90   3761   5011  616479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_0\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:m_state_3\/q
Path End       : \psoc:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \psoc:bI2C_UDB:m_state_3\/clock_0
Path slack     : 616482p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5008
-------------------------------------   ---- 
End-of-path arrival time (ps)           5008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:m_state_3\/q       macrocell81   1250   1250  587526  RISE       1
\psoc:bI2C_UDB:m_state_3\/main_5  macrocell81   3758   5008  616482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_state_3\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \psoc:bI2C_UDB:m_reset\/main_0
Capture Clock  : \psoc:bI2C_UDB:m_reset\/clock_0
Path slack     : 616649p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  616649  RISE       1
\psoc:bI2C_UDB:m_reset\/main_0             macrocell75    2261   4841  616649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:m_reset\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:sda_x_wire\/q
Path End       : \psoc:sda_x_wire\/main_0
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 616914p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\psoc:sda_x_wire\/q       macrocell96   1250   1250  616914  RISE       1
\psoc:sda_x_wire\/main_0  macrocell96   3326   4576  616914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:scl_in_last_reg\/q
Path End       : \psoc:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \psoc:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617462p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:scl_in_last_reg\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:scl_in_last_reg\/q    macrocell85   1250   1250  595769  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/main_1  macrocell65   2778   4028  617462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:scl_in_last_reg\/q
Path End       : \psoc:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \psoc:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 617468p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4022
-------------------------------------   ---- 
End-of-path arrival time (ps)           4022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:scl_in_last_reg\/clock_0                    macrocell85         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:scl_in_last_reg\/q        macrocell85   1250   1250  595769  RISE       1
\psoc:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell84   2772   4022  617468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:scl_in_last2_reg\/clock_0                   macrocell84         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:status_2\/q
Path End       : \psoc:bI2C_UDB:status_2\/main_0
Capture Clock  : \psoc:bI2C_UDB:status_2\/clock_0
Path slack     : 617704p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_2\/clock_0                           macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:status_2\/q       macrocell92   1250   1250  617704  RISE       1
\psoc:bI2C_UDB:status_2\/main_0  macrocell92   2536   3786  617704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_2\/clock_0                           macrocell92         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:status_1\/q
Path End       : \psoc:bI2C_UDB:status_1\/main_0
Capture Clock  : \psoc:bI2C_UDB:status_1\/clock_0
Path slack     : 617935p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:status_1\/q       macrocell91   1250   1250  617935  RISE       1
\psoc:bI2C_UDB:status_1\/main_0  macrocell91   2305   3555  617935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:status_1\/clock_0                           macrocell91         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \psoc:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \psoc:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617936p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:sda_in_last2_reg\/clock_0                   macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:sda_in_last2_reg\/q   macrocell87   1250   1250  608219  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/main_4  macrocell65   2304   3554  617936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \psoc:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \psoc:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617939p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:scl_in_last2_reg\/clock_0                   macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:scl_in_last2_reg\/q   macrocell84   1250   1250  608222  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/main_2  macrocell65   2301   3551  617939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:bus_busy_reg\/q
Path End       : \psoc:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \psoc:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 617943p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:bus_busy_reg\/q       macrocell65   1250   1250  617943  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/main_6  macrocell65   2297   3547  617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:bus_busy_reg\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \psoc:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \psoc:sda_x_wire\/main_10
Capture Clock  : \psoc:sda_x_wire\/clock_0
Path slack     : 617979p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (psoc_IntClock:R#1 vs. psoc_IntClock:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:bI2C_UDB:clkgen_tc2_reg\/clock_0                     macrocell68         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\psoc:bI2C_UDB:clkgen_tc2_reg\/q  macrocell68   1250   1250  617979  RISE       1
\psoc:sda_x_wire\/main_10         macrocell96   2261   3511  617979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\psoc:sda_x_wire\/clock_0                                  macrocell96         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 981993p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16437
-------------------------------------   ----- 
End-of-path arrival time (ps)           16437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  981993  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     3609   8889  981993  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  12239  981993  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    4198  16437  981993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:TxStsReg\/status_3
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 983212p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15218
-------------------------------------   ----- 
End-of-path arrival time (ps)           15218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0   count7cell     2110   2110  983212  RISE       1
\master:BSPIM:load_rx_data\/main_4  macrocell56    4089   6199  983212  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56    3350   9549  983212  RISE       1
\master:BSPIM:TxStsReg\/status_3    statusicell6   5670  15218  983212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 983306p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10394
-------------------------------------   ----- 
End-of-path arrival time (ps)           10394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  983306  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell8   9144  10394  983306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 984225p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9475
-------------------------------------   ---- 
End-of-path arrival time (ps)           9475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  983306  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell7   8225   9475  984225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 984580p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  984580  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell8   7870   9120  984580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \master:BSPIM:mosi_reg\/main_4
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 985267p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11223
-------------------------------------   ----- 
End-of-path arrival time (ps)           11223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u1\/so_comb  datapathcell8   8300   8300  985267  RISE       1
\master:BSPIM:mosi_reg\/main_4     macrocell57     2923  11223  985267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 985404p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1850
----------------------------------------   ------- 
End-of-path required time (ps)              998150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12746
-------------------------------------   ----- 
End-of-path arrival time (ps)           12746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0   count7cell      2110   2110  983212  RISE       1
\master:BSPIM:load_rx_data\/main_4  macrocell56     4089   6199  983212  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350   9549  983212  RISE       1
\master:BSPIM:sR16:Dp:u0\/f1_load   datapathcell7   3197  12746  985404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 985499p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8201
-------------------------------------   ---- 
End-of-path arrival time (ps)           8201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  984580  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell7   6951   8201  985499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 986301p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1850
----------------------------------------   ------- 
End-of-path required time (ps)              998150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11849
-------------------------------------   ----- 
End-of-path arrival time (ps)           11849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0   count7cell      2110   2110  983212  RISE       1
\master:BSPIM:load_rx_data\/main_4  macrocell56     4089   6199  983212  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350   9549  983212  RISE       1
\master:BSPIM:sR16:Dp:u1\/f1_load   datapathcell8   2300  11849  986301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_0\/main_3
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 986709p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9781
-------------------------------------   ---- 
End-of-path arrival time (ps)           9781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  986709  RISE       1
\master:BSPIM:state_0\/main_3               macrocell59     4501   9781  986709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:TxStsReg\/status_0
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 987018p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -1570
----------------------------------------   ------- 
End-of-path required time (ps)              998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11412
-------------------------------------   ----- 
End-of-path arrival time (ps)           11412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q           macrocell59    1250   1250  983306  RISE       1
\master:BSPIM:tx_status_0\/main_2  macrocell62    4504   5754  987018  RISE       1
\master:BSPIM:tx_status_0\/q       macrocell62    3350   9104  987018  RISE       1
\master:BSPIM:TxStsReg\/status_0   statusicell6   2308  11412  987018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:mosi_reg\/main_3
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 987031p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9459
-------------------------------------   ---- 
End-of-path arrival time (ps)           9459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  983306  RISE       1
\master:BSPIM:mosi_reg\/main_3  macrocell57   8209   9459  987031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 987129p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  987129  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell8   5321   6571  987129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 987633p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6300
----------------------------------------   ------- 
End-of-path required time (ps)              993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  987129  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell7   4817   6067  987633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_1\/main_8
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 987635p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8855
-------------------------------------   ---- 
End-of-path arrival time (ps)           8855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  986709  RISE       1
\master:BSPIM:state_1\/main_8               macrocell60     3575   8855  987635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_2\/main_8
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 987635p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8855
-------------------------------------   ---- 
End-of-path arrival time (ps)           8855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  986709  RISE       1
\master:BSPIM:state_2\/main_8               macrocell61     3575   8855  987635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_67/main_0
Capture Clock  : Net_67/clock_0
Path slack     : 988214p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  984580  RISE       1
Net_67/main_0             macrocell5    7026   8276  988214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_68/main_0
Capture Clock  : Net_68/clock_0
Path slack     : 988214p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  984580  RISE       1
Net_68/main_0             macrocell6    7026   8276  988214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:cnt_enable\/main_0
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 988214p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q          macrocell61   1250   1250  984580  RISE       1
\master:BSPIM:cnt_enable\/main_0  macrocell53   7026   8276  988214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_0\/main_0
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 988214p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8276
-------------------------------------   ---- 
End-of-path arrival time (ps)           8276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  984580  RISE       1
\master:BSPIM:state_0\/main_0  macrocell59   7026   8276  988214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:mosi_reg\/main_1
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 988301p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8189
-------------------------------------   ---- 
End-of-path arrival time (ps)           8189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  984580  RISE       1
\master:BSPIM:mosi_reg\/main_1  macrocell57   6939   8189  988301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:ld_ident\/main_7
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 989322p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  983212  RISE       1
\master:BSPIM:ld_ident\/main_7     macrocell54   5058   7168  989322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_1\/main_7
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 989322p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  983212  RISE       1
\master:BSPIM:state_1\/main_7      macrocell60   5058   7168  989322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_2\/main_7
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 989322p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  983212  RISE       1
\master:BSPIM:state_2\/main_7      macrocell61   5058   7168  989322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:ld_ident\/main_0
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 989322p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  984580  RISE       1
\master:BSPIM:ld_ident\/main_0  macrocell54   5918   7168  989322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_1\/main_0
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 989322p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  984580  RISE       1
\master:BSPIM:state_1\/main_0  macrocell60   5918   7168  989322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_2\/main_0
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 989322p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  984580  RISE       1
\master:BSPIM:state_2\/main_0  macrocell61   5918   7168  989322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:load_cond\/main_7
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 989330p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  983212  RISE       1
\master:BSPIM:load_cond\/main_7    macrocell55   5050   7160  989330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:cnt_enable\/main_1
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 989652p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q          macrocell60   1250   1250  987129  RISE       1
\master:BSPIM:cnt_enable\/main_1  macrocell53   5588   6838  989652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_0\/main_1
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 989652p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  987129  RISE       1
\master:BSPIM:state_0\/main_1  macrocell59   5588   6838  989652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_67/main_1
Capture Clock  : Net_67/clock_0
Path slack     : 989653p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  987129  RISE       1
Net_67/main_1             macrocell5    5587   6837  989653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_68/main_1
Capture Clock  : Net_68/clock_0
Path slack     : 989653p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  987129  RISE       1
Net_68/main_1             macrocell6    5587   6837  989653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:mosi_reg\/main_2
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 989878p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  987129  RISE       1
\master:BSPIM:mosi_reg\/main_2  macrocell57   5362   6612  989878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:ld_ident\/main_6
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 990079p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  983217  RISE       1
\master:BSPIM:ld_ident\/main_6     macrocell54   4301   6411  990079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_1\/main_6
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 990079p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  983217  RISE       1
\master:BSPIM:state_1\/main_6      macrocell60   4301   6411  990079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_2\/main_6
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 990079p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  983217  RISE       1
\master:BSPIM:state_2\/main_6      macrocell61   4301   6411  990079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:load_cond\/main_6
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990092p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  983217  RISE       1
\master:BSPIM:load_cond\/main_6    macrocell55   4288   6398  990092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:ld_ident\/main_2
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 990180p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  983306  RISE       1
\master:BSPIM:ld_ident\/main_2  macrocell54   5060   6310  990180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_1\/main_2
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 990180p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  983306  RISE       1
\master:BSPIM:state_1\/main_2  macrocell60   5060   6310  990180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_2\/main_2
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 990180p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6310
-------------------------------------   ---- 
End-of-path arrival time (ps)           6310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  983306  RISE       1
\master:BSPIM:state_2\/main_2  macrocell61   5060   6310  990180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:mosi_reg\/main_8
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 990206p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  983217  RISE       1
\master:BSPIM:mosi_reg\/main_8     macrocell57   4174   6284  990206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:ld_ident\/main_3
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 990638p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  983895  RISE       1
\master:BSPIM:ld_ident\/main_3     macrocell54   3742   5852  990638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_1\/main_3
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 990638p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  983895  RISE       1
\master:BSPIM:state_1\/main_3      macrocell60   3742   5852  990638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_2\/main_3
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 990638p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5852
-------------------------------------   ---- 
End-of-path arrival time (ps)           5852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  983895  RISE       1
\master:BSPIM:state_2\/main_3      macrocell61   3742   5852  990638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:load_cond\/main_3
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990650p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5840
-------------------------------------   ---- 
End-of-path arrival time (ps)           5840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  983895  RISE       1
\master:BSPIM:load_cond\/main_3    macrocell55   3730   5840  990650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:load_cond\/main_2
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990736p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q         macrocell59   1250   1250  983306  RISE       1
\master:BSPIM:load_cond\/main_2  macrocell55   4504   5754  990736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:ld_ident\/main_1
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 990756p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  987129  RISE       1
\master:BSPIM:ld_ident\/main_1  macrocell54   4484   5734  990756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_1\/main_1
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 990756p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  987129  RISE       1
\master:BSPIM:state_1\/main_1  macrocell60   4484   5734  990756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_2\/main_1
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 990756p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  987129  RISE       1
\master:BSPIM:state_2\/main_1  macrocell61   4484   5734  990756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:load_cond\/main_0
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990879p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q         macrocell61   1250   1250  984580  RISE       1
\master:BSPIM:load_cond\/main_0  macrocell55   4361   5611  990879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:ld_ident\/main_4
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 990961p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984096  RISE       1
\master:BSPIM:ld_ident\/main_4     macrocell54   3419   5529  990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_1\/main_4
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 990961p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984096  RISE       1
\master:BSPIM:state_1\/main_4      macrocell60   3419   5529  990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_2\/main_4
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 990961p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984096  RISE       1
\master:BSPIM:state_2\/main_4      macrocell61   3419   5529  990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:load_cond\/main_4
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990972p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984096  RISE       1
\master:BSPIM:load_cond\/main_4    macrocell55   3408   5518  990972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:ld_ident\/main_5
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 990975p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984111  RISE       1
\master:BSPIM:ld_ident\/main_5     macrocell54   3405   5515  990975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_1\/main_5
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 990975p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984111  RISE       1
\master:BSPIM:state_1\/main_5      macrocell60   3405   5515  990975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_2\/main_5
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 990975p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5515
-------------------------------------   ---- 
End-of-path arrival time (ps)           5515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984111  RISE       1
\master:BSPIM:state_2\/main_5      macrocell61   3405   5515  990975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:load_cond\/main_5
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 990983p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5507
-------------------------------------   ---- 
End-of-path arrival time (ps)           5507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984111  RISE       1
\master:BSPIM:load_cond\/main_5    macrocell55   3397   5507  990983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:mosi_reg\/main_9
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 991149p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  983212  RISE       1
\master:BSPIM:mosi_reg\/main_9     macrocell57   3231   5341  991149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:BitCounter\/enable
Capture Clock  : \master:BSPIM:BitCounter\/clock
Path slack     : 991260p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3340
----------------------------------------   ------- 
End-of-path required time (ps)              996660

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  991260  RISE       1
\master:BSPIM:BitCounter\/enable  count7cell    4150   5400  991260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:load_cond\/main_1
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 991329p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q         macrocell60   1250   1250  987129  RISE       1
\master:BSPIM:load_cond\/main_1  macrocell55   3911   5161  991329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_67/q
Path End       : Net_67/main_3
Capture Clock  : Net_67/clock_0
Path slack     : 991450p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_67/q       macrocell5    1250   1250  991450  RISE       1
Net_67/main_3  macrocell5    3790   5040  991450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_68/q
Path End       : Net_68/main_3
Capture Clock  : Net_68/clock_0
Path slack     : 991693p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4797
-------------------------------------   ---- 
End-of-path arrival time (ps)           4797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_68/q       macrocell6    1250   1250  991693  RISE       1
Net_68/main_3  macrocell6    3547   4797  991693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:mosi_reg\/main_5
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 991738p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  983895  RISE       1
\master:BSPIM:mosi_reg\/main_5     macrocell57   2642   4752  991738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \master:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 991810p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -6540
----------------------------------------   ------- 
End-of-path required time (ps)              993460

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell7   1650   1650  991810  RISE       1
\master:BSPIM:sR16:Dp:u1\/sir      datapathcell8      0   1650  991810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:mosi_reg\/main_10
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 992025p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q        macrocell54   1250   1250  992025  RISE       1
\master:BSPIM:mosi_reg\/main_10  macrocell57   3215   4465  992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:mosi_reg\/main_6
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 992064p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  984096  RISE       1
\master:BSPIM:mosi_reg\/main_6     macrocell57   2316   4426  992064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:mosi_reg\/main_7
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 992076p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  984111  RISE       1
\master:BSPIM:mosi_reg\/main_7     macrocell57   2304   4414  992076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_67/main_2
Capture Clock  : Net_67/clock_0
Path slack     : 992312p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  983306  RISE       1
Net_67/main_2             macrocell5    2928   4178  992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_67/clock_0                                             macrocell5          0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_68/main_2
Capture Clock  : Net_68/clock_0
Path slack     : 992312p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  983306  RISE       1
Net_68/main_2             macrocell6    2928   4178  992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_68/clock_0                                             macrocell6          0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:cnt_enable\/main_2
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 992312p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q          macrocell59   1250   1250  983306  RISE       1
\master:BSPIM:cnt_enable\/main_2  macrocell53   2928   4178  992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_0\/main_2
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 992312p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  983306  RISE       1
\master:BSPIM:state_0\/main_2  macrocell59   2928   4178  992312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:cnt_enable\/main_3
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 992613p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  991260  RISE       1
\master:BSPIM:cnt_enable\/main_3  macrocell53   2627   3877  992613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:load_cond\/q
Path End       : \master:BSPIM:load_cond\/main_8
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:load_cond\/q       macrocell55   1250   1250  992929  RISE       1
\master:BSPIM:load_cond\/main_8  macrocell55   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:ld_ident\/main_8
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q       macrocell54   1250   1250  992025  RISE       1
\master:BSPIM:ld_ident\/main_8  macrocell54   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_1\/main_9
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  992025  RISE       1
\master:BSPIM:state_1\/main_9  macrocell60   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_2\/main_9
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  992025  RISE       1
\master:BSPIM:state_2\/main_9  macrocell61   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:mosi_reg\/q
Path End       : \master:BSPIM:mosi_reg\/main_0
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 992950p

Capture Clock Arrival Time                       0
+ Clock path delay                               0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   1000000
- Setup time                                 -3510
----------------------------------------   ------- 
End-of-path required time (ps)              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:mosi_reg\/q       macrocell57   1250   1250  992950  RISE       1
\master:BSPIM:mosi_reg\/main_0  macrocell57   2290   3540  992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2138399p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21978
-------------------------------------   ----- 
End-of-path arrival time (ps)           21978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2138399  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/main_0      macrocell24     6129  11809  2138399  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/q           macrocell24     3350  15159  2138399  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   6819  21978  2138399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2140130p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15016
-------------------------------------   ----- 
End-of-path arrival time (ps)           15016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q                       macrocell23     1250   1250  2140130  RISE       1
\UART_SBD:BUART:counter_load_not\/main_3           macrocell7      7504   8754  2140130  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell7      3350  12104  2140130  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2912  15016  2140130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_SBD:BUART:sTX:TxSts\/clock
Path slack     : 2149699p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15398
-------------------------------------   ----- 
End-of-path arrival time (ps)           15398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2149699  RISE       1
\UART_SBD:BUART:tx_status_0\/main_2                 macrocell28     4452   9732  2149699  RISE       1
\UART_SBD:BUART:tx_status_0\/q                      macrocell28     3350  13082  2149699  RISE       1
\UART_SBD:BUART:sTX:TxSts\/status_0                 statusicell2    2315  15398  2149699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2150523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14573
-------------------------------------   ----- 
End-of-path arrival time (ps)           14573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  2150523  RISE       1
\UART_SBD:BUART:rx_status_4\/main_1                 macrocell21     3633   8913  2150523  RISE       1
\UART_SBD:BUART:rx_status_4\/q                      macrocell21     3350  12263  2150523  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_4                 statusicell1    2311  14573  2150523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_SBD:BUART:tx_bitclk\/clock_0
Path slack     : 2151348p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11809
-------------------------------------   ----- 
End-of-path arrival time (ps)           11809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  2138399  RISE       1
\UART_SBD:BUART:tx_bitclk\/main_0                 macrocell23     6129  11809  2151348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SBD:BUART:sRX:RxBitCounter\/clock
Path slack     : 2152119p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10328
-------------------------------------   ----- 
End-of-path arrival time (ps)           10328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q            macrocell18   1250   1250  2152119  RISE       1
\UART_SBD:BUART:rx_counter_load\/main_2  macrocell12   3407   4657  2152119  RISE       1
\UART_SBD:BUART:rx_counter_load\/q       macrocell12   3350   8007  2152119  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/load   count7cell    2321  10328  2152119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_SBD:BUART:txn\/main_3
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2152943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10213
-------------------------------------   ----- 
End-of-path arrival time (ps)           10213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  2152943  RISE       1
\UART_SBD:BUART:txn\/main_3                macrocell30     2933  10213  2152943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:tx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2153424p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  2149699  RISE       1
\UART_SBD:BUART:tx_state_0\/main_2                  macrocell25     4452   9732  2153424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2154407p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2140130  RISE       1
\UART_SBD:BUART:tx_state_0\/main_4  macrocell25   7499   8749  2154407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2154407p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8749
-------------------------------------   ---- 
End-of-path arrival time (ps)           8749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2140130  RISE       1
\UART_SBD:BUART:tx_state_1\/main_3  macrocell26   7499   8749  2154407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2155273p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell23   1250   1250  2140130  RISE       1
\UART_SBD:BUART:tx_state_2\/main_3  macrocell27   6633   7883  2155273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:txn\/main_5
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2155273p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q  macrocell23   1250   1250  2140130  RISE       1
\UART_SBD:BUART:txn\/main_5   macrocell30   6633   7883  2155273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155392p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q       macrocell10     1250   1250  2152598  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3724   4974  2155392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155841p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4536
-------------------------------------   ---- 
End-of-path arrival time (ps)           4536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q                macrocell26     1250   1250  2144343  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3286   4536  2155841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155908p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q                macrocell16     1250   1250  2153222  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3209   4459  2155908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156209p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q                macrocell25     1250   1250  2144730  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2917   4167  2156209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156792p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q          macrocell11     1250   1250  2156792  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2325   3575  2156792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2157264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2143553  RISE       1
\UART_SBD:BUART:tx_state_0\/main_3  macrocell25   4643   5893  2157264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2157264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2143553  RISE       1
\UART_SBD:BUART:tx_state_1\/main_2  macrocell26   4643   5893  2157264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2157663p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157663  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_5       macrocell14   3384   5494  2157663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157663p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157663  RISE       1
\UART_SBD:BUART:rx_state_2\/main_5         macrocell17   3384   5494  2157663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2157663p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5494
-------------------------------------   ---- 
End-of-path arrival time (ps)           5494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157663  RISE       1
\UART_SBD:BUART:rx_state_3\/main_5         macrocell18   3384   5494  2157663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2157665p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157665  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_7       macrocell14   3381   5491  2157665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157665p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157665  RISE       1
\UART_SBD:BUART:rx_state_2\/main_7         macrocell17   3381   5491  2157665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2157665p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157665  RISE       1
\UART_SBD:BUART:rx_state_3\/main_7         macrocell18   3381   5491  2157665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2157667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157667  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_6       macrocell14   3380   5490  2157667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157667  RISE       1
\UART_SBD:BUART:rx_state_2\/main_6         macrocell17   3380   5490  2157667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2157667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157667  RISE       1
\UART_SBD:BUART:rx_state_3\/main_6         macrocell18   3380   5490  2157667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2157717p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2144343  RISE       1
\UART_SBD:BUART:tx_state_2\/main_0  macrocell27   4189   5439  2157717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:txn\/main_1
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2157717p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q  macrocell26   1250   1250  2144343  RISE       1
\UART_SBD:BUART:txn\/main_1    macrocell30   4189   5439  2157717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2157774p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q   macrocell11   1250   1250  2156792  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_2  macrocell14   4133   5383  2157774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2157774p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2156792  RISE       1
\UART_SBD:BUART:rx_state_2\/main_2   macrocell17   4133   5383  2157774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2157774p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2156792  RISE       1
\UART_SBD:BUART:rx_state_3\/main_2   macrocell18   4133   5383  2157774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2158083p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2144730  RISE       1
\UART_SBD:BUART:tx_state_2\/main_1  macrocell27   3823   5073  2158083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:txn\/main_2
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2158083p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q  macrocell25   1250   1250  2144730  RISE       1
\UART_SBD:BUART:txn\/main_2    macrocell30   3823   5073  2158083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158111p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158111  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_2   macrocell11   2936   5046  2158111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_0\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158116  RISE       1
\UART_SBD:BUART:pollcount_0\/main_1        macrocell8    2931   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_1\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158116  RISE       1
\UART_SBD:BUART:pollcount_1\/main_1        macrocell9    2931   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158116  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_1   macrocell11   2931   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_0\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158116  RISE       1
\UART_SBD:BUART:pollcount_0\/main_0        macrocell8    2931   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_1\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158116  RISE       1
\UART_SBD:BUART:pollcount_1\/main_0        macrocell9    2931   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158116  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_0   macrocell11   2931   5041  2158116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152598  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_0    macrocell14   3717   4967  2158190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152598  RISE       1
\UART_SBD:BUART:rx_state_2\/main_0      macrocell17   3717   4967  2158190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152598  RISE       1
\UART_SBD:BUART:rx_state_3\/main_0      macrocell18   3717   4967  2158190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4967
-------------------------------------   ---- 
End-of-path arrival time (ps)           4967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q      macrocell10   1250   1250  2152598  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_0  macrocell19   3717   4967  2158190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_load_fifo\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2158222p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_load_fifo\/q            macrocell14     1250   1250  2154992  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   5265   6515  2158222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158401p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2157665  RISE       1
\UART_SBD:BUART:rx_state_0\/main_7         macrocell16   2645   4755  2158401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158419p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2157667  RISE       1
\UART_SBD:BUART:rx_state_0\/main_6         macrocell16   2627   4737  2158419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2157663  RISE       1
\UART_SBD:BUART:rx_state_0\/main_5         macrocell16   2624   4734  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158488p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151910  RISE       1
\UART_SBD:BUART:rx_state_0\/main_10  macrocell16   3419   4669  2158488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158488p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151910  RISE       1
\UART_SBD:BUART:rx_status_3\/main_7  macrocell20   3419   4669  2158488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158499p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152119  RISE       1
\UART_SBD:BUART:rx_state_0\/main_3  macrocell16   3407   4657  2158499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158499p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q        macrocell18   1250   1250  2152119  RISE       1
\UART_SBD:BUART:rx_status_3\/main_3  macrocell20   3407   4657  2158499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158511p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2152130  RISE       1
\UART_SBD:BUART:rx_state_0\/main_4  macrocell16   3396   4646  2158511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158511p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q        macrocell17   1250   1250  2152130  RISE       1
\UART_SBD:BUART:rx_status_3\/main_4  macrocell20   3396   4646  2158511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2158622p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2144343  RISE       1
\UART_SBD:BUART:tx_state_0\/main_0  macrocell25   3284   4534  2158622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2158622p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4534
-------------------------------------   ---- 
End-of-path arrival time (ps)           4534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell26   1250   1250  2144343  RISE       1
\UART_SBD:BUART:tx_state_1\/main_0  macrocell26   3284   4534  2158622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158669p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2156792  RISE       1
\UART_SBD:BUART:rx_state_0\/main_2   macrocell16   3238   4488  2158669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158669p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell11   1250   1250  2156792  RISE       1
\UART_SBD:BUART:rx_status_3\/main_2  macrocell20   3238   4488  2158669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158697p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q      macrocell9    1250   1250  2152249  RISE       1
\UART_SBD:BUART:rx_state_0\/main_8  macrocell16   3210   4460  2158697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158697p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell9    1250   1250  2152249  RISE       1
\UART_SBD:BUART:rx_status_3\/main_5  macrocell20   3210   4460  2158697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q         macrocell16   1250   1250  2153222  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_1  macrocell14   3207   4457  2158700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2153222  RISE       1
\UART_SBD:BUART:rx_state_2\/main_1  macrocell17   3207   4457  2158700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2153222  RISE       1
\UART_SBD:BUART:rx_state_3\/main_1  macrocell18   3207   4457  2158700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q               macrocell16   1250   1250  2153222  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_1  macrocell19   3207   4457  2158700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158979p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152598  RISE       1
\UART_SBD:BUART:rx_state_0\/main_0      macrocell16   2927   4177  2158979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158979p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell10   1250   1250  2152598  RISE       1
\UART_SBD:BUART:rx_status_3\/main_0     macrocell20   2927   4177  2158979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_last\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158996p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_last\/q          macrocell13   1250   1250  2158996  RISE       1
\UART_SBD:BUART:rx_state_2\/main_9  macrocell17   2911   4161  2158996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2159000p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2144730  RISE       1
\UART_SBD:BUART:tx_state_0\/main_1  macrocell25   2906   4156  2159000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2159000p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell25   1250   1250  2144730  RISE       1
\UART_SBD:BUART:tx_state_1\/main_1  macrocell26   2906   4156  2159000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_0\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2159268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151910  RISE       1
\UART_SBD:BUART:pollcount_0\/main_3  macrocell8    2638   3888  2159268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_4
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2159268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell8    1250   1250  2151910  RISE       1
\UART_SBD:BUART:pollcount_1\/main_4  macrocell9    2638   3888  2159268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2159276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q         macrocell17   1250   1250  2152130  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_4  macrocell14   2631   3881  2159276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2152130  RISE       1
\UART_SBD:BUART:rx_state_2\/main_4  macrocell17   2631   3881  2159276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell17   1250   1250  2152130  RISE       1
\UART_SBD:BUART:rx_state_3\/main_4  macrocell18   2631   3881  2159276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159276p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q               macrocell17   1250   1250  2152130  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_3  macrocell19   2631   3881  2159276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q         macrocell18   1250   1250  2152119  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_3  macrocell14   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell14         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152119  RISE       1
\UART_SBD:BUART:rx_state_2\/main_3  macrocell17   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell18   1250   1250  2152119  RISE       1
\UART_SBD:BUART:rx_state_3\/main_3  macrocell18   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q               macrocell18   1250   1250  2152119  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_2  macrocell19   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2159603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell16   1250   1250  2153222  RISE       1
\UART_SBD:BUART:rx_state_0\/main_1  macrocell16   2304   3554  2159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2159603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q        macrocell16   1250   1250  2153222  RISE       1
\UART_SBD:BUART:rx_status_3\/main_1  macrocell20   2304   3554  2159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2159608p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell9    1250   1250  2152249  RISE       1
\UART_SBD:BUART:pollcount_1\/main_2  macrocell9    2299   3549  2159608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:txn\/q
Path End       : \UART_SBD:BUART:txn\/main_0
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:txn\/q       macrocell30   1250   1250  2159612  RISE       1
\UART_SBD:BUART:txn\/main_0  macrocell30   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell27   1250   1250  2143553  RISE       1
\UART_SBD:BUART:tx_state_2\/main_2  macrocell27   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:txn\/main_4
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q  macrocell27   1250   1250  2143553  RISE       1
\UART_SBD:BUART:txn\/main_4    macrocell30   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell30         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_status_3\/q
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2160910p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_status_3\/q       macrocell20    1250   1250  2160910  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_3  statusicell1   2937   4187  2160910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6472211p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21499
-------------------------------------   ----- 
End-of-path arrival time (ps)           21499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6472211  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/main_0      macrocell46     6217  11897  6472211  RISE       1
\UART_Wind:BUART:tx_bitclk_enable_pre\/q           macrocell46     3350  15247  6472211  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   6251  21499  6472211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6475004p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                          -11520
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6488480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13476
-------------------------------------   ----- 
End-of-path arrival time (ps)           13476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q                       macrocell45     1250   1250  6475004  RISE       1
\UART_Wind:BUART:counter_load_not\/main_3           macrocell31     6568   7818  6475004  RISE       1
\UART_Wind:BUART:counter_load_not\/q                macrocell31     3350  11168  6475004  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2308  13476  6475004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Wind:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Wind:BUART:tx_bitclk\/clock_0
Path slack     : 6484593p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11897
-------------------------------------   ----- 
End-of-path arrival time (ps)           11897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  6472211  RISE       1
\UART_Wind:BUART:tx_bitclk\/main_0                 macrocell45     6217  11897  6484593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Wind:BUART:sRX:RxBitCounter\/clock
Path slack     : 6484854p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -4220
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6495780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q   macrocell32   1250   1250  6484854  RISE       1
\UART_Wind:BUART:rx_counter_load\/main_0  macrocell34   4005   5255  6484854  RISE       1
\UART_Wind:BUART:rx_counter_load\/q       macrocell34   3350   8605  6484854  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/load   count7cell    2321  10926  6484854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Wind:BUART:sTX:TxSts\/clock
Path slack     : 6484926p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13504
-------------------------------------   ----- 
End-of-path arrival time (ps)           13504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q         macrocell45    1250   1250  6475004  RISE       1
\UART_Wind:BUART:tx_status_0\/main_4  macrocell50    6580   7830  6484926  RISE       1
\UART_Wind:BUART:tx_status_0\/q       macrocell50    3350  11180  6484926  RISE       1
\UART_Wind:BUART:sTX:TxSts\/status_0  statusicell4   2324  13504  6484926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6485167p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13263
-------------------------------------   ----- 
End-of-path arrival time (ps)           13263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  6485167  RISE       1
\UART_Wind:BUART:rx_status_4\/main_1                 macrocell43     2302   7582  6485167  RISE       1
\UART_Wind:BUART:rx_status_4\/q                      macrocell43     3350  10932  6485167  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_4                 statusicell3    2331  13263  6485167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6485624p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q       macrocell32     1250   1250  6484854  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   6826   8076  6485624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Wind:BUART:txn\/main_3
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6486894p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   7280   7280  6486894  RISE       1
\UART_Wind:BUART:txn\/main_3                macrocell52     2316   9596  6486894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6487152p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6558
-------------------------------------   ---- 
End-of-path arrival time (ps)           6558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q                macrocell48     1250   1250  6476997  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   5308   6558  6487152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6487781p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8709
-------------------------------------   ---- 
End-of-path arrival time (ps)           8709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6475004  RISE       1
\UART_Wind:BUART:tx_state_1\/main_3  macrocell48   7459   8709  6487781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6487781p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8709
-------------------------------------   ---- 
End-of-path arrival time (ps)           8709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6475004  RISE       1
\UART_Wind:BUART:tx_state_2\/main_3  macrocell49   7459   8709  6487781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6488311p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q                macrocell38     1250   1250  6485456  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4139   5389  6488311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6488660p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7830
-------------------------------------   ---- 
End-of-path arrival time (ps)           7830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q        macrocell45   1250   1250  6475004  RISE       1
\UART_Wind:BUART:tx_state_0\/main_4  macrocell47   6580   7830  6488660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_bitclk\/q
Path End       : \UART_Wind:BUART:txn\/main_5
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6488672p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7818
-------------------------------------   ---- 
End-of-path arrival time (ps)           7818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_bitclk\/q  macrocell45   1250   1250  6475004  RISE       1
\UART_Wind:BUART:txn\/main_5   macrocell52   6568   7818  6488672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Wind:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6488922p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7568
-------------------------------------   ---- 
End-of-path arrival time (ps)           7568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  6485188  RISE       1
\UART_Wind:BUART:tx_state_0\/main_2                  macrocell47     2288   7568  6488922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6489221p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6300
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4479
-------------------------------------   ---- 
End-of-path arrival time (ps)           4479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  6489221  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   3229   4479  6489221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Wind:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6489388p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -6290
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6493710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q                macrocell47     1250   1250  6478508  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   3072   4322  6489388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sTX:TxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6489944p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6546
-------------------------------------   ---- 
End-of-path arrival time (ps)           6546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6476997  RISE       1
\UART_Wind:BUART:tx_state_0\/main_0  macrocell47   5296   6546  6489944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6490132p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6490132  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_6       macrocell36   4248   6358  6490132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6490132p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6490132  RISE       1
\UART_Wind:BUART:rx_state_2\/main_8         macrocell39   4248   6358  6490132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6490132p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6490132  RISE       1
\UART_Wind:BUART:rx_state_3\/main_6         macrocell40   4248   6358  6490132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Wind:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6490179p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6490132  RISE       1
\UART_Wind:BUART:rx_state_0\/main_9         macrocell38   4201   6311  6490179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6490359p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6131
-------------------------------------   ---- 
End-of-path arrival time (ps)           6131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6477254  RISE       1
\UART_Wind:BUART:tx_state_0\/main_3  macrocell47   4881   6131  6490359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:txn\/main_1
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6490665p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5825
-------------------------------------   ---- 
End-of-path arrival time (ps)           5825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q  macrocell48   1250   1250  6476997  RISE       1
\UART_Wind:BUART:txn\/main_1    macrocell52   4575   5825  6490665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6490697p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5793
-------------------------------------   ---- 
End-of-path arrival time (ps)           5793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  6490697  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_2   macrocell33   3683   5793  6490697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6490709p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6490709  RISE       1
MODIN1_0/main_1                             macrocell1    3671   5781  6490709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6490709p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6490709  RISE       1
MODIN1_1/main_1                             macrocell2    3671   5781  6490709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6490709p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6490709  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_1   macrocell33   3671   5781  6490709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6490711p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6490711  RISE       1
MODIN1_0/main_0                             macrocell1    3669   5779  6490711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6490711p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6490711  RISE       1
MODIN1_1/main_0                             macrocell2    3669   5779  6490711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Wind:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Wind:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6490711p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6490711  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/main_0   macrocell33   3669   5779  6490711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_load_fifo\/q
Path End       : \UART_Wind:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Wind:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6490853p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1930
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_load_fifo\/q            macrocell36     1250   1250  6486111  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   5967   7217  6490853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxShifter:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:txn\/main_4
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6490923p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5567
-------------------------------------   ---- 
End-of-path arrival time (ps)           5567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q  macrocell49   1250   1250  6477254  RISE       1
\UART_Wind:BUART:txn\/main_4    macrocell52   4317   5567  6490923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6490970p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6490970  RISE       1
\UART_Wind:BUART:rx_state_0\/main_8         macrocell38   3410   5520  6490970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491141p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491141  RISE       1
\UART_Wind:BUART:rx_state_0\/main_10        macrocell38   3239   5349  6491141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491235p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484854  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_0    macrocell36   4005   5255  6491235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491235p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484854  RISE       1
\UART_Wind:BUART:rx_state_2\/main_0      macrocell39   4005   5255  6491235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491235p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484854  RISE       1
\UART_Wind:BUART:rx_state_3\/main_0      macrocell40   4005   5255  6491235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  6489221  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_2  macrocell36   3985   5235  6491255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6489221  RISE       1
\UART_Wind:BUART:rx_state_2\/main_2   macrocell39   3985   5235  6491255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6489221  RISE       1
\UART_Wind:BUART:rx_state_3\/main_2   macrocell40   3985   5235  6491255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6491385p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6478508  RISE       1
\UART_Wind:BUART:tx_state_1\/main_1  macrocell48   3855   5105  6491385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6491385p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6478508  RISE       1
\UART_Wind:BUART:tx_state_2\/main_1  macrocell49   3855   5105  6491385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491756p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6490970  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_5       macrocell36   2624   4734  6491756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491756p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6490970  RISE       1
\UART_Wind:BUART:rx_state_2\/main_7         macrocell39   2624   4734  6491756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Wind:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491756p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6490970  RISE       1
\UART_Wind:BUART:rx_state_3\/main_5         macrocell40   2624   4734  6491756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6491837p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q         macrocell38   1250   1250  6485456  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_1  macrocell36   3403   4653  6491837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6491837p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6485456  RISE       1
\UART_Wind:BUART:rx_state_2\/main_1  macrocell39   3403   4653  6491837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6491837p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6485456  RISE       1
\UART_Wind:BUART:rx_state_3\/main_1  macrocell40   3403   4653  6491837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491841p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6486232  RISE       1
\UART_Wind:BUART:rx_state_0\/main_4  macrocell38   3399   4649  6491841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6491841p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q               macrocell39   1250   1250  6486232  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_3  macrocell41   3399   4649  6491841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491841p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q        macrocell39   1250   1250  6486232  RISE       1
\UART_Wind:BUART:rx_status_3\/main_4  macrocell42   3399   4649  6491841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6491855p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                           macrocell2    1250   1250  6484680  RISE       1
\UART_Wind:BUART:rx_state_0\/main_6  macrocell38   3385   4635  6491855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6491855p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q                            macrocell2    1250   1250  6484680  RISE       1
\UART_Wind:BUART:rx_status_3\/main_6  macrocell42   3385   4635  6491855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492025p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6486568  RISE       1
\UART_Wind:BUART:rx_state_0\/main_3  macrocell38   3215   4465  6492025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492025p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q               macrocell40   1250   1250  6486568  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_2  macrocell41   3215   4465  6492025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492025p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4465
-------------------------------------   ---- 
End-of-path arrival time (ps)           4465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q        macrocell40   1250   1250  6486568  RISE       1
\UART_Wind:BUART:rx_status_3\/main_3  macrocell42   3215   4465  6492025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492034p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6489221  RISE       1
\UART_Wind:BUART:rx_state_0\/main_2   macrocell38   3206   4456  6492034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_bitclk_enable\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492034p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_bitclk_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  6489221  RISE       1
\UART_Wind:BUART:rx_status_3\/main_2  macrocell42   3206   4456  6492034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492045p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell1    1250   1250  6484997  RISE       1
\UART_Wind:BUART:rx_state_0\/main_7  macrocell38   3195   4445  6492045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492045p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                            macrocell1    1250   1250  6484997  RISE       1
\UART_Wind:BUART:rx_status_3\/main_7  macrocell42   3195   4445  6492045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492070p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491141  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_7       macrocell36   2310   4420  6492070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492070p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491141  RISE       1
\UART_Wind:BUART:rx_state_2\/main_9         macrocell39   2310   4420  6492070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Wind:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492070p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6491141  RISE       1
\UART_Wind:BUART:rx_state_3\/main_7         macrocell40   2310   4420  6492070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:txn\/main_2
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6492176p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q  macrocell47   1250   1250  6478508  RISE       1
\UART_Wind:BUART:txn\/main_2    macrocell52   3064   4314  6492176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_0\/q
Path End       : \UART_Wind:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:tx_state_0\/clock_0
Path slack     : 6492291p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_0\/q       macrocell47   1250   1250  6478508  RISE       1
\UART_Wind:BUART:tx_state_0\/main_1  macrocell47   2949   4199  6492291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_0\/clock_0                       macrocell47         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_last\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492328p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_last\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_last\/q          macrocell35   1250   1250  6492328  RISE       1
\UART_Wind:BUART:rx_state_2\/main_6  macrocell39   2912   4162  6492328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492598p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6477254  RISE       1
\UART_Wind:BUART:tx_state_1\/main_2  macrocell48   2642   3892  6492598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_2\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492598p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_2\/q       macrocell49   1250   1250  6477254  RISE       1
\UART_Wind:BUART:tx_state_2\/main_2  macrocell49   2642   3892  6492598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492611p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q       macrocell38   1250   1250  6485456  RISE       1
\UART_Wind:BUART:rx_state_0\/main_1  macrocell38   2629   3879  6492611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492611p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q               macrocell38   1250   1250  6485456  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_1  macrocell41   2629   3879  6492611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_0\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492611p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3879
-------------------------------------   ---- 
End-of-path arrival time (ps)           3879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_0\/q        macrocell38   1250   1250  6485456  RISE       1
\UART_Wind:BUART:rx_status_3\/main_1  macrocell42   2629   3879  6492611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492613p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q         macrocell39   1250   1250  6486232  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_4  macrocell36   2627   3877  6492613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492613p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6486232  RISE       1
\UART_Wind:BUART:rx_state_2\/main_4  macrocell39   2627   3877  6492613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_2\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492613p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_2\/q       macrocell39   1250   1250  6486232  RISE       1
\UART_Wind:BUART:rx_state_3\/main_4  macrocell40   2627   3877  6492613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492626p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  6484680  RISE       1
MODIN1_1/main_3  macrocell2    2614   3864  6492626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_1\/clock_0
Path slack     : 6492626p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6476997  RISE       1
\UART_Wind:BUART:tx_state_1\/main_0  macrocell48   2614   3864  6492626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:tx_state_1\/q
Path End       : \UART_Wind:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Wind:BUART:tx_state_2\/clock_0
Path slack     : 6492626p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_1\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:tx_state_1\/q       macrocell48   1250   1250  6476997  RISE       1
\UART_Wind:BUART:tx_state_2\/main_0  macrocell49   2614   3864  6492626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:tx_state_2\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_0\/clock_0
Path slack     : 6492631p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484854  RISE       1
\UART_Wind:BUART:rx_state_0\/main_0      macrocell38   2609   3859  6492631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_0\/clock_0                       macrocell38         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Wind:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6492631p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q      macrocell32   1250   1250  6484854  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/main_0  macrocell41   2609   3859  6492631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_stop1_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_address_detected\/q
Path End       : \UART_Wind:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Wind:BUART:rx_status_3\/clock_0
Path slack     : 6492631p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_address_detected\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_address_detected\/q  macrocell32   1250   1250  6484854  RISE       1
\UART_Wind:BUART:rx_status_3\/main_0     macrocell42   2609   3859  6492631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:txn\/q
Path End       : \UART_Wind:BUART:txn\/main_0
Capture Clock  : \UART_Wind:BUART:txn\/clock_0
Path slack     : 6492937p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:txn\/q       macrocell52   1250   1250  6492937  RISE       1
\UART_Wind:BUART:txn\/main_0  macrocell52   2303   3553  6492937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:txn\/clock_0                              macrocell52         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6492943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6484997  RISE       1
MODIN1_0/main_3  macrocell1    2297   3547  6492943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6492943p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6484997  RISE       1
MODIN1_1/main_4  macrocell2    2297   3547  6492943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Wind:BUART:rx_load_fifo\/clock_0
Path slack     : 6492949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q         macrocell40   1250   1250  6486568  RISE       1
\UART_Wind:BUART:rx_load_fifo\/main_3  macrocell36   2291   3541  6492949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_load_fifo\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_2\/clock_0
Path slack     : 6492949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6486568  RISE       1
\UART_Wind:BUART:rx_state_2\/main_3  macrocell39   2291   3541  6492949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_2\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_state_3\/q
Path End       : \UART_Wind:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Wind:BUART:rx_state_3\/clock_0
Path slack     : 6492949p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_state_3\/q       macrocell40   1250   1250  6486568  RISE       1
\UART_Wind:BUART:rx_state_3\/main_3  macrocell40   2291   3541  6492949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_state_3\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Wind:BUART:rx_status_3\/q
Path End       : \UART_Wind:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Wind:BUART:sRX:RxSts\/clock
Path slack     : 6493540p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Wind_IntClock:R#1 vs. UART_Wind_IntClock:R#2)   6500000
- Setup time                                                           -1570
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       6498430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:rx_status_3\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Wind:BUART:rx_status_3\/q       macrocell42    1250   1250  6493540  RISE       1
\UART_Wind:BUART:sRX:RxSts\/status_3  statusicell3   3640   4890  6493540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_Wind:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

