 
****************************************
Report : clock tree
Design : radiation_sensor_digital_top
Version: P-2019.03
Date   : Fri Jul 16 17:47:56 2021
****************************************


============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 73.74632       
Clock Tree root pin            : "clk"
Number of Levels               : 2
Number of Sinks                : 588
Number of CT Buffers           : 0
Number of CTS added gates      : 0
Number of Preexisting Gates    : 44
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 44
Total Area of CT Buffers       : 0.00000        
Total Area of CT cells         : 1876.58350     
Max Global Skew                : 6.90181   
Number of MaxTran Violators    : 677
Number of MaxCap Violators     : 1
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 6.902
Longest path delay                12.675
Shortest path delay               5.773

The longest path delay end pin: clk_r_REG396_S1/C
The shortest path delay end pin: clk_r_REG249_S2/C

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.740          133  7.898     5.666     5.666     r
clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/CLK 0.740        1 7.898 0.107 5.773 r
clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg/latch/GCLK 0.317       74 8.922 6.870 12.643 r
clk_r_REG396_S1/C                           0.317            0  8.922     0.032     12.675    r
[clock delay]                                                                       12.675
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         0.740          133  7.898     5.666     5.666     r
clk_r_REG249_S2/C                           0.740            0  7.898     0.107     5.773     r
[clock delay]                                                                       5.773
----------------------------------------------------------------------------------------------------

1
