
---------- Begin Simulation Statistics ----------
final_tick                                87441116500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 286646                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683056                       # Number of bytes of host memory used
host_op_rate                                   287209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   348.86                       # Real time elapsed on the host
host_tick_rate                              250646301                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087441                       # Number of seconds simulated
sim_ticks                                 87441116500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618141                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095622                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103655                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728118                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478237                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65358                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.748822                       # CPI: cycles per instruction
system.cpu.discardedOps                        190828                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610581                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403316                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        42132853                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.571813                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        174882233                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132749380                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       196311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        396942                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417773                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            458                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73727                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       148228                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48068                       # Transaction distribution
system.membus.trans_dist::ReadExReq            126919                       # Transaction distribution
system.membus.trans_dist::ReadExResp           126918                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73727                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       597587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 597587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     44655744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44655744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200646                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200646                       # Request fanout histogram
system.membus.respLayer1.occupancy         1892011250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1629039000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       793029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          111921                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289222                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    173250560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              173358848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          196743                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18973184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           906005                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000699                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 905379     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    619      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             906005                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1999096500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771799995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               508497                       # number of demand (read+write) hits
system.l2.demand_hits::total                   508611                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 114                       # number of overall hits
system.l2.overall_hits::.cpu.data              508497                       # number of overall hits
system.l2.overall_hits::total                  508611                       # number of overall hits
system.l2.demand_misses::.cpu.inst                428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200223                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               428                       # number of overall misses
system.l2.overall_misses::.cpu.data            200223                       # number of overall misses
system.l2.overall_misses::total                200651                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36537000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19102226500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19138763500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36537000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19102226500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19138763500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708720                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709262                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708720                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709262                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.789668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.282901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.789668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.282901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85366.822430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95404.756197                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95383.344713                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85366.822430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95404.756197                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95383.344713                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              148228                       # number of writebacks
system.l2.writebacks::total                    148228                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200646                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17099707000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17131964000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17099707000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17131964000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.789668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.282506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.282894                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.789668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.282506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.282894                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75366.822430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85405.443067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85384.029584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75366.822430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85405.443067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85384.029584                       # average overall mshr miss latency
system.l2.replacements                         196743                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       644801                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           644801                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       644801                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       644801                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            162304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                162304                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          126919                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              126919                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12365720000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12365720000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.438827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.438827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97430.014419                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97430.014419                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       126919                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         126919                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11096540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11096540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.438827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.438827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87430.093209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87430.093209                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36537000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36537000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.789668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.789668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85366.822430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85366.822430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32257000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32257000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.789668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.789668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75366.822430                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75366.822430                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        346193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            346193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        73304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6736506500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6736506500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.174743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.174743                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91898.211557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91898.211557                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73299                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6003167000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6003167000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.174731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.174731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81899.712138                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81899.712138                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4019.942680                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417588                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200839                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.058330                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.786197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.611540                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3987.544943                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981431                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          743                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11541679                       # Number of tag accesses
system.l2.tags.data_accesses                 11541679                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25627904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25682688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18973184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18973184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       148228                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             148228                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            626524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         293087566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             293714090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       626524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           626524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      216982408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            216982408                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      216982408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           626524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        293087566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            510696498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    296456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    399298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027100792500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              748688                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             279237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200646                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     148228                       # Number of write requests accepted
system.mem_ctrls.readBursts                    401292                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   296456                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1138                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             26027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18306                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9201247000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2000770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16704134500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22994.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41744.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   293842                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  204059                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                401292                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               296456                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  169683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  171098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   30408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       198669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.390922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.244948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.003578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10061      5.06%      5.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148356     74.67%     79.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15928      8.02%     87.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3216      1.62%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1956      0.98%     90.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1913      0.96%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1065      0.54%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1072      0.54%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15102      7.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       198669                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.914557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.455162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.028988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17380     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           63      0.36%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17462                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.975661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.930621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.264437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10151     58.13%     58.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              194      1.11%     59.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5759     32.98%     92.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              221      1.27%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1059      6.06%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               52      0.30%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17462                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25609856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18971456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25682688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18973184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       292.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       216.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    293.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    216.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87441083000                       # Total gap between requests
system.mem_ctrls.avgGap                     250638.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25555072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18971456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 626524.479476425680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 292254639.726609647274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 216962645.942426860332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       400436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       296456                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27191000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16676943500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2056075436000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31765.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41646.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6935516.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            703982580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            374152845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1419767580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          768916440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6902407200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22662650520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14493051840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47324929005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.220548                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37431480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2919800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47089836500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            714606900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            379796010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1437331980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          778442940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6902407200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22866742440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14321184960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47400512430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        542.084940                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36982622250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2919800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47538694250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     87441116500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050668                       # number of overall hits
system.cpu.icache.overall_hits::total         8050668                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39181000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39181000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39181000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39181000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051210                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051210                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72289.667897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72289.667897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72289.667897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72289.667897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38639000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38639000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38639000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38639000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71289.667897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71289.667897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71289.667897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71289.667897                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050668                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39181000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39181000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72289.667897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72289.667897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38639000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38639000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71289.667897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71289.667897                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.605571                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051210                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.630996                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.605571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102962                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51328010                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51328010                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51328574                       # number of overall hits
system.cpu.dcache.overall_hits::total        51328574                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740482                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740482                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748336                       # number of overall misses
system.cpu.dcache.overall_misses::total        748336                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28356943500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28356943500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28356943500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28356943500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076910                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076910                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014370                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38295.250256                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38295.250256                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37893.330670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37893.330670                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       644801                       # number of writebacks
system.cpu.dcache.writebacks::total            644801                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35717                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35717                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35717                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708720                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708720                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25210737500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25210737500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25537214500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25537214500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013535                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013535                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013609                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35771.835293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35771.835293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36032.868411                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36032.868411                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708207                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40700272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40700272                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11247949500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11247949500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41118413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41118413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010169                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26899.896207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26899.896207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2599                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415542                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415542                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10700856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10700856000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25751.563019                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25751.563019                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17108994000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17108994000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53077.312535                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53077.312535                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14509881500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14509881500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50168.491095                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50168.491095                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    326477000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    326477000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82547.914033                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82547.914033                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.641184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52037369                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708719                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.424543                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.641184                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104862691                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104862691                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87441116500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
