<stg><name>ether_protocol_spliter</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i48 %myMacAddr_V), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i512 %s_axis_data_V), !map !121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i64 %s_axis_keep_V), !map !125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_last_V), !map !129

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_valid_V), !map !133

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="336">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i336* %arp_data_V), !map !137

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %arp_valid_V), !map !141

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="336">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i336* %ip_data_V), !map !145

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %ip_valid_V), !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i512* %payload_data_V), !map !153

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_valid_V), !map !157

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_last_V), !map !161

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %payload_len_data_V), !map !165

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_len_valid_V), !map !169

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @ether_protocol_split) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:15  %s_axis_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_valid_V)

]]></Node>
<StgValue><ssdm name="s_axis_valid_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:16  %s_axis_last_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_last_V)

]]></Node>
<StgValue><ssdm name="s_axis_last_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl:17  %s_axis_keep_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %s_axis_keep_V)

]]></Node>
<StgValue><ssdm name="s_axis_keep_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
codeRepl:18  %s_axis_data_V_read = call i512 @_ssdm_op_Read.ap_none.i512(i512 %s_axis_data_V)

]]></Node>
<StgValue><ssdm name="s_axis_data_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
codeRepl:19  %myMacAddr_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %myMacAddr_V)

]]></Node>
<StgValue><ssdm name="myMacAddr_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln41"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i48 %myMacAddr_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln42"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i512 %s_axis_data_V, i64 %s_axis_keep_V, i1 %s_axis_last_V, i1 %s_axis_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln43"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i336* %arp_data_V, i1* %arp_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln44"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecInterface(i336* %ip_data_V, i1* %ip_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln45"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i512* %payload_data_V, i1* %payload_valid_V, i1* %payload_last_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln46"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:26  call void (...)* @_ssdm_op_SpecInterface(i16* %payload_len_data_V, i1* %payload_len_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln47"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="336" op_0_bw="336">
<![CDATA[
codeRepl:27  %arp_output_reg_data_1 = load i336* @arp_output_reg_data_s, align 16

]]></Node>
<StgValue><ssdm name="arp_output_reg_data_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="336">
<![CDATA[
codeRepl:28  call void @_ssdm_op_Write.ap_none.i336P(i336* %arp_data_V, i336 %arp_output_reg_data_1)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:29  %arp_output_reg_valid_1 = load i1* @arp_output_reg_valid, align 8

]]></Node>
<StgValue><ssdm name="arp_output_reg_valid_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:30  call void @_ssdm_op_Write.ap_none.i1P(i1* %arp_valid_V, i1 %arp_output_reg_valid_1)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="336" op_0_bw="336">
<![CDATA[
codeRepl:31  %ip_output_reg_data_V_1 = load i336* @ip_output_reg_data_V, align 16

]]></Node>
<StgValue><ssdm name="ip_output_reg_data_V_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="336" op_2_bw="336">
<![CDATA[
codeRepl:32  call void @_ssdm_op_Write.ap_none.i336P(i336* %ip_data_V, i336 %ip_output_reg_data_V_1)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:33  %ip_output_reg_valid_1 = load i1* @ip_output_reg_valid_s, align 8

]]></Node>
<StgValue><ssdm name="ip_output_reg_valid_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:34  call void @_ssdm_op_Write.ap_none.i1P(i1* %ip_valid_V, i1 %ip_output_reg_valid_1)

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512">
<![CDATA[
codeRepl:35  %p_Val2_2 = load i512* @payload_output_reg_d, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
codeRepl:36  call void @_ssdm_op_Write.ap_none.i512P(i512* %payload_data_V, i512 %p_Val2_2)

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:37  %payload_output_reg_v_1 = load i1* @payload_output_reg_v, align 64

]]></Node>
<StgValue><ssdm name="payload_output_reg_v_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:38  call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_valid_V, i1 %payload_output_reg_v_1)

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:39  %payload_output_reg_l_1 = load i1* @payload_output_reg_l, align 1

]]></Node>
<StgValue><ssdm name="payload_output_reg_l_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:40  call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_last_V, i1 %payload_output_reg_l_1)

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:41  %payload_len_reg_data_1 = load i16* @payload_len_reg_data, align 2

]]></Node>
<StgValue><ssdm name="payload_len_reg_data_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:42  call void @_ssdm_op_Write.ap_none.i16P(i16* %payload_len_data_V, i16 %payload_len_reg_data_1)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:43  %payload_len_reg_vali_1 = load i1* @payload_len_reg_vali, align 2

]]></Node>
<StgValue><ssdm name="payload_len_reg_vali_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl:44  call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_len_valid_V, i1 %payload_len_reg_vali_1)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:45  %lhs_V_3 = load i1* @axis_input_reg_valid, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="512" op_0_bw="512">
<![CDATA[
codeRepl:46  %p_Val2_s = load i512* @axis_input_reg_data_s, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="48" op_0_bw="48">
<![CDATA[
codeRepl:47  %myMacAddr_reg_V_load = load i48* @myMacAddr_reg_V, align 8

]]></Node>
<StgValue><ssdm name="myMacAddr_reg_V_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:48  %lhs_V_4 = load i1* @in_ip_packet_V, align 1

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:49  br i1 %lhs_V_3, label %_ifconv, label %._crit_edge1183.critedge

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1183.critedge:0  store i1 false, i1* @ip_output_reg_valid_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1183.critedge:1  br label %._crit_edge1186_ifconv

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="48" op_0_bw="48" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %p_Result_s = call i48 @_ssdm_op_PartSelect.i48.i512.i32.i32(i512 %p_Val2_s, i32 464, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:1  %icmp_ln879 = icmp eq i48 %p_Result_s, %myMacAddr_reg_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %p_Val2_s, i32 400, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:3  %icmp_ln879_1 = icmp eq i16 %p_Result_1, 2048

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:4  %xor_ln761 = xor i1 %lhs_V_4, true

]]></Node>
<StgValue><ssdm name="xor_ln761"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:5  %and_ln879 = and i1 %icmp_ln879, %xor_ln761

]]></Node>
<StgValue><ssdm name="and_ln879"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %and_ln879_1 = and i1 %and_ln879, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="and_ln879_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ifconv:7  store i1 %and_ln879_1, i1* @ip_output_reg_valid_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:8  %icmp_ln879_2 = icmp eq i48 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %or_ln63 = or i1 %icmp_ln879_2, %icmp_ln879

]]></Node>
<StgValue><ssdm name="or_ln63"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:10  br i1 %or_ln63, label %._crit_edge1184, label %._crit_edge1186_ifconv

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="or_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1184:0  %icmp_ln879_3 = icmp eq i16 %p_Result_1, 2054

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="or_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1184:1  %and_ln63 = and i1 %icmp_ln879_3, %xor_ln761

]]></Node>
<StgValue><ssdm name="and_ln63"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="or_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1184:2  br label %._crit_edge1186_ifconv

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge1186_ifconv:0  %val_assign_1 = phi i1 [ false, %._crit_edge1183.critedge ], [ false, %_ifconv ], [ %and_ln63, %._crit_edge1184 ]

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1186_ifconv:1  store i1 %val_assign_1, i1* @arp_output_reg_valid, align 8

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="48" op_0_bw="48" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1186_ifconv:2  %p_Result_5 = call i48 @_ssdm_op_PartSelect.i48.i512.i32.i32(i512 %p_Val2_s, i32 464, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1186_ifconv:3  %icmp_ln879_4 = icmp eq i48 %p_Result_5, %myMacAddr_reg_V_load

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1186_ifconv:4  %p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %p_Val2_s, i32 400, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1186_ifconv:5  %icmp_ln879_5 = icmp eq i16 %p_Result_6, 2048

]]></Node>
<StgValue><ssdm name="icmp_ln879_5"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:6  %xor_ln761_1 = xor i1 %lhs_V_4, true

]]></Node>
<StgValue><ssdm name="xor_ln761_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:7  %and_ln64 = and i1 %icmp_ln879_5, %xor_ln761_1

]]></Node>
<StgValue><ssdm name="and_ln64"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:8  %and_ln879_2 = and i1 %icmp_ln879_4, %and_ln64

]]></Node>
<StgValue><ssdm name="and_ln879_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:9  %and_ln879_3 = and i1 %and_ln879_2, %lhs_V_3

]]></Node>
<StgValue><ssdm name="and_ln879_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1186_ifconv:10  store i1 %and_ln879_3, i1* @payload_len_reg_vali, align 2

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge1186_ifconv:11  %rhs_V_6 = load i1* @axis_input_reg_last_s, align 8

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:12  %ret_V_14 = and i1 %lhs_V_3, %rhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge1186_ifconv:13  %p_Val2_1 = load i64* @axis_input_reg_keep_s, align 64

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1186_ifconv:14  %tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 21)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:15  %ret_V_15 = and i1 %ret_V_14, %tmp

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge1186_ifconv:16  %tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %s_axis_keep_V_read, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:17  %xor_ln1355 = xor i1 %tmp_1, true

]]></Node>
<StgValue><ssdm name="xor_ln1355"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:18  %and_ln1355 = and i1 %s_axis_last_V_read, %xor_ln1355

]]></Node>
<StgValue><ssdm name="and_ln1355"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:19  %ret_V_16 = and i1 %and_ln1355, %s_axis_valid_V_read

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:20  %ret_V = or i1 %ret_V_15, %ret_V_16

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1186_ifconv:21  store i1 %ret_V, i1* @payload_output_reg_l, align 1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1186_ifconv:22  %ret_V_4 = or i1 %lhs_V_3, %s_axis_valid_V_read

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1186_ifconv:23  br i1 %ret_V_4, label %0, label %._crit_edge1191

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %lhs_V_3, label %1, label %._crit_edge1192_ifconv

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln879_4, label %2, label %._crit_edge1193

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %icmp_ln70 = icmp ne i16 %p_Result_6, 2048

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_ln70 = or i1 %lhs_V_4, %icmp_ln70

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %or_ln70, label %._crit_edge1193, label %3

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="1"/>
<literal name="or_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="336" op_0_bw="336" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_9 = call i336 @_ssdm_op_PartSelect.i336.i512.i32.i32(i512 %p_Val2_s, i32 176, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="1"/>
<literal name="or_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="336" op_1_bw="336" op_2_bw="336">
<![CDATA[
:1  store i336 %p_Result_9, i336* @ip_output_reg_data_V, align 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="1"/>
<literal name="or_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %p_Val2_s, i32 368, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="1"/>
<literal name="or_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %add_ln214 = add i16 %p_Result_4, -28

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="1"/>
<literal name="or_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  store i16 %add_ln214, i16* @payload_len_reg_data, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="1"/>
<literal name="or_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge1193:0  %icmp_ln879_6 = icmp eq i48 %p_Result_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_6"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1193:1  %or_ln73 = or i1 %icmp_ln879_6, %icmp_ln879_4

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1193:2  br i1 %or_ln73, label %._crit_edge1196, label %._crit_edge1198

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
<literal name="or_ln73" val="1"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="or_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1196:0  %icmp_ln73 = icmp ne i16 %p_Result_6, 2054

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
<literal name="or_ln73" val="1"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="or_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1196:1  %or_ln73_1 = or i1 %lhs_V_4, %icmp_ln73

]]></Node>
<StgValue><ssdm name="or_ln73_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
<literal name="or_ln73" val="1"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="or_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1196:2  br i1 %or_ln73_1, label %._crit_edge1198, label %4

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
<literal name="or_ln73" val="1"/>
<literal name="or_ln73_1" val="0"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="or_ln73" val="1"/>
<literal name="or_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="336" op_0_bw="336" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_7 = call i336 @_ssdm_op_PartSelect.i336.i512.i32.i32(i512 %p_Val2_s, i32 176, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
<literal name="or_ln73" val="1"/>
<literal name="or_ln73_1" val="0"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="or_ln73" val="1"/>
<literal name="or_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="336" op_1_bw="336" op_2_bw="336">
<![CDATA[
:1  store i336 %p_Result_7, i336* @arp_output_reg_data_s, align 16

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
<literal name="or_ln73" val="1"/>
<literal name="or_ln73_1" val="0"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
<literal name="or_ln73" val="1"/>
<literal name="or_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge1198

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="or_ln70" val="1"/>
</and_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
<literal name="icmp_ln879_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1198:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="176" op_0_bw="512">
<![CDATA[
:0  %trunc_ln647 = trunc i512 %p_Val2_s to i176

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="176" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_s_10 = call i512 @llvm.part.set.i512.i176(i512 %p_Val2_2, i176 %trunc_ln647, i32 336, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_s_10"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lhs_V_3" val="1"/>
<literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge1192_ifconv

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1192_ifconv:0  %payload_output_reg_d_1 = phi i1 [ true, %5 ], [ false, %0 ]

]]></Node>
<StgValue><ssdm name="payload_output_reg_d_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge1192_ifconv:1  %p_Val2_3 = phi i512 [ %p_Result_s_10, %5 ], [ %p_Val2_2, %0 ]

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1192_ifconv:2  %rhs_V = xor i1 %ret_V_14, true

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1192_ifconv:3  %ret_V_6 = and i1 %s_axis_valid_V_read, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
<literal name="ret_V_6" val="1"/>
<literal name="ret_V_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="336" op_0_bw="336" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1192_ifconv:4  %p_Result_8 = call i336 @_ssdm_op_PartSelect.i336.i512.i32.i32(i512 %s_axis_data_V_read, i32 176, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
<literal name="ret_V_6" val="1"/>
<literal name="ret_V_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="336" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge1192_ifconv:5  %p_Result_2 = call i512 @llvm.part.set.i512.i336(i512 %p_Val2_3, i336 %p_Result_8, i32 0, i32 335)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
<literal name="ret_V_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="336" op_3_bw="32" op_4_bw="32">
<![CDATA[
._crit_edge1192_ifconv:6  %p_Result_3 = call i512 @llvm.part.set.i512.i336(i512 %p_Val2_3, i336 0, i32 0, i32 335)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1192_ifconv:7  %or_ln1355 = or i1 %payload_output_reg_d_1, %ret_V_14

]]></Node>
<StgValue><ssdm name="or_ln1355"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1192_ifconv:8  %or_ln1355_1 = or i1 %or_ln1355, %ret_V_6

]]></Node>
<StgValue><ssdm name="or_ln1355_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
<literal name="ret_V_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge1192_ifconv:9  %select_ln1355 = select i1 %ret_V_6, i512 %p_Result_2, i512 %p_Val2_3

]]></Node>
<StgValue><ssdm name="select_ln1355"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
._crit_edge1192_ifconv:10  %select_ln1355_1 = select i1 %ret_V_14, i512 %p_Result_3, i512 %select_ln1355

]]></Node>
<StgValue><ssdm name="select_ln1355_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1192_ifconv:11  br i1 %or_ln1355_1, label %mergeST, label %.new_ifconv

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
<literal name="or_ln1355_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
mergeST:0  store i512 %select_ln1355_1, i512* @payload_output_reg_d, align 16

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
<literal name="or_ln1355_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %.new_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:0  %ret_V_18 = or i1 %rhs_V_6, %s_axis_valid_V_read

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:1  %and_ln1355_3 = and i1 %lhs_V_3, %icmp_ln879_4

]]></Node>
<StgValue><ssdm name="and_ln1355_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:2  %and_ln1355_4 = and i1 %and_ln64, %ret_V_18

]]></Node>
<StgValue><ssdm name="and_ln1355_4"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.new_ifconv:3  %ret_V_8 = and i1 %and_ln1355_4, %and_ln1355_3

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.new_ifconv:4  br i1 %ret_V_8, label %._crit_edge1191, label %6

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
<literal name="ret_V_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %ret_V_17 = or i1 %ret_V_14, %s_axis_valid_V_read

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
<literal name="ret_V_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %ret_V_10 = and i1 %lhs_V_4, %ret_V_17

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ret_V_4" val="1"/>
<literal name="ret_V_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge1191

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge1191:0  %storemerge1171 = phi i1 [ %ret_V_10, %6 ], [ false, %._crit_edge1186_ifconv ], [ true, %.new_ifconv ]

]]></Node>
<StgValue><ssdm name="storemerge1171"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge1191:1  store i1 %storemerge1171, i1* @payload_output_reg_v, align 64

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1191:2  %and_ln96 = and i1 %lhs_V_3, %icmp_ln879_4

]]></Node>
<StgValue><ssdm name="and_ln96"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1191:3  br i1 %and_ln96, label %7, label %._crit_edge1205

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %icmp_ln96 = icmp ne i16 %p_Result_6, 2048

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %or_ln96 = or i1 %icmp_ln96, %ret_V_16

]]></Node>
<StgValue><ssdm name="or_ln96"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln96_1 = or i1 %or_ln96, %rhs_V_6

]]></Node>
<StgValue><ssdm name="or_ln96_1"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %or_ln96_1, label %._crit_edge1205, label %8

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln96" val="1"/>
<literal name="or_ln96_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @in_ip_packet_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln96" val="1"/>
<literal name="or_ln96_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_1" val="1"/>
</and_exp><and_exp><literal name="and_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1205:0  br i1 %ret_V, label %9, label %._crit_edge1210

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_1" val="1"/>
<literal name="ret_V" val="1"/>
</and_exp><and_exp><literal name="and_ln96" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @in_ip_packet_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_1" val="1"/>
<literal name="ret_V" val="1"/>
</and_exp><and_exp><literal name="and_ln96" val="0"/>
<literal name="ret_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1210

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln96_1" val="1"/>
</and_exp><and_exp><literal name="and_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1210:0  br label %10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="48">
<![CDATA[
:0  store i48 %myMacAddr_V_read, i48* @myMacAddr_reg_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
:1  store i512 %s_axis_data_V_read, i512* @axis_input_reg_data_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  store i64 %s_axis_keep_V_read, i64* @axis_input_reg_keep_s, align 64

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3  store i1 %s_axis_last_V_read, i1* @axis_input_reg_last_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  store i1 %s_axis_valid_V_read, i1* @axis_input_reg_valid, align 1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0">
<![CDATA[
:5  ret void

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
