cs 154 lab 4 alu 
lab 4 
alu
data
path
design
lab
4
objective
lab
assignment
design
implement
alu
design
basic
data
path
consisting
register
file
alu
please
read
instructions
carefully
properly
submitted
assignments
will
graded
make
sure
create
zip
file
named
student
id
submit
required
files
specification
task
make
arithmetic
logic
unit
alu
execute
subset
mips
isa
instructions
alu
executes
include
name
alu
control
instruction
syntax
description
code
add
000
add
rd
rs
rt
rd
rs
rt
sub
001
sub
rd
rs
rt
rd
rs
rt
sll
010
sll
rd
rs
rd
rs
srl
011
srl
rd
rs
rd
rs
100
rd
rs
rt
rd
rs
rt
bit
wise
101
rd
rs
rt
rd
rs
rt
bit
wise
xor
110
xor
rd
rs
rt
rd
rs
rt
bit
wise
xor
111
rd
rs
rt
rd
rs
rt
sll
srl
will
implement
shifts
1
bit
can
ignore
situations
1
support
instructions
use
data
control
status
ports
interface
alu
required
use
3
data
ports
2
input
1
output
3
data
ports
32
bits
wide
use
control
ports
func
operation
selection
example
alu
control
set
000
addition
addition
ports
alu
needs
use
zero
status
signal
represent
situation
computation
result
0
basic
data
path
contains
register
file
designed
lab
2
alu
coordinate
data
communication
3
registers
added
data
path
register
register
file
1
alu
input
register
register
file
2
alu
input
register
aluout
used
store
output
alu
registers
synchronized
global
clock
signal
register
file
required
submit
specification
following
diagrams
1
block
diagram
showing
internal
logic
8
bit
alu
show
details
bit
0
1
6
7
use
represent
ones
middle
can
use
following
basic
components
schematic
logic
gates
xor
full
adder
decoder
mux
need
come
logic
implement
add
sub
using
full
adder
hint
think
2's
compliment
2
block
diagram
data
path
name
signals
properly
please
pay
attention
signal
width
forget
mark
design
task
design
alu
module
assenble
datapath
template
vhdl
files
module
alu
vhd
datapath
vhd
testbench
alu
tb
vhd
datapath
tb
vhd
provided
interface
ports
already
defined
need
add
code
functionality
files
make
work
make
change
interface
first
part
lab
design
alu
put
entire
alu
process
use
case
statement
select
different
operations
can
use
packages
discussed
class
second
part
lab
design
datapath
top
level
design
declare
components
register
file
alu
add
registers
aluout
click
reference
datapath
design
verification
alu
test
bench
need
test
alu
module
operation
random
inputs
datapath
test
bench
need
build
test
case
writes
values
register
file
executes
computation
data
register
file
pay
attention
clocking
submission
specification
monday
april
30
3pm
vhdl
design
tuesday
may
8
11
45pm
reference
wikipedia
article
adder
wikipedia
article
alu
wikipedia
article
74181
alu
implemented
ttl
ic
wikipedia
article
mips
isa
