{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530762105104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530762105104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 00:41:44 2018 " "Processing started: Thu Jul 05 00:41:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530762105104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530762105104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD1602 -c LCD1602 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530762105104 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530762105713 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd1602.v(48) " "Verilog HDL information at lcd1602.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530762124172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd1602.v(80) " "Verilog HDL information at lcd1602.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530762124172 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd1602.v 1 1 " "Using design file lcd1602.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Found entity 1: LCD1602" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530762124172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1530762124172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD1602 " "Elaborating entity \"LCD1602\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530762124172 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "e lcd1602.v(10) " "Verilog HDL warning at lcd1602.v(10): object e used but never assigned" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1530762124188 "|LCD1602"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex lcd1602.v(48) " "Verilog HDL Always Construct warning at lcd1602.v(48): inferring latch(es) for variable \"hex\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530762124406 "|LCD1602"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd1602.v(73) " "Verilog HDL assignment warning at lcd1602.v(73): truncated value with size 32 to match size of target (16)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530762124406 "|LCD1602"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lcd1602.v(85) " "Verilog HDL Case Statement warning at lcd1602.v(85): case item expression never matches the case expression" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 85 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1530762124406 "|LCD1602"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "lcd1602.v(110) " "Verilog HDL Case Statement warning at lcd1602.v(110): case item expression never matches the case expression" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 110 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1530762124406 "|LCD1602"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "e 0 lcd1602.v(10) " "Net \"e\" at lcd1602.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1530762124485 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[0\] lcd1602.v(48) " "Inferred latch for \"hex\[0\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124547 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[1\] lcd1602.v(48) " "Inferred latch for \"hex\[1\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124547 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[2\] lcd1602.v(48) " "Inferred latch for \"hex\[2\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124547 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[3\] lcd1602.v(48) " "Inferred latch for \"hex\[3\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124563 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[4\] lcd1602.v(48) " "Inferred latch for \"hex\[4\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124563 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[5\] lcd1602.v(48) " "Inferred latch for \"hex\[5\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124563 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[6\] lcd1602.v(48) " "Inferred latch for \"hex\[6\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124563 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[7\] lcd1602.v(48) " "Inferred latch for \"hex\[7\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124563 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[8\] lcd1602.v(48) " "Inferred latch for \"hex\[8\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124563 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[9\] lcd1602.v(48) " "Inferred latch for \"hex\[9\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124563 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[10\] lcd1602.v(48) " "Inferred latch for \"hex\[10\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124563 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[11\] lcd1602.v(48) " "Inferred latch for \"hex\[11\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124578 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[12\] lcd1602.v(48) " "Inferred latch for \"hex\[12\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124578 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[13\] lcd1602.v(48) " "Inferred latch for \"hex\[13\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124578 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[14\] lcd1602.v(48) " "Inferred latch for \"hex\[14\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124578 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[15\] lcd1602.v(48) " "Inferred latch for \"hex\[15\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124578 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[16\] lcd1602.v(48) " "Inferred latch for \"hex\[16\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124578 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[17\] lcd1602.v(48) " "Inferred latch for \"hex\[17\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124578 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[18\] lcd1602.v(48) " "Inferred latch for \"hex\[18\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124594 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[19\] lcd1602.v(48) " "Inferred latch for \"hex\[19\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124594 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[20\] lcd1602.v(48) " "Inferred latch for \"hex\[20\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124594 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[21\] lcd1602.v(48) " "Inferred latch for \"hex\[21\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124594 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[22\] lcd1602.v(48) " "Inferred latch for \"hex\[22\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124594 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[23\] lcd1602.v(48) " "Inferred latch for \"hex\[23\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124594 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[24\] lcd1602.v(48) " "Inferred latch for \"hex\[24\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124594 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[25\] lcd1602.v(48) " "Inferred latch for \"hex\[25\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124610 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[26\] lcd1602.v(48) " "Inferred latch for \"hex\[26\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124610 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[27\] lcd1602.v(48) " "Inferred latch for \"hex\[27\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124610 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[28\] lcd1602.v(48) " "Inferred latch for \"hex\[28\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124610 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[29\] lcd1602.v(48) " "Inferred latch for \"hex\[29\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124610 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[30\] lcd1602.v(48) " "Inferred latch for \"hex\[30\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124610 "|LCD1602"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex\[31\] lcd1602.v(48) " "Inferred latch for \"hex\[31\]\" at lcd1602.v(48)" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530762124610 "|LCD1602"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530762147927 "|LCD1602|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat\[4\] GND " "Pin \"dat\[4\]\" is stuck at GND" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530762147927 "|LCD1602|dat[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat\[7\] GND " "Pin \"dat\[7\]\" is stuck at GND" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530762147927 "|LCD1602|dat[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_N GND " "Pin \"LCD_N\" is stuck at GND" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530762147927 "|LCD1602|LCD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_P VCC " "Pin \"LCD_P\" is stuck at VCC" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530762147927 "|LCD1602|LCD_P"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530762147927 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1530762148364 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530762149417 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mathe/Desktop/LCD1602/LCD1602.map.smsg " "Generated suppressed messages file C:/Users/mathe/Desktop/LCD1602/LCD1602.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530762149995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530762151105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530762151105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530762153573 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530762153573 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530762153573 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530762153573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530762153651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 00:42:33 2018 " "Processing ended: Thu Jul 05 00:42:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530762153651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530762153651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530762153651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530762153651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530762161557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530762161557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 00:42:37 2018 " "Processing started: Thu Jul 05 00:42:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530762161557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530762161557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530762161557 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530762165566 ""}
{ "Info" "0" "" "Project  = LCD1602" {  } {  } 0 0 "Project  = LCD1602" 0 0 "Fitter" 0 0 1530762165613 ""}
{ "Info" "0" "" "Revision = LCD1602" {  } {  } 0 0 "Revision = LCD1602" 0 0 "Fitter" 0 0 1530762165613 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1530762165863 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCD1602 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"LCD1602\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530762166003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530762166191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530762166191 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530762167191 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530762167394 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530762168534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530762168534 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530762168534 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530762168534 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/Desktop/LCD1602/" { { 0 { 0 ""} 0 177 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530762168659 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530762168659 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1530762168659 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1530762168659 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1530762168659 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530762168737 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD1602.sdc " "Synopsys Design Constraints File file not found: 'LCD1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530762171221 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1530762171268 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1530762171268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1530762171283 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1530762171283 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530762171346 ""}  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/Desktop/LCD1602/" { { 0 { 0 ""} 0 172 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530762171346 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkr  " "Automatically promoted node clkr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530762171346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkr~4 " "Destination node clkr~4" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/Desktop/LCD1602/" { { 0 { 0 ""} 0 147 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530762171346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "en~output " "Destination node en~output" {  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/Desktop/LCD1602/" { { 0 { 0 ""} 0 161 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530762171346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530762171346 ""}  } { { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/Desktop/LCD1602/" { { 0 { 0 ""} 0 66 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530762171346 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530762172330 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530762172361 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530762172361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530762172377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530762172377 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530762172377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530762172377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530762172377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530762172424 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530762172424 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530762172424 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530762172533 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1530762172924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530762175142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530762175486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530762175611 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530762176439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530762176439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530762176971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/mathe/Desktop/LCD1602/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530762177877 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530762177877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530762178783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530762178783 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530762178783 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1530762178892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530762179033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530762179392 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530762179517 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530762179798 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530762180439 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E16 " "Pin clk uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "lcd1602.v" "" { Text "C:/Users/mathe/Desktop/LCD1602/lcd1602.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mathe/Desktop/LCD1602/" { { 0 { 0 ""} 0 13 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1530762181033 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1530762181033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mathe/Desktop/LCD1602/LCD1602.fit.smsg " "Generated suppressed messages file C:/Users/mathe/Desktop/LCD1602/LCD1602.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530762181423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5105 " "Peak virtual memory: 5105 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530762183329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 00:43:03 2018 " "Processing ended: Thu Jul 05 00:43:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530762183329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530762183329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530762183329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530762183329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530762190985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530762191001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 00:43:10 2018 " "Processing started: Thu Jul 05 00:43:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530762191001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530762191001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530762191001 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530762194685 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530762194904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530762195904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 00:43:15 2018 " "Processing ended: Thu Jul 05 00:43:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530762195904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530762195904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530762195904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530762195904 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530762196732 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530762200613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530762200613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 05 00:43:19 2018 " "Processing started: Thu Jul 05 00:43:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530762200613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530762200613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCD1602 -c LCD1602 " "Command: quartus_sta LCD1602 -c LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530762200613 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1530762201831 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530762202159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530762202238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530762202238 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCD1602.sdc " "Synopsys Design Constraints File file not found: 'LCD1602.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530762202909 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1530762202909 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530762202925 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkr clkr " "create_clock -period 1.000 -name clkr clkr" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530762202925 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1530762202925 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1530762203034 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203034 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530762203050 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1530762203159 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1530762203378 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530762203378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.765 " "Worst-case setup slack is -4.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.765             -26.611 clk  " "   -4.765             -26.611 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963              -8.273 clkr  " "   -0.963              -8.273 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530762203378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clkr  " "    0.453               0.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clk  " "    0.468               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530762203425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530762203441 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530762203488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.279 clk  " "   -3.000             -28.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -34.201 clkr  " "   -1.487             -34.201 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762203503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530762203503 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530762204019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1530762204097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1530762204706 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1530762204878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1530762204909 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530762204909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.393 " "Worst-case setup slack is -4.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762204972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762204972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.393             -22.373 clk  " "   -4.393             -22.373 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762204972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.796              -6.160 clkr  " "   -0.796              -6.160 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762204972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530762204972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clkr  " "    0.402               0.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 clk  " "    0.530               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530762205003 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530762205019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530762205034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -28.279 clk  " "   -3.000             -28.279 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -34.201 clkr  " "   -1.487             -34.201 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530762205050 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530762205394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1530762205894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1530762205894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.430 " "Worst-case setup slack is -1.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430              -2.880 clk  " "   -1.430              -2.880 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clkr  " "    0.143               0.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530762205909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clkr  " "    0.187               0.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762205925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530762205925 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530762205972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1530762206019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762206097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762206097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.114 clk  " "   -3.000             -25.114 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762206097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 clkr  " "   -1.000             -23.000 clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530762206097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530762206097 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530762207362 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530762207362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530762207675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 05 00:43:27 2018 " "Processing ended: Thu Jul 05 00:43:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530762207675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530762207675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530762207675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530762207675 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530762208503 ""}
