[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/RegFile"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegFile|RegFile>io_rs1_data_out",
    "sources":[
      "~RegFile|RegFile>io_rs1_index"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RegFile|RegFile>io_rs2_data_out",
    "sources":[
      "~RegFile|RegFile>io_rs2_index"
    ]
  }
]