
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120335                       # Number of seconds simulated
sim_ticks                                120335375931                       # Number of ticks simulated
final_tick                               690166669065                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141215                       # Simulator instruction rate (inst/s)
host_op_rate                                   183437                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7382080                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890964                       # Number of bytes of host memory used
host_seconds                                 16301.01                       # Real time elapsed on the host
sim_insts                                  2301939396                       # Number of instructions simulated
sim_ops                                    2990214550                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6533376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4922240                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11459840                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1587584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1587584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        51042                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        38455                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 89530                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12403                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12403                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54293062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        20210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40904347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                95232511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14892                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        20210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35102                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13192995                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13192995                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13192995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54293062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        20210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40904347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              108425506                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               288574044                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21163765                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18802507                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1832976                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11204261                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10856689                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339866                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52702                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228510256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119796584                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21163765                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12196555                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24216628                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5618878                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3240996                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13983621                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1825252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259744303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.767179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235527675     90.68%     90.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097953      0.42%     91.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2040799      0.79%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1770564      0.68%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3587303      1.38%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4351843      1.68%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1045725      0.40%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564002      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9758439      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259744303                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073339                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.415133                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226409697                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5358024                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24179655                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25374                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3771552                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2059436                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134818233                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3771552                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226700560                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3065607                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1321988                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23908618                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       975976                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134662045                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          169                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89122                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       663265                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177732826                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608785438                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608785438                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31021627                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18492                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9272                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2818270                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23502532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4137561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73747                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       924045                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134157630                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18491                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127414940                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80017                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20452776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42574297                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259744303                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490540                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.173125                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205146725     78.98%     78.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22933312      8.83%     87.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11771735      4.53%     92.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6716848      2.59%     94.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7501231      2.89%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3747535      1.44%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1510054      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350213      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66650      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259744303                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233860     47.43%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184523     37.42%     84.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74682     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99985935     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005804      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22298242     17.50%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4115739      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127414940                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.441533                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             493065                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003870                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515147265                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154629198                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124454677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127908005                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225585                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3976723                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          315                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       108653                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3771552                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2229345                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        78261                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134176123                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6397                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23502532                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4137561                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9271                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         38009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          830                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       828558                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102013                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1930571                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126291162                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22022885                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1123778                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26138581                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19527006                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4115696                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.437639                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124488365                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124454677                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71144597                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164032831                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.431275                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433722                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21531804                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1837432                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255972751                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.440083                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.289514                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213768121     83.51%     83.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15992870      6.25%     89.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12500741      4.88%     94.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2472635      0.97%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3116506      1.22%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056580      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4513293      1.76%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007767      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1544238      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255972751                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1544238                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388609529                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272133632                       # The number of ROB writes
system.switch_cpus0.timesIdled                6095651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28829741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.885740                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.885740                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.346532                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.346532                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584893702                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162286041                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142692327                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               288574044                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25033946                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20542827                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2340638                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10516293                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9862414                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2499713                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       109924                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    224599219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137383459                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25033946                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12362127                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29625320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6474447                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10099175                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13581256                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2329799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    268437076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.627775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.985685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       238811756     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2205009      0.82%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4006308      1.49%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2357002      0.88%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1938933      0.72%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1726717      0.64%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          952669      0.35%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2385456      0.89%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14053226      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    268437076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086751                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.476077                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       222750127                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11963091                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29536527                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74389                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4112938                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4110880                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          425                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168441726                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2406                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4112938                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       223080004                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         924589                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     10026300                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29261715                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1031525                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168388497                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113278                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       597228                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    237207890                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    781482926                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    781482926                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201721738                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35486133                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40100                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20081                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2983458                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15630682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8442676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        86624                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1980220                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167113869                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40101                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159449618                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        75287                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19614906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40378804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    268437076                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.593993                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.282016                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    202020445     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26392075      9.83%     85.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13915016      5.18%     90.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9732072      3.63%     93.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9723185      3.62%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3490708      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2655600      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       312385      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       195590      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    268437076                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58461     13.68%     13.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190899     44.69%     58.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177828     41.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134519098     84.36%     84.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2187155      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20019      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14303898      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8419448      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159449618                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552543                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             427192                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002679                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    587838790                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186769388                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156743627                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159876810                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       328228                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2507131                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          517                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       103090                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4112938                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         689664                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63654                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167153970                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18523                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15630682                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8442676                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20081                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52501                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          517                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1350064                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1219779                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2569843                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157637471                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14195391                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1812146                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22614736                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22333531                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8419345                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.546264                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156743763                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156743627                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91727709                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249679640                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543166                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367382                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117313405                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144602273                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22552055                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2360295                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    264324138                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.398348                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    205311622     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28770359     10.88%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11044231      4.18%     92.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5820878      2.20%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4935097      1.87%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2348625      0.89%     97.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1107301      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1734701      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3251324      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    264324138                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117313405                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144602273                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21463134                       # Number of memory references committed
system.switch_cpus1.commit.loads             13123548                       # Number of loads committed
system.switch_cpus1.commit.membars              20020                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20974107                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130179937                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2988434                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3251324                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           428227142                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          338421621                       # The number of ROB writes
system.switch_cpus1.timesIdled                3308775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20136968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117313405                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144602273                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117313405                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.459856                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.459856                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406528                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406528                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       708895134                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      218896028                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156036188                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40040                       # number of misc regfile writes
system.l2.replacements                         102198                       # number of replacements
system.l2.tagsinuse                         63.999278                       # Cycle average of tags in use
system.l2.total_refs                              282                       # Total number of references to valid blocks.
system.l2.sampled_refs                         102262                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.002758                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             8.189052                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.005342                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     32.222233                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.009139                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     23.564370                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.006210                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.002932                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.127954                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000083                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.503472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000143                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.368193                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000097                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000046                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999989                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          159                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          123                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     282                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12688                       # number of Writeback hits
system.l2.Writeback_hits::total                 12688                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          159                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          123                       # number of demand (read+write) hits
system.l2.demand_hits::total                      282                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          159                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          123                       # number of overall hits
system.l2.overall_hits::total                     282                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        51042                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        38435                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 89510                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        51042                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        38455                       # number of demand (read+write) misses
system.l2.demand_misses::total                  89530                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        51042                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        38455                       # number of overall misses
system.l2.overall_misses::total                 89530                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2408048                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   8595790005                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3119103                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6569163918                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     15170481074                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      3405233                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3405233                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2408048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   8595790005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3119103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6572569151                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15173886307                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2408048                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   8595790005                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3119103                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6572569151                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15173886307                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38558                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               89792                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12688                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12688                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51201                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38578                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89812                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51201                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38578                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89812                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.996895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.996810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.996859                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.996895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.996812                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996860                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.996895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.996812                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996860                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 172003.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168406.214588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 164163.315789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 170916.194042                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169483.645112                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 170261.650000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 170261.650000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 172003.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168406.214588                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 164163.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 170915.853621                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169483.818910                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 172003.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168406.214588                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 164163.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 170915.853621                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169483.818910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12403                       # number of writebacks
system.l2.writebacks::total                     12403                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        51042                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        38435                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            89510                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        51042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        38455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             89530                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        51042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        38455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            89530                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1594252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   5622324274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2011052                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4329546262                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9955475840                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      2240289                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2240289                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1594252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   5622324274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2011052                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4331786551                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9957716129                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1594252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   5622324274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2011052                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4331786551                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9957716129                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.996895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.996810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.996859                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.996895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.996812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996860                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.996895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.996812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996860                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113875.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110150.939893                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105844.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112645.928503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111221.939895                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 112014.450000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112014.450000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 113875.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110150.939893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 105844.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 112645.600078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111222.116933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 113875.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110150.939893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 105844.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 112645.600078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111222.116933                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.957053                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014015722                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874335.900185                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.957053                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022367                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866918                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13983606                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13983606                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13983606                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13983606                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13983606                       # number of overall hits
system.cpu0.icache.overall_hits::total       13983606                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2794163                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2794163                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2794163                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2794163                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2794163                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2794163                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13983621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13983621                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13983621                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13983621                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13983621                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13983621                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 186277.533333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 186277.533333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 186277.533333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 186277.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 186277.533333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 186277.533333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2524848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2524848                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2524848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2524848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2524848                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2524848                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 180346.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 180346.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 180346.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 180346.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 180346.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 180346.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51201                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247002438                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51457                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4800.171755                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.352348                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.647652                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809970                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190030                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20093110                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20093110                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9274                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9274                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24103544                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24103544                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24103544                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24103544                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       208793                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       208793                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       208793                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        208793                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       208793                       # number of overall misses
system.cpu0.dcache.overall_misses::total       208793                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33900494684                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33900494684                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33900494684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33900494684                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33900494684                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33900494684                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20301903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20301903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24312337                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24312337                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24312337                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24312337                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010284                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010284                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008588                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008588                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 162364.134257                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 162364.134257                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 162364.134257                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 162364.134257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 162364.134257                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 162364.134257                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4404                       # number of writebacks
system.cpu0.dcache.writebacks::total             4404                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       157592                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       157592                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       157592                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       157592                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       157592                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       157592                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51201                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51201                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51201                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51201                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9032854134                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9032854134                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9032854134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9032854134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9032854134                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9032854134                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 176419.486612                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 176419.486612                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 176419.486612                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 176419.486612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 176419.486612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 176419.486612                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.130194                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098214871                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361752.410753                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.130194                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027452                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742196                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13581234                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13581234                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13581234                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13581234                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13581234                       # number of overall hits
system.cpu1.icache.overall_hits::total       13581234                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           22                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           22                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           22                       # number of overall misses
system.cpu1.icache.overall_misses::total           22                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3711088                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3711088                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3711088                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3711088                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3711088                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3711088                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13581256                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13581256                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13581256                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13581256                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13581256                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13581256                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168685.818182                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168685.818182                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168685.818182                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168685.818182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168685.818182                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168685.818182                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3278287                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3278287                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3278287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3278287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3278287                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3278287                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172541.421053                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172541.421053                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172541.421053                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172541.421053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172541.421053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172541.421053                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38578                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178074504                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38834                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4585.530824                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.684455                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.315545                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901111                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098889                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10579666                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10579666                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8299116                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8299116                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20057                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20057                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20020                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20020                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18878782                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18878782                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18878782                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18878782                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99032                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99032                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          161                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99193                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99193                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99193                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99193                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18861354846                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18861354846                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29092980                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29092980                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18890447826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18890447826                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18890447826                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18890447826                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10678698                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10678698                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8299277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8299277                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20020                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18977975                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18977975                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18977975                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18977975                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009274                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009274                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005227                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005227                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005227                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005227                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 190457.173903                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 190457.173903                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 180701.739130                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 180701.739130                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 190441.339873                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 190441.339873                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 190441.339873                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 190441.339873                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       234988                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       117494                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8284                       # number of writebacks
system.cpu1.dcache.writebacks::total             8284                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60474                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60474                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          141                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        60615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60615                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        60615                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60615                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38558                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38558                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38578                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38578                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6913784102                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6913784102                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3576322                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3576322                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6917360424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6917360424                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6917360424                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6917360424                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 179308.680481                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 179308.680481                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 178816.100000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 178816.100000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 179308.425113                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 179308.425113                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 179308.425113                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 179308.425113                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
