>Dmel_RG2
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG3
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG5
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG9
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG18N
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG19
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG22
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG24
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG25
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG28
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG32N
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG34
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG36
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dmel_RG38N
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dsim_MD03
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD06
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD105
TTCTTCTCCGTTGACCCCTCGCGAGG
>Dsim_MD106
TTCTTCTCCGTTGGCCCCTCGCGAGA
>Dsim_MD146
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD15
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD197
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD199
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD201
TTCTTCTTCGTTGGCCCCTCGCGAGG
>Dsim_MD221
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD224
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD225
TTCTTCTTCGTTGGCCCCTCGCGAGG
>Dsim_MD233
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD235
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD238
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD243
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD251
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD255
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD63
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD72
TTCTTCTCCGTTGGCCCCTCGCGAGG
>Dsim_MD73
TTCTTCTTCGTTGGCCCCTCGCGAGG
>Dyak_528_10571
CCCTTCCCCGTTGGCCCCTCGCGAGA
>Dere_528_10571
CTCTTCTCCGTTGGCCCCTCGCGAGA
