// Seed: 1537320755
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    id_33,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wire id_5,
    output supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    id_34,
    input uwire id_11,
    output supply0 id_12,
    output wire id_13,
    output wand id_14,
    input wor id_15,
    input supply1 id_16,
    input supply0 id_17,
    output supply1 id_18,
    input supply1 id_19,
    output wire id_20,
    input wand id_21,
    output tri id_22,
    output supply1 id_23,
    input wor id_24,
    input wire id_25,
    input wire id_26,
    input wire id_27,
    input supply1 id_28,
    input tri0 id_29,
    input tri1 id_30,
    input tri id_31
);
  always id_6 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_12 = 1 <-> id_0;
endmodule
