module sub_modules (clock,
    output1,
    port1,
    set_b);
 input clock;
 output output1;
 input port1;
 input set_b;

 wire \my_shift_register/net1 ;
 wire \my_shift_register/set_b ;

 sky130_fd_sc_hd__sdfsbp_1 \my_shift_register/ff2  (.D(\my_shift_register/net1 ),
    .Q(output1),
    .SET_B(\my_shift_register/set_b ),
    .CLK(clock));
 sky130_fd_sc_hd__sdfsbp_1 \my_shift_register/ff1  (.D(port1),
    .Q(\my_shift_register/net1 ),
    .SET_B(\my_shift_register/set_b ),
    .CLK(clock));
endmodule
