{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1489051298703 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA EP3C120F484C8 " "Selected device EP3C120F484C8 for design \"FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489051298786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489051298837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489051298838 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/hnr_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/hnr_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 1429 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1489051298976 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 10 1 0 0 " "Implementing clock multiplication of 10, clock division of 1, and phase shift of 0 degrees (0 ps) for hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/hnr_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/hnr_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 1430 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1489051298976 ""}  } { { "db/hnr_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/hnr_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 1429 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1489051298976 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 20 1 90 1250 " "Implementing clock multiplication of 20, clock division of 1, and phase shift of 90 degrees (1250 ps) for sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sig_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 1450 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1489051298979 ""}  } { { "db/sig_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v" 45 -1 0 } } { "" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 1450 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1489051298979 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489051299343 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Device EP3C16F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489051300006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C8 " "Device EP3C40F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489051300006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C8 " "Device EP3C55F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489051300006 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Device EP3C80F484C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489051300006 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1489051300006 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 20347 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489051300020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 20349 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489051300020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 20351 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489051300020 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 20353 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489051300020 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1489051300020 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1489051300025 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1489051300085 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "90 189 " "No exact pin location assignment(s) for 90 pins of 189 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_26M " "Pin CLK_26M not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK_26M } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_26M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 383 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[0\] " "Pin data_hnr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[0] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[1\] " "Pin data_hnr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[1] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[2\] " "Pin data_hnr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[2] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[3\] " "Pin data_hnr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[3] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[4\] " "Pin data_hnr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[4] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[5\] " "Pin data_hnr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[5] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[6\] " "Pin data_hnr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[6] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[7\] " "Pin data_hnr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[7] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[8\] " "Pin data_hnr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[8] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[9\] " "Pin data_hnr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[9] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[10\] " "Pin data_hnr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[10] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[11\] " "Pin data_hnr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[11] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[12\] " "Pin data_hnr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[12] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[13\] " "Pin data_hnr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[13] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[14\] " "Pin data_hnr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[14] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[15\] " "Pin data_hnr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[15] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 253 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[16\] " "Pin data_hnr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[16] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[17\] " "Pin data_hnr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[17] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[18\] " "Pin data_hnr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[18] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[19\] " "Pin data_hnr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[19] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 257 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[20\] " "Pin data_hnr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[20] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 258 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[21\] " "Pin data_hnr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[21] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 259 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[22\] " "Pin data_hnr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[22] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[23\] " "Pin data_hnr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[23] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[24\] " "Pin data_hnr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[24] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 262 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[25\] " "Pin data_hnr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[25] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[26\] " "Pin data_hnr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[26] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 264 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[27\] " "Pin data_hnr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[27] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[28\] " "Pin data_hnr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[28] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 266 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[29\] " "Pin data_hnr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[29] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[30\] " "Pin data_hnr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[30] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_hnr\[31\] " "Pin data_hnr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data_hnr[31] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_hnr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCLK " "Pin SCLK not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SCLK } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 393 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[0\] " "Pin DAC5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[0] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[1\] " "Pin DAC5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[1] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[2\] " "Pin DAC5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[2] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[3\] " "Pin DAC5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[3] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[4\] " "Pin DAC5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[4] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[5\] " "Pin DAC5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[5] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[6\] " "Pin DAC5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[6] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[7\] " "Pin DAC5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[7] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[8\] " "Pin DAC5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[8] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 334 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[9\] " "Pin DAC5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[9] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 335 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[10\] " "Pin DAC5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[10] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 336 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[11\] " "Pin DAC5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[11] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 337 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[12\] " "Pin DAC5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[12] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 338 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC5\[13\] " "Pin DAC5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC5[13] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 46 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 339 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[0\] " "Pin DAC6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[0] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[1\] " "Pin DAC6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[1] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 341 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[2\] " "Pin DAC6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[2] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 342 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[3\] " "Pin DAC6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[3] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 343 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[4\] " "Pin DAC6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[4] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 344 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[5\] " "Pin DAC6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[5] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 345 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[6\] " "Pin DAC6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[6] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 346 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[7\] " "Pin DAC6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[7] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 347 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[8\] " "Pin DAC6\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[8] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 348 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[9\] " "Pin DAC6\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[9] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 349 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[10\] " "Pin DAC6\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[10] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 350 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[11\] " "Pin DAC6\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[11] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 351 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[12\] " "Pin DAC6\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[12] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 352 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC6\[13\] " "Pin DAC6\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC6[13] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 353 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[0\] " "Pin DAC7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[0] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 354 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[1\] " "Pin DAC7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[1] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 355 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[2\] " "Pin DAC7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[2] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 356 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[3\] " "Pin DAC7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[3] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 357 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[4\] " "Pin DAC7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[4] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 358 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[5\] " "Pin DAC7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[5] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 359 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[6\] " "Pin DAC7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[6] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 360 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[7\] " "Pin DAC7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[7] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 361 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[8\] " "Pin DAC7\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[8] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 362 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[9\] " "Pin DAC7\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[9] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 363 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[10\] " "Pin DAC7\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[10] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 364 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[11\] " "Pin DAC7\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[11] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 365 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[12\] " "Pin DAC7\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[12] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 366 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC7\[13\] " "Pin DAC7\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC7[13] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 48 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC7[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 367 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[0\] " "Pin DAC8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[0] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 368 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[1\] " "Pin DAC8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[1] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 369 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[2\] " "Pin DAC8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[2] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 370 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[3\] " "Pin DAC8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[3] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 371 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[4\] " "Pin DAC8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[4] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 372 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[5\] " "Pin DAC8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[5] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 373 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[6\] " "Pin DAC8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[6] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 374 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[7\] " "Pin DAC8\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[7] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 375 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[8\] " "Pin DAC8\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[8] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 376 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[9\] " "Pin DAC8\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[9] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 377 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[10\] " "Pin DAC8\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[10] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 378 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[11\] " "Pin DAC8\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[11] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 379 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[12\] " "Pin DAC8\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[12] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 380 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DAC8\[13\] " "Pin DAC8\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { DAC8[13] } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 49 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC8[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 381 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489051301436 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1489051301436 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1 hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1 and PLL hnr_pll:pll_inst\|altpll:altpll_component\|hnr_pll_altpll:auto_generated\|pll1" {  } { { "db/sig_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 1450 9662 10382 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1489051301481 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_mmf1 " "Entity dcfifo_mmf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302601 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1489051302601 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302601 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302601 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1489051302601 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1489051302601 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA.sdc " "Synopsys Design Constraints File file not found: 'FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1489051302690 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_IN " "Node: CLK_IN was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1489051302706 "|FPGA|CLK_IN"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302758 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302758 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 100.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302758 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1489051302758 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1489051302759 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1489051302759 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1489051302759 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1489051302760 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302760 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1489051302760 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1489051302760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_3) " "Automatically promoted node sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489051303183 ""}  } { { "db/sig_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 1450 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489051303183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489051303183 ""}  } { { "db/sig_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 1450 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489051303183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_3) " "Automatically promoted node sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489051303183 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489051303183 ""}  } { { "db/sig_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v" 80 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sig_pll:pll|altpll:altpll_component|sig_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 1450 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489051303183 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489051303184 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 9917 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489051303184 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489051303184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 15522 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489051303184 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:FPGA\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 10578 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489051303184 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489051303184 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:FPGA|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 12276 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489051303184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489051304629 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489051304644 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489051304646 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489051304661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489051304683 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489051304696 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489051304696 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489051304709 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489051304914 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1489051304929 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489051304929 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "90 unused 3.3V 1 89 0 " "Number of I/O pins in group: 90 (unused VREF, 3.3V VCCIO, 1 input, 89 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1489051304968 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1489051304968 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1489051304968 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 13 21 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489051304969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 28 10 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489051304969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489051304969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489051304969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 36 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489051304969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 20 13 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489051304969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 19 19 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489051304969 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 27 10 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489051304969 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1489051304969 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1489051304969 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1 clk\[0\] SCLK~output " "PLL \"sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"SCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sig_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sig_pll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/sig_pll.v" 94 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 223 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 40 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1489051305093 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1 clk\[2\] USB3_PCLK~output " "PLL \"sig_pll:pll\|altpll:altpll_component\|sig_pll_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"USB3_PCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sig_pll_altpll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/db/sig_pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sig_pll.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/sig_pll.v" 94 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 223 0 0 } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 37 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1489051305094 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489051305509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489051308815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489051310784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489051310839 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489051314686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489051314686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489051316209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1489051321609 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489051321609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489051322699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1489051322702 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1489051322702 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489051322702 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.39 " "Total time spent on timing analysis during the Fitter is 2.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1489051322942 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489051322993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489051324133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489051324170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489051325817 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489051327777 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "36 Cyclone III " "36 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_26M 3.3-V LVTTL T2 " "Pin CLK_26M uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK_26M } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_26M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 383 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_CTL5 3.3-V LVTTL F8 " "Pin USB3_CTL5 uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_CTL5 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_CTL5" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_CTL5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 385 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[0\] 3.3-V LVTTL B14 " "Pin USB3_DQ\[0\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[0\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[1\] 3.3-V LVTTL A14 " "Pin USB3_DQ\[1\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[1\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[2\] 3.3-V LVTTL F9 " "Pin USB3_DQ\[2\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[2\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[3\] 3.3-V LVTTL B13 " "Pin USB3_DQ\[3\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[3\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[4\] 3.3-V LVTTL J6 " "Pin USB3_DQ\[4\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[4\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[5\] 3.3-V LVTTL F10 " "Pin USB3_DQ\[5\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[5\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[6\] 3.3-V LVTTL A13 " "Pin USB3_DQ\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[6\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[7\] 3.3-V LVTTL E13 " "Pin USB3_DQ\[7\] uses I/O standard 3.3-V LVTTL at E13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[7\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[8\] 3.3-V LVTTL C13 " "Pin USB3_DQ\[8\] uses I/O standard 3.3-V LVTTL at C13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[8\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[9\] 3.3-V LVTTL D13 " "Pin USB3_DQ\[9\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[9\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[10\] 3.3-V LVTTL A10 " "Pin USB3_DQ\[10\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[10\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[11\] 3.3-V LVTTL A9 " "Pin USB3_DQ\[11\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[11\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[12\] 3.3-V LVTTL B10 " "Pin USB3_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[12\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[13\] 3.3-V LVTTL B9 " "Pin USB3_DQ\[13\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[13\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[14\] 3.3-V LVTTL E12 " "Pin USB3_DQ\[14\] uses I/O standard 3.3-V LVTTL at E12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[14\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[15\] 3.3-V LVTTL H7 " "Pin USB3_DQ\[15\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[15\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[16\] 3.3-V LVTTL B5 " "Pin USB3_DQ\[16\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[16\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[17\] 3.3-V LVTTL D8 " "Pin USB3_DQ\[17\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[17] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[17\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[18\] 3.3-V LVTTL A4 " "Pin USB3_DQ\[18\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[18] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[18\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[19\] 3.3-V LVTTL B4 " "Pin USB3_DQ\[19\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[19] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[19\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[20\] 3.3-V LVTTL A5 " "Pin USB3_DQ\[20\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[20] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[20\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[21\] 3.3-V LVTTL C6 " "Pin USB3_DQ\[21\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[21] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[21\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[22\] 3.3-V LVTTL C7 " "Pin USB3_DQ\[22\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[22] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[22\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[23\] 3.3-V LVTTL C8 " "Pin USB3_DQ\[23\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[23] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[23\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[24\] 3.3-V LVTTL F7 " "Pin USB3_DQ\[24\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[24] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[24\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[25\] 3.3-V LVTTL D6 " "Pin USB3_DQ\[25\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[25] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[25\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[26\] 3.3-V LVTTL D7 " "Pin USB3_DQ\[26\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[26] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[26\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[27\] 3.3-V LVTTL H6 " "Pin USB3_DQ\[27\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[27] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[27\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[28\] 3.3-V LVTTL C4 " "Pin USB3_DQ\[28\] uses I/O standard 3.3-V LVTTL at C4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[28] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[28\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[29\] 3.3-V LVTTL E3 " "Pin USB3_DQ\[29\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[29] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[29\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[30\] 3.3-V LVTTL E4 " "Pin USB3_DQ\[30\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[30] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[30\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_DQ\[31\] 3.3-V LVTTL C3 " "Pin USB3_DQ\[31\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[31] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[31\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USB3_CTL4 3.3-V LVTTL E11 " "Pin USB3_CTL4 uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_CTL4 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_CTL4" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_CTL4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 384 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_IN 3.3-V LVTTL B12 " "Pin CLK_IN uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK_IN } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 382 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1489051329198 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1489051329198 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "32 " "Following 32 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[0\] a permanently disabled " "Pin USB3_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[0\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[1\] a permanently disabled " "Pin USB3_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[1\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[2\] a permanently disabled " "Pin USB3_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[2\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[3\] a permanently disabled " "Pin USB3_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[3\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[4\] a permanently disabled " "Pin USB3_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[4\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[5\] a permanently disabled " "Pin USB3_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[5\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[6\] a permanently disabled " "Pin USB3_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[6\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[7\] a permanently disabled " "Pin USB3_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[7\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[8\] a permanently disabled " "Pin USB3_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[8\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[9\] a permanently disabled " "Pin USB3_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[9\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[10\] a permanently disabled " "Pin USB3_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[10\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[11\] a permanently disabled " "Pin USB3_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[11\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[12\] a permanently disabled " "Pin USB3_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[12\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[13\] a permanently disabled " "Pin USB3_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[13\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[14\] a permanently disabled " "Pin USB3_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[14\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[15\] a permanently disabled " "Pin USB3_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[15\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[16\] a permanently disabled " "Pin USB3_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[16\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[17\] a permanently disabled " "Pin USB3_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[17] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[17\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[18\] a permanently disabled " "Pin USB3_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[18] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[18\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[19\] a permanently disabled " "Pin USB3_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[19] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[19\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[20\] a permanently disabled " "Pin USB3_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[20] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[20\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[21\] a permanently disabled " "Pin USB3_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[21] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[21\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[22\] a permanently disabled " "Pin USB3_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[22] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[22\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[23\] a permanently disabled " "Pin USB3_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[23] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[23\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[24\] a permanently disabled " "Pin USB3_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[24] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[24\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[25\] a permanently disabled " "Pin USB3_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[25] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[25\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[26\] a permanently disabled " "Pin USB3_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[26] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[26\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[27\] a permanently disabled " "Pin USB3_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[27] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[27\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[28\] a permanently disabled " "Pin USB3_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[28] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[28\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[29\] a permanently disabled " "Pin USB3_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[29] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[29\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 204 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[30\] a permanently disabled " "Pin USB3_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[30] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[30\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 205 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB3_DQ\[31\] a permanently disabled " "Pin USB3_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { USB3_DQ[31] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB3_DQ\[31\]" } } } } { "FPGA.v" "" { Text "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/FPGA.v" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { USB3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1489051329202 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1489051329202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/output_files/FPGA.fit.smsg " "Generated suppressed messages file C:/Users/niehao/Desktop/graduate/Reference/USB3_to_DA/output_files/FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489051330016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1569 " "Peak virtual memory: 1569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489051331794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 17:22:11 2017 " "Processing ended: Thu Mar 09 17:22:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489051331794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489051331794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489051331794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489051331794 ""}
