{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645632316097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645632316173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 24 00:05:15 2022 " "Processing started: Thu Feb 24 00:05:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645632316173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632316173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flappyhdmi -c flappyhdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off flappyhdmi -c flappyhdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632316173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645632317745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645632317745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "hdmi_rtl/beep.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/top_seg_595.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/top_seg_595.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg_595 " "Found entity 1: top_seg_595" {  } { { "hdmi_rtl/seg/top_seg_595.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/top_seg_595.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "hdmi_rtl/seg/seg_dynamic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/seg_595_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/seg_595_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_595_dynamic " "Found entity 1: seg_595_dynamic" {  } { { "hdmi_rtl/seg/seg_595_dynamic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "hdmi_rtl/seg/hc595_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/hc595_ctrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/seg/bcd_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/seg/bcd_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_8421 " "Found entity 1: bcd_8421" {  } { { "hdmi_rtl/seg/bcd_8421.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/bcd_8421.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333795 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_ctrl.v(106) " "Verilog HDL Expression warning at vga_ctrl.v(106): truncated literal to match 10 bits" {  } { { "hdmi_rtl/vga_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1645632333805 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 vga_ctrl.v(108) " "Verilog HDL Expression warning at vga_ctrl.v(108): truncated literal to match 10 bits" {  } { { "hdmi_rtl/vga_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1645632333805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "hdmi_rtl/vga_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/par_to_ser.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/par_to_ser.v" { { "Info" "ISGN_ENTITY_NAME" "1 par_to_ser " "Found entity 1: par_to_ser" {  } { { "hdmi_rtl/par_to_ser.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/par_to_ser.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/hdmi_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/hdmi_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_ctrl " "Found entity 1: hdmi_ctrl" {  } { { "hdmi_rtl/hdmi_ctrl.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/hdmi_colorbar.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/hdmi_colorbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_colorbar " "Found entity 1: hdmi_colorbar" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/encode.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "hdmi_rtl/encode.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/encode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ddio_out/ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ddio_out/ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out " "Found entity 1: ddio_out" {  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_bird/rom_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_bird/rom_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_bird " "Found entity 1: rom_bird" {  } { { "ip_core/rom_bird/rom_bird.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_pipe_body/rom_pipe_body.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_pipe_body/rom_pipe_body.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pipe_body " "Found entity 1: rom_pipe_body" {  } { { "ip_core/rom_pipe_body/rom_pipe_body.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_pipe_head/rom_pipe_head.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_pipe_head/rom_pipe_head.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pipe_head " "Found entity 1: rom_pipe_head" {  } { { "ip_core/rom_pipe_head/rom_pipe_head.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/rom_land/rom_land.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/rom_land/rom_land.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_land " "Found entity 1: rom_land" {  } { { "ip_core/rom_land/rom_land.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "hdmi_rtl/key_filter.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/key_filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333860 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LFSR.v(20) " "Verilog HDL information at LFSR.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645632333869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_rtl/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_rtl/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632333870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632333870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_en_pipe_head2 vga_pic.v(174) " "Verilog HDL Implicit Net warning at vga_pic.v(174): created implicit net for \"rd_en_pipe_head2\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632333870 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hdmi_colorbar " "Elaborating entity \"hdmi_colorbar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645632334411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_rst hdmi_colorbar.v(44) " "Verilog HDL or VHDL warning at hdmi_colorbar.v(44): object \"game_rst\" assigned a value but never read" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645632334424 "|hdmi_colorbar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "clk_gen_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632334433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632334713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632334727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632334728 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/clk_gen/clk_gen.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632334728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "D:/Electronic/fpga/hdmi/db/clk_gen_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632334801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632334801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632334802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrl_inst " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrl_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "vga_ctrl_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632334816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic vga_pic:vga_pic_inst " "Elaborating entity \"vga_pic\" for hierarchy \"vga_pic:vga_pic_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "vga_pic_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632334830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_pic.v(549) " "Verilog HDL assignment warning at vga_pic.v(549): truncated value with size 32 to match size of target (5)" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645632334843 "|hdmi_colorbar|vga_pic:vga_pic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_pic.v(550) " "Verilog HDL assignment warning at vga_pic.v(550): truncated value with size 32 to match size of target (6)" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645632334843 "|hdmi_colorbar|vga_pic:vga_pic_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_pic.v(551) " "Verilog HDL assignment warning at vga_pic.v(551): truncated value with size 32 to match size of target (5)" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645632334843 "|hdmi_colorbar|vga_pic:vga_pic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bird vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst " "Elaborating entity \"rom_bird\" for hierarchy \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "rom_bird_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632334894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_bird/rom_bird.v" "altsyncram_component" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_bird/rom_bird.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./flappybird/work/Bird.mif " "Parameter \"init_file\" = \"./flappybird/work/Bird.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335023 ""}  } { { "ip_core/rom_bird/rom_bird.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_bird/rom_bird.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632335023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5c1 " "Found entity 1: altsyncram_c5c1" {  } { { "db/altsyncram_c5c1.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/altsyncram_c5c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632335077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632335077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5c1 vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\|altsyncram_c5c1:auto_generated " "Elaborating entity \"altsyncram_c5c1\" for hierarchy \"vga_pic:vga_pic_inst\|rom_bird:rom_bird_inst\|altsyncram:altsyncram_component\|altsyncram_c5c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pipe_body vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst " "Elaborating entity \"rom_pipe_body\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "rom_pipe_body_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pipe_body/rom_pipe_body.v" "altsyncram_component" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pipe_body/rom_pipe_body.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./flappybird/work/pipe_body.mif " "Parameter \"init_file\" = \"./flappybird/work/pipe_body.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335156 ""}  } { { "ip_core/rom_pipe_body/rom_pipe_body.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_body/rom_pipe_body.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632335156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uhc1 " "Found entity 1: altsyncram_uhc1" {  } { { "db/altsyncram_uhc1.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/altsyncram_uhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632335207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632335207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uhc1 vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\|altsyncram_uhc1:auto_generated " "Elaborating entity \"altsyncram_uhc1\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_body:rom_pipe_body_inst\|altsyncram:altsyncram_component\|altsyncram_uhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pipe_head vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst " "Elaborating entity \"rom_pipe_head\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "rom_pipe_head_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pipe_head/rom_pipe_head.v" "altsyncram_component" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_pipe_head/rom_pipe_head.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./flappybird/work/pipe_head.mif " "Parameter \"init_file\" = \"./flappybird/work/pipe_head.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335293 ""}  } { { "ip_core/rom_pipe_head/rom_pipe_head.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_pipe_head/rom_pipe_head.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632335293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ilc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ilc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ilc1 " "Found entity 1: altsyncram_ilc1" {  } { { "db/altsyncram_ilc1.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/altsyncram_ilc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632335344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632335344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ilc1 vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\|altsyncram_ilc1:auto_generated " "Elaborating entity \"altsyncram_ilc1\" for hierarchy \"vga_pic:vga_pic_inst\|rom_pipe_head:rom_pipe_head_inst\|altsyncram:altsyncram_component\|altsyncram_ilc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_land vga_pic:vga_pic_inst\|rom_land:rom_land_inst " "Elaborating entity \"rom_land\" for hierarchy \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "rom_land_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_land/rom_land.v" "altsyncram_component" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\"" {  } { { "ip_core/rom_land/rom_land.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./flappybird/work/land312.mif " "Parameter \"init_file\" = \"./flappybird/work/land312.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335428 ""}  } { { "ip_core/rom_land/rom_land.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/rom_land/rom_land.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632335428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gac1 " "Found entity 1: altsyncram_gac1" {  } { { "db/altsyncram_gac1.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/altsyncram_gac1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632335476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632335476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gac1 vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\|altsyncram_gac1:auto_generated " "Elaborating entity \"altsyncram_gac1\" for hierarchy \"vga_pic:vga_pic_inst\|rom_land:rom_land_inst\|altsyncram:altsyncram_component\|altsyncram_gac1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR vga_pic:vga_pic_inst\|LFSR:LFSR_inst " "Elaborating entity \"LFSR\" for hierarchy \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "LFSR_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep vga_pic:vga_pic_inst\|beep:beep_inst " "Elaborating entity \"beep\" for hierarchy \"vga_pic:vga_pic_inst\|beep:beep_inst\"" {  } { { "hdmi_rtl/vga_pic.v" "beep_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 beep.v(45) " "Verilog HDL assignment warning at beep.v(45): truncated value with size 18 to match size of target (17)" {  } { { "hdmi_rtl/beep.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/beep.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645632335542 "|hdmi_colorbar|vga_pic:vga_pic_inst|beep:beep_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_ctrl hdmi_ctrl:hdmi_ctrl_inst " "Elaborating entity \"hdmi_ctrl\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "hdmi_ctrl_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode hdmi_ctrl:hdmi_ctrl_inst\|encode:encode_inst0 " "Elaborating entity \"encode\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|encode:encode_inst0\"" {  } { { "hdmi_rtl/hdmi_ctrl.v" "encode_inst0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_to_ser hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0 " "Elaborating entity \"par_to_ser\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\"" {  } { { "hdmi_rtl/hdmi_ctrl.v" "par_to_ser_inst0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_ctrl.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0 " "Elaborating entity \"ddio_out\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\"" {  } { { "hdmi_rtl/par_to_ser.v" "ddio_out_inst0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/par_to_ser.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip_core/ddio_out/ddio_out.v" "ALTDDIO_OUT_component" { Text "D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632335692 ""}  } { { "ip_core/ddio_out/ddio_out.v" "" { Text "D:/Electronic/fpga/hdmi/ip_core/ddio_out/ddio_out.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632335692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632335744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632335744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"hdmi_ctrl:hdmi_ctrl_inst\|par_to_ser:par_to_ser_inst0\|ddio_out:ddio_out_inst0\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:key_filter_inst " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:key_filter_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "key_filter_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_seg_595 top_seg_595:top_seg_595_inst " "Elaborating entity \"top_seg_595\" for hierarchy \"top_seg_595:top_seg_595_inst\"" {  } { { "hdmi_rtl/hdmi_colorbar.v" "top_seg_595_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_595_dynamic top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst " "Elaborating entity \"seg_595_dynamic\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\"" {  } { { "hdmi_rtl/seg/top_seg_595.v" "seg_595_dynamic_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/top_seg_595.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst " "Elaborating entity \"seg_dynamic\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\"" {  } { { "hdmi_rtl/seg/seg_595_dynamic.v" "seg_dynamic_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_8421 top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst " "Elaborating entity \"bcd_8421\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|seg_dynamic:seg_dynamic_inst\|bcd_8421:bcd_8421_inst\"" {  } { { "hdmi_rtl/seg/seg_dynamic.v" "bcd_8421_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_dynamic.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst " "Elaborating entity \"hc595_ctrl\" for hierarchy \"top_seg_595:top_seg_595_inst\|seg_595_dynamic:seg_595_dynamic_inst\|hc595_ctrl:hc595_ctrl_inst\"" {  } { { "hdmi_rtl/seg/seg_595_dynamic.v" "hc595_ctrl_inst" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_595_dynamic.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632335949 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic_inst\|Div0\"" {  } { { "hdmi_rtl/vga_pic.v" "Div0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 549 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645632337317 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic_inst\|Mult0\"" {  } { { "hdmi_rtl/vga_pic.v" "Mult0" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645632337317 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic_inst\|Div1\"" {  } { { "hdmi_rtl/vga_pic.v" "Div1" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645632337317 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic:vga_pic_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic:vga_pic_inst\|Mult1\"" {  } { { "hdmi_rtl/vga_pic.v" "Mult1" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645632337317 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic:vga_pic_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic:vga_pic_inst\|Div2\"" {  } { { "hdmi_rtl/vga_pic.v" "Div2" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645632337317 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645632337317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_divide:Div0\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 549 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632337404 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_divide:Div0 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337404 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337404 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 549 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632337404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632337460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632337460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632337486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632337486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632337540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632337540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632337616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632337616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632337676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632337676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632337788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632337788 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632337788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632337843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632337878 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632337925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgh " "Found entity 1: add_sub_jgh" {  } { { "db/add_sub_jgh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/add_sub_jgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632337976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632337976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_pic:vga_pic_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632338015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_divide:Div1\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632338039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_divide:Div1 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338039 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 550 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632338039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632338087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632338087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632338112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632338112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632338144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632338144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632338211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338211 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632338211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632338223 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632338248 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632338286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_afh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_afh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_afh " "Found entity 1: add_sub_afh" {  } { { "db/add_sub_afh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/add_sub_afh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632338335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632338335 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic:vga_pic_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs vga_pic:vga_pic_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "e:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632338364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:vga_pic_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"vga_pic:vga_pic_inst\|lpm_divide:Div2\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632338381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:vga_pic_inst\|lpm_divide:Div2 " "Instantiated megafunction \"vga_pic:vga_pic_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645632338381 ""}  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 551 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645632338381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632338427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632338427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632338463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632338463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/Electronic/fpga/hdmi/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645632338492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632338492 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645632338955 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 230 -1 0 } } { "hdmi_rtl/seg/seg_dynamic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/seg/seg_dynamic.v" 167 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 117 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 108 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 96 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 98 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 101 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 93 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 103 -1 0 } } { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 106 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1645632339004 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1645632339004 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[7\] vga_pic:vga_pic_inst\|pipe_len2\[7\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[7\]~1 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[7\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[7\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[7\]~1\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[6\] vga_pic:vga_pic_inst\|pipe_len2\[6\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[6\]~5 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[6\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[6\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[6\]~5\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[5\] vga_pic:vga_pic_inst\|pipe_len2\[5\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[5\]~9 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[5\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[5\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[5\]~9\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[4\] vga_pic:vga_pic_inst\|pipe_len2\[4\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[4\]~13 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[4\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[4\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[4\]~13\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[3\] vga_pic:vga_pic_inst\|pipe_len2\[3\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[3\]~17 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[3\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[3\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[3\]~17\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[2\] vga_pic:vga_pic_inst\|pipe_len2\[2\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[2\]~21 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[2\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[2\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[2\]~21\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[1\] vga_pic:vga_pic_inst\|pipe_len2\[1\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[1\]~25 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[1\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[1\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[1\]~25\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|pipe_len2\[0\] vga_pic:vga_pic_inst\|pipe_len2\[0\]~_emulated vga_pic:vga_pic_inst\|pipe_len2\[0\]~29 " "Register \"vga_pic:vga_pic_inst\|pipe_len2\[0\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|pipe_len2\[0\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|pipe_len2\[0\]~29\"" {  } { { "hdmi_rtl/vga_pic.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/vga_pic.v" 237 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|pipe_len2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~1 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[7\]~1\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~5 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[6\]~5\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~9 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[5\]~9\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~13 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[4\]~13\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~17 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[3\]~17\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~21 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[2\]~21\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]~25 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[1\]~25\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\] vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]~_emulated vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]~29 " "Register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]\" is converted into an equivalent circuit using register \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]~_emulated\" and latch \"vga_pic:vga_pic_inst\|LFSR:LFSR_inst\|rand_num\[0\]~29\"" {  } { { "hdmi_rtl/LFSR.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/LFSR.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1645632339005 "|hdmi_colorbar|vga_pic:vga_pic_inst|LFSR:LFSR_inst|rand_num[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1645632339005 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ddc_scl VCC " "Pin \"ddc_scl\" is stuck at VCC" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645632339891 "|hdmi_colorbar|ddc_scl"} { "Warning" "WMLS_MLS_STUCK_PIN" "ddc_sda VCC " "Pin \"ddc_sda\" is stuck at VCC" {  } { { "hdmi_rtl/hdmi_colorbar.v" "" { Text "D:/Electronic/fpga/hdmi/hdmi_rtl/hdmi_colorbar.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645632339891 "|hdmi_colorbar|ddc_sda"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645632339891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645632340012 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1645632341694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Electronic/fpga/hdmi/output_files/flappyhdmi.map.smsg " "Generated suppressed messages file D:/Electronic/fpga/hdmi/output_files/flappyhdmi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632342054 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645632342445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645632342445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2471 " "Implemented 2471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645632342905 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645632342905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2345 " "Implemented 2345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645632342905 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645632342905 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1645632342905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645632342905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645632342939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 24 00:05:42 2022 " "Processing ended: Thu Feb 24 00:05:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645632342939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645632342939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645632342939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645632342939 ""}
