# SRAM
Implemented the SRAM using Verilog HDL independently. Architected the class based verified environment using SV. Verified the RTL module using UVM
