/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  reg [6:0] _02_;
  reg [2:0] _03_;
  reg [5:0] _04_;
  wire [6:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [34:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_1z[7] ? celloutsig_1_14z : celloutsig_1_13z;
  assign celloutsig_1_19z = celloutsig_1_1z[3] ? celloutsig_1_15z : celloutsig_1_13z;
  assign celloutsig_0_27z = celloutsig_0_19z[19] ? _00_ : in_data[9];
  assign celloutsig_0_26z = ~(celloutsig_0_2z & celloutsig_0_6z[2]);
  assign celloutsig_0_10z = ~celloutsig_0_8z;
  assign celloutsig_0_14z = ~celloutsig_0_0z;
  assign celloutsig_0_16z = ~celloutsig_0_2z;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_16z };
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 3'h0;
    else _03_ <= in_data[155:153];
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_6z[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  reg [6:0] _16_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 7'h00;
    else _16_ <= { celloutsig_0_2z, _04_ };
  assign { _05_[6], _00_, _05_[4:0] } = _16_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_8z = { in_data[148:141], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z } === { celloutsig_1_5z[4:1], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_7z = in_data[187:171] >= { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_2z[6:3] >= { celloutsig_1_10z[0], _03_ };
  assign celloutsig_0_8z = { in_data[83:70], celloutsig_0_5z } >= in_data[71:57];
  assign celloutsig_0_23z = { in_data[69], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_1z } >= { in_data[64:63], celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_3z = { in_data[23:0], celloutsig_0_1z, celloutsig_0_1z } >= { in_data[46:23], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_27z } >= { celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_0_12z = { _04_[4:1], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } > { in_data[28:18], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[72:71], celloutsig_0_3z } <= { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_1z[4:2] <= celloutsig_1_1z[5:3];
  assign celloutsig_0_15z = { in_data[85:84], celloutsig_0_3z, celloutsig_0_1z } <= { _04_[4:3], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_10z[1], celloutsig_1_15z, celloutsig_1_14z } && celloutsig_1_3z[6:4];
  assign celloutsig_0_1z = { in_data[12:9], celloutsig_0_0z } && { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[163:153] % { 1'h1, in_data[138:129] };
  assign celloutsig_1_5z = in_data[173:164] % { 1'h1, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_11z = { _04_[5:3], celloutsig_0_0z, celloutsig_0_5z } % { 1'h1, celloutsig_0_6z[2:0], celloutsig_0_2z };
  assign celloutsig_1_1z = { in_data[142:141], _03_, _03_ } * in_data[117:110];
  assign celloutsig_0_6z = - { in_data[44], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_36z = { in_data[13:12], celloutsig_0_12z } !== { celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_27z };
  assign celloutsig_0_37z = { _01_[3:1], celloutsig_0_36z, celloutsig_0_26z, celloutsig_0_15z } !== { _02_[3:2], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_5z = { in_data[31:25], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } !== { in_data[52:43], celloutsig_0_3z };
  assign celloutsig_0_18z = { _05_[3:1], celloutsig_0_4z } !== { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_14z = & { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[34:16], celloutsig_0_0z };
  assign celloutsig_0_0z = ^ in_data[26:19];
  assign celloutsig_1_3z = { in_data[173:169], _03_ } - in_data[151:144];
  assign celloutsig_1_10z = { _03_[0], celloutsig_1_5z } - { celloutsig_1_5z[6:1], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_1z, _04_, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z } - { in_data[19:0], celloutsig_0_8z };
  assign celloutsig_0_19z = { in_data[69:45], celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_8z } - { celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_1_4z = ~((celloutsig_1_3z[3] & celloutsig_1_2z[5]) | celloutsig_1_2z[0]);
  assign celloutsig_1_11z = ~((celloutsig_1_10z[8] & celloutsig_1_6z) | celloutsig_1_7z);
  assign celloutsig_0_29z = ~((celloutsig_0_10z & celloutsig_0_28z) | celloutsig_0_5z);
  assign celloutsig_0_20z = ~((celloutsig_0_2z & celloutsig_0_5z) | (celloutsig_0_16z & celloutsig_0_16z));
  assign celloutsig_0_22z = ~((celloutsig_0_8z & celloutsig_0_15z) | (celloutsig_0_9z[18] & celloutsig_0_20z));
  assign _05_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
