{"vcs1":{"timestamp_begin":1747286651.663013422, "rt":9.14, "ut":9.21, "st":0.62}}
{"vcselab":{"timestamp_begin":1747286660.883897700, "rt":0.38, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747286661.329068979, "rt":0.40, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747286651.035671460}
{"VCS_COMP_START_TIME": 1747286651.035671460}
{"VCS_COMP_END_TIME": 1747286661.880827918}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486784}}
{"vcselab": {"peak_mem": 183884}}
