// Seed: 810205075
module module_0 (
    output supply1 id_0
    , id_3,
    output tri1 id_1
);
  supply0 id_4;
  assign id_0 = id_4 ? 1'h0 : 1;
  id_5 :
  assert property (@(posedge 1'b0) 1)
  else $display;
  assign id_4 = id_5 - 1'b0;
  logic [7:0] id_6;
  final $display(id_6[1] && 1, id_3, id_5);
  assign id_6[1] = 1;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1
);
  tri1 id_3;
  module_0(
      id_0, id_0
  );
  assign id_3 = ~(1'h0) ? 1'b0 : 1;
  always #1 begin
    deassign id_3;
  end
endmodule
