lbl_800A7CB0:
/* 800A7CB0 00000000  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 800A7CB4 00000004  7C 08 02 A6 */	mflr r0
/* 800A7CB8 00000008  90 01 00 84 */	stw r0, 0x84(r1)
/* 800A7CBC 0000000C  DB E1 00 70 */	stfd f31, 0x70(r1)
/* 800A7CC0 00000010  F3 E1 00 78 */	psq_st f31, 120(r1), 0, 0 /* qr0 */
/* 800A7CC4 00000014  39 61 00 70 */	addi r11, r1, 0x70
/* 800A7CC8 00000018  48 2B A5 15 */	bl _savegpr_29
/* 800A7CCC 0000001C  7C 7F 1B 78 */	mr r31, r3
/* 800A7CD0 00000020  80 03 31 A0 */	lwz r0, 0x31a0(r3)
/* 800A7CD4 00000024  54 00 03 5B */	rlwinm. r0, r0, 0, 0xd, 0xd
/* 800A7CD8 00000028  40 82 05 DC */	bne lbl_800A82B4
/* 800A7CDC 0000002C  80 1F 05 70 */	lwz r0, 0x570(r31)
/* 800A7CE0 00000030  54 00 02 11 */	rlwinm. r0, r0, 0, 8, 8
/* 800A7CE4 00000034  40 82 05 D0 */	bne lbl_800A82B4
/* 800A7CE8 00000038  38 7F 0C 04 */	addi r3, r31, 0xc04
/* 800A7CEC 0000003C  4B FD C7 75 */	bl ChkTgHit__12dCcD_GObjInfFv
/* 800A7CF0 00000040  28 03 00 00 */	cmplwi r3, 0
/* 800A7CF4 00000044  40 82 00 24 */	bne lbl_800A7D18
/* 800A7CF8 00000048  38 7F 0D 40 */	addi r3, r31, 0xd40
/* 800A7CFC 0000004C  4B FD C7 65 */	bl ChkTgHit__12dCcD_GObjInfFv
/* 800A7D00 00000050  28 03 00 00 */	cmplwi r3, 0
/* 800A7D04 00000054  40 82 00 14 */	bne lbl_800A7D18
/* 800A7D08 00000058  38 7F 0E 7C */	addi r3, r31, 0xe7c
/* 800A7D0C 0000005C  4B FD C7 55 */	bl ChkTgHit__12dCcD_GObjInfFv
/* 800A7D10 00000060  28 03 00 00 */	cmplwi r3, 0
/* 800A7D14 00000064  41 82 04 4C */	beq lbl_800A8160
lbl_800A7D18:
/* 800A7D18 00000000  3B A0 00 00 */	li r29, 0
/* 800A7D1C 00000004  3B C0 00 00 */	li r30, 0
lbl_800A7D20:
/* 800A7D20 00000000  38 7E 0C 04 */	addi r3, r30, 0xc04
/* 800A7D24 00000004  7C 7F 1A 14 */	add r3, r31, r3
/* 800A7D28 00000008  4B FD C7 39 */	bl ChkTgHit__12dCcD_GObjInfFv
/* 800A7D2C 0000000C  28 03 00 00 */	cmplwi r3, 0
/* 800A7D30 00000010  40 82 00 14 */	bne lbl_800A7D44
/* 800A7D34 00000014  3B BD 00 01 */	addi r29, r29, 1
/* 800A7D38 00000018  2C 1D 00 03 */	cmpwi r29, 3
/* 800A7D3C 0000001C  3B DE 01 3C */	addi r30, r30, 0x13c
/* 800A7D40 00000020  41 80 FF E0 */	blt lbl_800A7D20
lbl_800A7D44:
/* 800A7D44 00000000  1C 7D 01 3C */	mulli r3, r29, 0x13c
/* 800A7D48 00000004  3B C3 0C A0 */	addi r30, r3, 0xca0
/* 800A7D4C 00000008  7F DF F2 14 */	add r30, r31, r30
/* 800A7D50 0000000C  3B BE 00 2C */	addi r29, r30, 0x2c
/* 800A7D54 00000010  C0 5E 00 2C */	lfs f2, 0x2c(r30)
/* 800A7D58 00000014  D0 41 00 54 */	stfs f2, 0x54(r1)
/* 800A7D5C 00000018  C0 1E 00 30 */	lfs f0, 0x30(r30)
/* 800A7D60 0000001C  D0 01 00 58 */	stfs f0, 0x58(r1)
/* 800A7D64 00000020  C0 3E 00 34 */	lfs f1, 0x34(r30)
/* 800A7D68 00000024  D0 21 00 5C */	stfs f1, 0x5c(r1)
/* 800A7D6C 00000028  D0 41 00 18 */	stfs f2, 0x18(r1)
/* 800A7D70 0000002C  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800A7D74 00000030  D0 01 00 1C */	stfs f0, 0x1c(r1)
/* 800A7D78 00000034  D0 21 00 20 */	stfs f1, 0x20(r1)
/* 800A7D7C 00000038  38 61 00 18 */	addi r3, r1, 0x18
/* 800A7D80 0000003C  48 29 F3 B9 */	bl PSVECSquareMag
/* 800A7D84 00000040  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800A7D88 00000044  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A7D8C 00000000  40 81 00 58 */	ble lbl_800A7DE4
/* 800A7D90 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 800A7D94 00000008  C8 82 92 E8 */	lfd f4, d_a_d_a_alink__LIT_6846(r2)
/* 800A7D98 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 800A7D9C 00000010  C8 62 92 F0 */	lfd f3, LIT_6847(r2)
/* 800A7DA0 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 800A7DA4 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 800A7DA8 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 800A7DAC 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 800A7DB0 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 800A7DB4 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 800A7DB8 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 800A7DBC 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 800A7DC0 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 800A7DC4 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 800A7DC8 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 800A7DCC 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 800A7DD0 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 800A7DD4 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 800A7DD8 0000004C  FF E1 00 32 */	fmul f31, f1, f0
/* 800A7DDC 00000050  FF E0 F8 18 */	frsp f31, f31
/* 800A7DE0 00000054  48 00 00 90 */	b lbl_800A7E70
lbl_800A7DE4:
/* 800A7DE4 00000000  C8 02 92 F8 */	lfd f0, LIT_6848(r2)
/* 800A7DE8 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A7DEC 00000000  40 80 00 10 */	bge lbl_800A7DFC
/* 800A7DF0 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 800A7DF4 00000008  C3 E3 0A E0 */	lfs f31, __float_nan@l(r3)
/* 800A7DF8 0000000C  48 00 00 78 */	b lbl_800A7E70
lbl_800A7DFC:
/* 800A7DFC 00000000  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 800A7E00 00000004  80 81 00 10 */	lwz r4, 0x10(r1)
/* 800A7E04 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 800A7E08 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 800A7E0C 00000010  7C 03 00 00 */	cmpw r3, r0
/* 800A7E10 00000014  41 82 00 14 */	beq lbl_800A7E24
/* 800A7E14 00000018  40 80 00 40 */	bge lbl_800A7E54
/* 800A7E18 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 800A7E1C 00000020  41 82 00 20 */	beq lbl_800A7E3C
/* 800A7E20 00000024  48 00 00 34 */	b lbl_800A7E54
lbl_800A7E24:
/* 800A7E24 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 800A7E28 00000004  41 82 00 0C */	beq lbl_800A7E34
/* 800A7E2C 00000008  38 00 00 01 */	li r0, 1
/* 800A7E30 0000000C  48 00 00 28 */	b lbl_800A7E58
lbl_800A7E34:
/* 800A7E34 00000000  38 00 00 02 */	li r0, 2
/* 800A7E38 00000004  48 00 00 20 */	b lbl_800A7E58
lbl_800A7E3C:
/* 800A7E3C 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 800A7E40 00000004  41 82 00 0C */	beq lbl_800A7E4C
/* 800A7E44 00000008  38 00 00 05 */	li r0, 5
/* 800A7E48 0000000C  48 00 00 10 */	b lbl_800A7E58
lbl_800A7E4C:
/* 800A7E4C 00000000  38 00 00 03 */	li r0, 3
/* 800A7E50 00000004  48 00 00 08 */	b lbl_800A7E58
lbl_800A7E54:
/* 800A7E54 00000000  38 00 00 04 */	li r0, 4
lbl_800A7E58:
/* 800A7E58 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 800A7E5C 00000004  40 82 00 10 */	bne lbl_800A7E6C
/* 800A7E60 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 800A7E64 0000000C  C3 E3 0A E0 */	lfs f31, __float_nan@l(r3)
/* 800A7E68 00000010  48 00 00 08 */	b lbl_800A7E70
lbl_800A7E6C:
/* 800A7E6C 00000000  FF E0 08 90 */	fmr f31, f1
lbl_800A7E70:
/* 800A7E70 00000000  C0 02 92 B8 */	lfs f0, d_a_d_a_alink__LIT_6040(r2)
/* 800A7E74 00000004  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800A7E78 00000000  40 80 01 90 */	bge lbl_800A8008
/* 800A7E7C 00000004  7F E3 FB 78 */	mr r3, r31
/* 800A7E80 00000008  48 03 C0 A1 */	bl checkGrabRooster__9daAlink_cFv
/* 800A7E84 0000000C  2C 03 00 00 */	cmpwi r3, 0
/* 800A7E88 00000010  40 82 01 80 */	bne lbl_800A8008
/* 800A7E8C 00000014  7F C3 F3 78 */	mr r3, r30
/* 800A7E90 00000018  4B FD B7 F9 */	bl GetAc__22dCcD_GAtTgCoCommonBaseFv
/* 800A7E94 0000001C  28 03 00 00 */	cmplwi r3, 0
/* 800A7E98 00000020  41 82 00 3C */	beq lbl_800A7ED4
/* 800A7E9C 00000024  7F C3 F3 78 */	mr r3, r30
/* 800A7EA0 00000028  4B FD B7 E9 */	bl GetAc__22dCcD_GAtTgCoCommonBaseFv
/* 800A7EA4 0000002C  7C 65 1B 78 */	mr r5, r3
/* 800A7EA8 00000030  38 61 00 48 */	addi r3, r1, 0x48
/* 800A7EAC 00000034  38 9F 04 D0 */	addi r4, r31, 0x4d0
/* 800A7EB0 00000038  38 A5 04 D0 */	addi r5, r5, 0x4d0
/* 800A7EB4 0000003C  48 1B EC 81 */	bl __mi__4cXyzCFRC3Vec
/* 800A7EB8 00000040  C0 01 00 48 */	lfs f0, 0x48(r1)
/* 800A7EBC 00000044  D0 01 00 54 */	stfs f0, 0x54(r1)
/* 800A7EC0 00000048  C0 01 00 4C */	lfs f0, 0x4c(r1)
/* 800A7EC4 0000004C  D0 01 00 58 */	stfs f0, 0x58(r1)
/* 800A7EC8 00000050  C0 01 00 50 */	lfs f0, 0x50(r1)
/* 800A7ECC 00000054  D0 01 00 5C */	stfs f0, 0x5c(r1)
/* 800A7ED0 00000058  48 00 00 2C */	b lbl_800A7EFC
lbl_800A7ED4:
/* 800A7ED4 00000000  38 61 00 3C */	addi r3, r1, 0x3c
/* 800A7ED8 00000004  38 9F 04 D0 */	addi r4, r31, 0x4d0
/* 800A7EDC 00000008  38 BE 00 38 */	addi r5, r30, 0x38
/* 800A7EE0 0000000C  48 1B EC 55 */	bl __mi__4cXyzCFRC3Vec
/* 800A7EE4 00000010  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 800A7EE8 00000014  D0 01 00 54 */	stfs f0, 0x54(r1)
/* 800A7EEC 00000018  C0 01 00 40 */	lfs f0, 0x40(r1)
/* 800A7EF0 0000001C  D0 01 00 58 */	stfs f0, 0x58(r1)
/* 800A7EF4 00000020  C0 01 00 44 */	lfs f0, 0x44(r1)
/* 800A7EF8 00000024  D0 01 00 5C */	stfs f0, 0x5c(r1)
lbl_800A7EFC:
/* 800A7EFC 00000000  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800A7F00 00000004  D0 01 00 58 */	stfs f0, 0x58(r1)
/* 800A7F04 00000008  38 61 00 30 */	addi r3, r1, 0x30
/* 800A7F08 0000000C  38 81 00 54 */	addi r4, r1, 0x54
/* 800A7F0C 00000010  48 1B F0 3D */	bl normalizeZP__4cXyzFv
/* 800A7F10 00000014  7F A3 EB 78 */	mr r3, r29
/* 800A7F14 00000018  48 29 F2 25 */	bl PSVECSquareMag
/* 800A7F18 0000001C  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800A7F1C 00000020  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A7F20 00000000  40 81 00 58 */	ble lbl_800A7F78
/* 800A7F24 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 800A7F28 00000008  C8 82 92 E8 */	lfd f4, d_a_d_a_alink__LIT_6846(r2)
/* 800A7F2C 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 800A7F30 00000010  C8 62 92 F0 */	lfd f3, LIT_6847(r2)
/* 800A7F34 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 800A7F38 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 800A7F3C 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 800A7F40 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 800A7F44 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 800A7F48 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 800A7F4C 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 800A7F50 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 800A7F54 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 800A7F58 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 800A7F5C 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 800A7F60 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 800A7F64 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 800A7F68 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 800A7F6C 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 800A7F70 00000050  FC 20 08 18 */	frsp f1, f1
/* 800A7F74 00000054  48 00 00 88 */	b lbl_800A7FFC
lbl_800A7F78:
/* 800A7F78 00000000  C8 02 92 F8 */	lfd f0, LIT_6848(r2)
/* 800A7F7C 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A7F80 00000000  40 80 00 10 */	bge lbl_800A7F90
/* 800A7F84 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 800A7F88 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 800A7F8C 0000000C  48 00 00 70 */	b lbl_800A7FFC
lbl_800A7F90:
/* 800A7F90 00000000  D0 21 00 08 */	stfs f1, 8(r1)
/* 800A7F94 00000004  80 81 00 08 */	lwz r4, 8(r1)
/* 800A7F98 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 800A7F9C 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 800A7FA0 00000010  7C 03 00 00 */	cmpw r3, r0
/* 800A7FA4 00000014  41 82 00 14 */	beq lbl_800A7FB8
/* 800A7FA8 00000018  40 80 00 40 */	bge lbl_800A7FE8
/* 800A7FAC 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 800A7FB0 00000020  41 82 00 20 */	beq lbl_800A7FD0
/* 800A7FB4 00000024  48 00 00 34 */	b lbl_800A7FE8
lbl_800A7FB8:
/* 800A7FB8 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 800A7FBC 00000004  41 82 00 0C */	beq lbl_800A7FC8
/* 800A7FC0 00000008  38 00 00 01 */	li r0, 1
/* 800A7FC4 0000000C  48 00 00 28 */	b lbl_800A7FEC
lbl_800A7FC8:
/* 800A7FC8 00000000  38 00 00 02 */	li r0, 2
/* 800A7FCC 00000004  48 00 00 20 */	b lbl_800A7FEC
lbl_800A7FD0:
/* 800A7FD0 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 800A7FD4 00000004  41 82 00 0C */	beq lbl_800A7FE0
/* 800A7FD8 00000008  38 00 00 05 */	li r0, 5
/* 800A7FDC 0000000C  48 00 00 10 */	b lbl_800A7FEC
lbl_800A7FE0:
/* 800A7FE0 00000000  38 00 00 03 */	li r0, 3
/* 800A7FE4 00000004  48 00 00 08 */	b lbl_800A7FEC
lbl_800A7FE8:
/* 800A7FE8 00000000  38 00 00 04 */	li r0, 4
lbl_800A7FEC:
/* 800A7FEC 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 800A7FF0 00000004  40 82 00 0C */	bne lbl_800A7FFC
/* 800A7FF4 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 800A7FF8 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_800A7FFC:
/* 800A7FFC 00000000  38 61 00 54 */	addi r3, r1, 0x54
/* 800A8000 00000004  7C 64 1B 78 */	mr r4, r3
/* 800A8004 00000008  48 29 F0 D5 */	bl PSVECScale
lbl_800A8008:
/* 800A8008 00000000  38 61 00 54 */	addi r3, r1, 0x54
/* 800A800C 00000004  48 29 F1 2D */	bl PSVECSquareMag
/* 800A8010 00000008  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800A8014 0000000C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A8018 00000000  40 81 00 58 */	ble lbl_800A8070
/* 800A801C 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 800A8020 00000008  C8 82 92 E8 */	lfd f4, d_a_d_a_alink__LIT_6846(r2)
/* 800A8024 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 800A8028 00000010  C8 62 92 F0 */	lfd f3, LIT_6847(r2)
/* 800A802C 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 800A8030 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 800A8034 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 800A8038 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 800A803C 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 800A8040 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 800A8044 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 800A8048 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 800A804C 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 800A8050 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 800A8054 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 800A8058 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 800A805C 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 800A8060 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 800A8064 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 800A8068 00000050  FC 20 08 18 */	frsp f1, f1
/* 800A806C 00000054  48 00 00 88 */	b lbl_800A80F4
lbl_800A8070:
/* 800A8070 00000000  C8 02 92 F8 */	lfd f0, LIT_6848(r2)
/* 800A8074 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A8078 00000000  40 80 00 10 */	bge lbl_800A8088
/* 800A807C 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 800A8080 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 800A8084 0000000C  48 00 00 70 */	b lbl_800A80F4
lbl_800A8088:
/* 800A8088 00000000  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 800A808C 00000004  80 81 00 0C */	lwz r4, 0xc(r1)
/* 800A8090 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 800A8094 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 800A8098 00000010  7C 03 00 00 */	cmpw r3, r0
/* 800A809C 00000014  41 82 00 14 */	beq lbl_800A80B0
/* 800A80A0 00000018  40 80 00 40 */	bge lbl_800A80E0
/* 800A80A4 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 800A80A8 00000020  41 82 00 20 */	beq lbl_800A80C8
/* 800A80AC 00000024  48 00 00 34 */	b lbl_800A80E0
lbl_800A80B0:
/* 800A80B0 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 800A80B4 00000004  41 82 00 0C */	beq lbl_800A80C0
/* 800A80B8 00000008  38 00 00 01 */	li r0, 1
/* 800A80BC 0000000C  48 00 00 28 */	b lbl_800A80E4
lbl_800A80C0:
/* 800A80C0 00000000  38 00 00 02 */	li r0, 2
/* 800A80C4 00000004  48 00 00 20 */	b lbl_800A80E4
lbl_800A80C8:
/* 800A80C8 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 800A80CC 00000004  41 82 00 0C */	beq lbl_800A80D8
/* 800A80D0 00000008  38 00 00 05 */	li r0, 5
/* 800A80D4 0000000C  48 00 00 10 */	b lbl_800A80E4
lbl_800A80D8:
/* 800A80D8 00000000  38 00 00 03 */	li r0, 3
/* 800A80DC 00000004  48 00 00 08 */	b lbl_800A80E4
lbl_800A80E0:
/* 800A80E0 00000000  38 00 00 04 */	li r0, 4
lbl_800A80E4:
/* 800A80E4 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 800A80E8 00000004  40 82 00 0C */	bne lbl_800A80F4
/* 800A80EC 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 800A80F0 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_800A80F4:
/* 800A80F4 00000000  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 800A80F8 00000004  C0 02 92 B8 */	lfs f0, d_a_d_a_alink__LIT_6040(r2)
/* 800A80FC 00000008  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 800A8100 00000000  4C 41 13 82 */	cror 2, 1, 2
/* 800A8104 00000004  40 82 00 34 */	bne lbl_800A8138
/* 800A8108 00000008  38 61 00 24 */	addi r3, r1, 0x24
/* 800A810C 0000000C  38 81 00 54 */	addi r4, r1, 0x54
/* 800A8110 00000010  48 1B EE 39 */	bl normalizeZP__4cXyzFv
/* 800A8114 00000014  7F E3 FB 78 */	mr r3, r31
/* 800A8118 00000018  38 81 00 54 */	addi r4, r1, 0x54
/* 800A811C 0000001C  4B FF F9 A1 */	bl checkWindWallRate__9daAlink_cFRC4cXyz
/* 800A8120 00000020  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 800A8124 00000024  EC 20 00 72 */	fmuls f1, f0, f1
/* 800A8128 00000028  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 800A812C 0000002C  38 61 00 54 */	addi r3, r1, 0x54
/* 800A8130 00000030  7C 64 1B 78 */	mr r4, r3
/* 800A8134 00000034  48 29 EF A5 */	bl PSVECScale
lbl_800A8138:
/* 800A8138 00000000  38 7F 35 AC */	addi r3, r31, 0x35ac
/* 800A813C 00000004  48 29 EF FD */	bl PSVECSquareMag
/* 800A8140 00000008  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 800A8144 0000000C  EC 00 00 32 */	fmuls f0, f0, f0
/* 800A8148 00000010  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A814C 00000000  40 81 00 0C */	ble lbl_800A8158
/* 800A8150 00000004  C3 E2 93 24 */	lfs f31, LIT_7450(r2)
/* 800A8154 00000008  48 00 00 BC */	b lbl_800A8210
lbl_800A8158:
/* 800A8158 00000000  C3 E2 93 D8 */	lfs f31, LIT_11470(r2)
/* 800A815C 00000004  48 00 00 B4 */	b lbl_800A8210
lbl_800A8160:
/* 800A8160 00000000  38 7F 04 D0 */	addi r3, r31, 0x4d0
/* 800A8164 00000004  38 81 00 54 */	addi r4, r1, 0x54
/* 800A8168 00000008  38 A1 00 14 */	addi r5, r1, 0x14
/* 800A816C 0000000C  4B FB 31 8D */	bl dKyw_get_AllWind_vec__FP4cXyzP4cXyzPf
/* 800A8170 00000010  48 10 3F D1 */	bl dKy_TeachWind_existence_chk__Fv
/* 800A8174 00000014  2C 03 00 00 */	cmpwi r3, 0
/* 800A8178 00000018  41 82 00 14 */	beq lbl_800A818C
/* 800A817C 0000001C  C0 21 00 14 */	lfs f1, 0x14(r1)
/* 800A8180 00000020  C0 02 94 A8 */	lfs f0, LIT_16570(r2)
/* 800A8184 00000024  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A8188 00000000  40 80 00 10 */	bge lbl_800A8198
lbl_800A818C:
/* 800A818C 00000000  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800A8190 00000004  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 800A8194 00000008  48 00 00 34 */	b lbl_800A81C8
lbl_800A8198:
/* 800A8198 00000000  C0 02 92 C0 */	lfs f0, LIT_6108(r2)
/* 800A819C 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A81A0 00000000  40 81 00 28 */	ble lbl_800A81C8
/* 800A81A4 00000004  48 10 3F 9D */	bl dKy_TeachWind_existence_chk__Fv
/* 800A81A8 00000008  2C 03 FF FF */	cmpwi r3, -1
/* 800A81AC 0000000C  41 82 00 1C */	beq lbl_800A81C8
/* 800A81B0 00000010  7F E3 FB 78 */	mr r3, r31
/* 800A81B4 00000014  38 81 00 54 */	addi r4, r1, 0x54
/* 800A81B8 00000018  4B FF F9 05 */	bl checkWindWallRate__9daAlink_cFRC4cXyz
/* 800A81BC 0000001C  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 800A81C0 00000020  EC 00 00 72 */	fmuls f0, f0, f1
/* 800A81C4 00000024  D0 01 00 14 */	stfs f0, 0x14(r1)
lbl_800A81C8:
/* 800A81C8 00000000  C0 21 00 14 */	lfs f1, 0x14(r1)
/* 800A81CC 00000004  3C 60 80 39 */	lis r3, m__19daAlinkHIO_basic_c0@ha
/* 800A81D0 00000008  38 63 D6 64 */	addi r3, r3, m__19daAlinkHIO_basic_c0@l
/* 800A81D4 0000000C  C0 03 00 34 */	lfs f0, 0x34(r3)
/* 800A81D8 00000010  EC 21 00 32 */	fmuls f1, f1, f0
/* 800A81DC 00000014  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 800A81E0 00000018  38 61 00 54 */	addi r3, r1, 0x54
/* 800A81E4 0000001C  7C 64 1B 78 */	mr r4, r3
/* 800A81E8 00000020  48 29 EE F1 */	bl PSVECScale
/* 800A81EC 00000024  38 7F 35 AC */	addi r3, r31, 0x35ac
/* 800A81F0 00000028  48 29 EF 49 */	bl PSVECSquareMag
/* 800A81F4 0000002C  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 800A81F8 00000030  EC 00 00 32 */	fmuls f0, f0, f0
/* 800A81FC 00000034  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800A8200 00000000  40 81 00 0C */	ble lbl_800A820C
/* 800A8204 00000004  C3 E2 92 C4 */	lfs f31, LIT_6109(r2)
/* 800A8208 00000008  48 00 00 08 */	b lbl_800A8210
lbl_800A820C:
/* 800A820C 00000000  C3 E2 92 B8 */	lfs f31, d_a_d_a_alink__LIT_6040(r2)
lbl_800A8210:
/* 800A8210 00000000  38 7F 35 B8 */	addi r3, r31, 0x35b8
/* 800A8214 00000004  38 81 00 54 */	addi r4, r1, 0x54
/* 800A8218 00000008  C0 22 92 98 */	lfs f1, LIT_5943(r2)
/* 800A821C 0000000C  FC 40 F8 90 */	fmr f2, f31
/* 800A8220 00000010  FC 60 08 90 */	fmr f3, f1
/* 800A8224 00000014  48 1C 78 95 */	bl cLib_addCalcPos__FP4cXyzRC4cXyzfff
/* 800A8228 00000018  38 7F 35 B8 */	addi r3, r31, 0x35b8
/* 800A822C 0000001C  48 1B EE FD */	bl atan2sX_Z__4cXyzCFv
/* 800A8230 00000020  B0 7F 30 CC */	sth r3, 0x30cc(r31)
/* 800A8234 00000024  7F E3 FB 78 */	mr r3, r31
/* 800A8238 00000028  38 80 00 01 */	li r4, 1
/* 800A823C 0000002C  38 A0 00 01 */	li r5, 1
/* 800A8240 00000030  48 01 32 79 */	bl checkHeavyStateOn__9daAlink_cFii
/* 800A8244 00000034  2C 03 00 00 */	cmpwi r3, 0
/* 800A8248 00000038  40 82 00 4C */	bne lbl_800A8294
/* 800A824C 0000003C  7F E3 FB 78 */	mr r3, r31
/* 800A8250 00000040  48 00 23 99 */	bl checkNoCollisionCorret__9daAlink_cFv
/* 800A8254 00000044  2C 03 00 00 */	cmpwi r3, 0
/* 800A8258 00000048  40 82 00 3C */	bne lbl_800A8294
/* 800A825C 0000004C  7F E3 FB 78 */	mr r3, r31
/* 800A8260 00000050  48 06 D9 C1 */	bl checkEventRun__9daAlink_cCFv
/* 800A8264 00000054  2C 03 00 00 */	cmpwi r3, 0
/* 800A8268 00000058  40 82 00 2C */	bne lbl_800A8294
/* 800A826C 0000005C  80 1F 31 A0 */	lwz r0, 0x31a0(r31)
/* 800A8270 00000060  54 00 06 F7 */	rlwinm. r0, r0, 0, 0x1b, 0x1b
/* 800A8274 00000064  40 82 00 20 */	bne lbl_800A8294
/* 800A8278 00000068  38 7F 35 AC */	addi r3, r31, 0x35ac
/* 800A827C 0000006C  38 81 00 54 */	addi r4, r1, 0x54
/* 800A8280 00000070  C0 22 92 98 */	lfs f1, LIT_5943(r2)
/* 800A8284 00000074  FC 40 F8 90 */	fmr f2, f31
/* 800A8288 00000078  FC 60 08 90 */	fmr f3, f1
/* 800A828C 0000007C  48 1C 78 2D */	bl cLib_addCalcPos__FP4cXyzRC4cXyzfff
/* 800A8290 00000080  48 00 00 60 */	b lbl_800A82F0
lbl_800A8294:
/* 800A8294 00000000  3C 60 80 43 */	lis r3, Zero__4cXyz@ha
/* 800A8298 00000004  C4 03 0C F4 */	lfsu f0, Zero__4cXyz@l(r3)
/* 800A829C 00000008  D0 1F 35 AC */	stfs f0, 0x35ac(r31)
/* 800A82A0 0000000C  C0 03 00 04 */	lfs f0, 4(r3)
/* 800A82A4 00000010  D0 1F 35 B0 */	stfs f0, 0x35b0(r31)
/* 800A82A8 00000014  C0 03 00 08 */	lfs f0, 8(r3)
/* 800A82AC 00000018  D0 1F 35 B4 */	stfs f0, 0x35b4(r31)
/* 800A82B0 0000001C  48 00 00 40 */	b lbl_800A82F0
lbl_800A82B4:
/* 800A82B4 00000000  3C 60 80 43 */	lis r3, Zero__4cXyz@ha
/* 800A82B8 00000004  C4 03 0C F4 */	lfsu f0, Zero__4cXyz@l(r3)
/* 800A82BC 00000008  D0 1F 35 AC */	stfs f0, 0x35ac(r31)
/* 800A82C0 0000000C  C0 03 00 04 */	lfs f0, 4(r3)
/* 800A82C4 00000010  D0 1F 35 B0 */	stfs f0, 0x35b0(r31)
/* 800A82C8 00000014  C0 03 00 08 */	lfs f0, 8(r3)
/* 800A82CC 00000018  D0 1F 35 B4 */	stfs f0, 0x35b4(r31)
/* 800A82D0 0000001C  C0 03 00 00 */	lfs f0, 0(r3)
/* 800A82D4 00000020  D0 1F 35 B8 */	stfs f0, 0x35b8(r31)
/* 800A82D8 00000024  C0 03 00 04 */	lfs f0, 4(r3)
/* 800A82DC 00000028  D0 1F 35 BC */	stfs f0, 0x35bc(r31)
/* 800A82E0 0000002C  C0 03 00 08 */	lfs f0, 8(r3)
/* 800A82E4 00000030  D0 1F 35 C0 */	stfs f0, 0x35c0(r31)
/* 800A82E8 00000034  38 00 00 00 */	li r0, 0
/* 800A82EC 00000038  B0 1F 30 CC */	sth r0, 0x30cc(r31)
lbl_800A82F0:
/* 800A82F0 00000000  E3 E1 00 78 */	psq_l f31, 120(r1), 0, 0 /* qr0 */
/* 800A82F4 00000000  CB E1 00 70 */	lfd f31, 0x70(r1)
/* 800A82F8 00000004  39 61 00 70 */	addi r11, r1, 0x70
/* 800A82FC 00000008  48 2B 9F 2D */	bl _restgpr_29
/* 800A8300 0000000C  80 01 00 84 */	lwz r0, 0x84(r1)
/* 800A8304 00000010  7C 08 03 A6 */	mtlr r0
/* 800A8308 00000014  38 21 00 80 */	addi r1, r1, 0x80
/* 800A830C 00000018  4E 80 00 20 */	blr 
