0.7
2020.1
May 27 2020
20:09:33
D:/Users/20401/FPGAclass/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Users/20401/FPGAclass/project_1/project_1.srcs/sim_1/new/test38.v,1665983092,verilog,,,,test38,,,,,,,,
D:/Users/20401/FPGAclass/project_1/project_1.srcs/sources_1/new/project_1.v,1665987276,verilog,,D:/Users/20401/FPGAclass/project_1/project_1.srcs/sim_1/new/test38.v,,decoder_38,,,,,,,,
