$date
	Wed Oct  2 19:09:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module FSM_tb $end
$var reg 1 ! busy $end
$var reg 1 " clk $end
$var reg 5 # data [4:0] $end
$var reg 1 $ reset $end
$var reg 1 % tx $end
$scope module u_FSM $end
$var wire 1 ! busy $end
$var wire 1 " clk $end
$var wire 5 & data [4:0] $end
$var wire 1 $ rst $end
$var wire 1 % tx $end
$var wire 5 ' c [4:0] $end
$var wire 1 ( b $end
$var wire 1 ) a $end
$scope module u_receiver_state $end
$var wire 1 ! busy $end
$var wire 1 ( valid_i $end
$var wire 5 * data_i [4:0] $end
$var reg 1 ) ready_o $end
$upscope $end
$scope module u_transmission_state $end
$var wire 1 " clk $end
$var wire 5 + data [4:0] $end
$var wire 1 ) ready_i $end
$var wire 1 $ rst $end
$var wire 1 % tx $end
$var reg 5 , data_o [4:0] $end
$var reg 2 - next_state [1:0] $end
$var reg 2 . state [1:0] $end
$var reg 1 ( valid_o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
b10 +
bx *
0)
x(
bx '
b10 &
0%
1$
b10 #
0"
0!
$end
#5
b1 -
0(
b0 .
0$
1"
#10
1$
0"
#15
b10 -
b1 .
1%
1"
#20
0"
#25
b1 -
1)
b10 '
b10 *
b10 ,
1(
b10 .
1"
#30
0"
#35
0(
b1 .
b1 -
0)
1"
1!
0%
#40
0"
#45
1"
0!
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
