
cookie.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d930  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  0800db10  0800db10  0000eb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbf8  0800dbf8  0000f068  2**0
                  CONTENTS
  4 .ARM          00000008  0800dbf8  0800dbf8  0000ebf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc00  0800dc00  0000f068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc00  0800dc00  0000ec00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dc04  0800dc04  0000ec04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800dc08  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003c34  20000068  0800dc70  0000f068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003c9c  0800dc70  0000fc9c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002daf8  00000000  00000000  0000f098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e63  00000000  00000000  0003cb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002558  00000000  00000000  000419f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001d20  00000000  00000000  00043f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004eb0  00000000  00000000  00045c70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029c68  00000000  00000000  0004ab20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014661b  00000000  00000000  00074788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bada3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a674  00000000  00000000  001bade8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001c545c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800daf8 	.word	0x0800daf8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	0800daf8 	.word	0x0800daf8

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b96a 	b.w	800051c <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	460c      	mov	r4, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14e      	bne.n	800030a <__udivmoddi4+0xaa>
 800026c:	4694      	mov	ip, r2
 800026e:	458c      	cmp	ip, r1
 8000270:	4686      	mov	lr, r0
 8000272:	fab2 f282 	clz	r2, r2
 8000276:	d962      	bls.n	800033e <__udivmoddi4+0xde>
 8000278:	b14a      	cbz	r2, 800028e <__udivmoddi4+0x2e>
 800027a:	f1c2 0320 	rsb	r3, r2, #32
 800027e:	4091      	lsls	r1, r2
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	fa0c fc02 	lsl.w	ip, ip, r2
 8000288:	4319      	orrs	r1, r3
 800028a:	fa00 fe02 	lsl.w	lr, r0, r2
 800028e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000292:	fa1f f68c 	uxth.w	r6, ip
 8000296:	fbb1 f4f7 	udiv	r4, r1, r7
 800029a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800029e:	fb07 1114 	mls	r1, r7, r4, r1
 80002a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a6:	fb04 f106 	mul.w	r1, r4, r6
 80002aa:	4299      	cmp	r1, r3
 80002ac:	d90a      	bls.n	80002c4 <__udivmoddi4+0x64>
 80002ae:	eb1c 0303 	adds.w	r3, ip, r3
 80002b2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002b6:	f080 8112 	bcs.w	80004de <__udivmoddi4+0x27e>
 80002ba:	4299      	cmp	r1, r3
 80002bc:	f240 810f 	bls.w	80004de <__udivmoddi4+0x27e>
 80002c0:	3c02      	subs	r4, #2
 80002c2:	4463      	add	r3, ip
 80002c4:	1a59      	subs	r1, r3, r1
 80002c6:	fa1f f38e 	uxth.w	r3, lr
 80002ca:	fbb1 f0f7 	udiv	r0, r1, r7
 80002ce:	fb07 1110 	mls	r1, r7, r0, r1
 80002d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d6:	fb00 f606 	mul.w	r6, r0, r6
 80002da:	429e      	cmp	r6, r3
 80002dc:	d90a      	bls.n	80002f4 <__udivmoddi4+0x94>
 80002de:	eb1c 0303 	adds.w	r3, ip, r3
 80002e2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002e6:	f080 80fc 	bcs.w	80004e2 <__udivmoddi4+0x282>
 80002ea:	429e      	cmp	r6, r3
 80002ec:	f240 80f9 	bls.w	80004e2 <__udivmoddi4+0x282>
 80002f0:	4463      	add	r3, ip
 80002f2:	3802      	subs	r0, #2
 80002f4:	1b9b      	subs	r3, r3, r6
 80002f6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002fa:	2100      	movs	r1, #0
 80002fc:	b11d      	cbz	r5, 8000306 <__udivmoddi4+0xa6>
 80002fe:	40d3      	lsrs	r3, r2
 8000300:	2200      	movs	r2, #0
 8000302:	e9c5 3200 	strd	r3, r2, [r5]
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d905      	bls.n	800031a <__udivmoddi4+0xba>
 800030e:	b10d      	cbz	r5, 8000314 <__udivmoddi4+0xb4>
 8000310:	e9c5 0100 	strd	r0, r1, [r5]
 8000314:	2100      	movs	r1, #0
 8000316:	4608      	mov	r0, r1
 8000318:	e7f5      	b.n	8000306 <__udivmoddi4+0xa6>
 800031a:	fab3 f183 	clz	r1, r3
 800031e:	2900      	cmp	r1, #0
 8000320:	d146      	bne.n	80003b0 <__udivmoddi4+0x150>
 8000322:	42a3      	cmp	r3, r4
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0xcc>
 8000326:	4290      	cmp	r0, r2
 8000328:	f0c0 80f0 	bcc.w	800050c <__udivmoddi4+0x2ac>
 800032c:	1a86      	subs	r6, r0, r2
 800032e:	eb64 0303 	sbc.w	r3, r4, r3
 8000332:	2001      	movs	r0, #1
 8000334:	2d00      	cmp	r5, #0
 8000336:	d0e6      	beq.n	8000306 <__udivmoddi4+0xa6>
 8000338:	e9c5 6300 	strd	r6, r3, [r5]
 800033c:	e7e3      	b.n	8000306 <__udivmoddi4+0xa6>
 800033e:	2a00      	cmp	r2, #0
 8000340:	f040 8090 	bne.w	8000464 <__udivmoddi4+0x204>
 8000344:	eba1 040c 	sub.w	r4, r1, ip
 8000348:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800034c:	fa1f f78c 	uxth.w	r7, ip
 8000350:	2101      	movs	r1, #1
 8000352:	fbb4 f6f8 	udiv	r6, r4, r8
 8000356:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035a:	fb08 4416 	mls	r4, r8, r6, r4
 800035e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000362:	fb07 f006 	mul.w	r0, r7, r6
 8000366:	4298      	cmp	r0, r3
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0x11c>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000372:	d202      	bcs.n	800037a <__udivmoddi4+0x11a>
 8000374:	4298      	cmp	r0, r3
 8000376:	f200 80cd 	bhi.w	8000514 <__udivmoddi4+0x2b4>
 800037a:	4626      	mov	r6, r4
 800037c:	1a1c      	subs	r4, r3, r0
 800037e:	fa1f f38e 	uxth.w	r3, lr
 8000382:	fbb4 f0f8 	udiv	r0, r4, r8
 8000386:	fb08 4410 	mls	r4, r8, r0, r4
 800038a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800038e:	fb00 f707 	mul.w	r7, r0, r7
 8000392:	429f      	cmp	r7, r3
 8000394:	d908      	bls.n	80003a8 <__udivmoddi4+0x148>
 8000396:	eb1c 0303 	adds.w	r3, ip, r3
 800039a:	f100 34ff 	add.w	r4, r0, #4294967295
 800039e:	d202      	bcs.n	80003a6 <__udivmoddi4+0x146>
 80003a0:	429f      	cmp	r7, r3
 80003a2:	f200 80b0 	bhi.w	8000506 <__udivmoddi4+0x2a6>
 80003a6:	4620      	mov	r0, r4
 80003a8:	1bdb      	subs	r3, r3, r7
 80003aa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ae:	e7a5      	b.n	80002fc <__udivmoddi4+0x9c>
 80003b0:	f1c1 0620 	rsb	r6, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 f706 	lsr.w	r7, r2, r6
 80003ba:	431f      	orrs	r7, r3
 80003bc:	fa20 fc06 	lsr.w	ip, r0, r6
 80003c0:	fa04 f301 	lsl.w	r3, r4, r1
 80003c4:	ea43 030c 	orr.w	r3, r3, ip
 80003c8:	40f4      	lsrs	r4, r6
 80003ca:	fa00 f801 	lsl.w	r8, r0, r1
 80003ce:	0c38      	lsrs	r0, r7, #16
 80003d0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003d4:	fbb4 fef0 	udiv	lr, r4, r0
 80003d8:	fa1f fc87 	uxth.w	ip, r7
 80003dc:	fb00 441e 	mls	r4, r0, lr, r4
 80003e0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e4:	fb0e f90c 	mul.w	r9, lr, ip
 80003e8:	45a1      	cmp	r9, r4
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	d90a      	bls.n	8000406 <__udivmoddi4+0x1a6>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003f6:	f080 8084 	bcs.w	8000502 <__udivmoddi4+0x2a2>
 80003fa:	45a1      	cmp	r9, r4
 80003fc:	f240 8081 	bls.w	8000502 <__udivmoddi4+0x2a2>
 8000400:	f1ae 0e02 	sub.w	lr, lr, #2
 8000404:	443c      	add	r4, r7
 8000406:	eba4 0409 	sub.w	r4, r4, r9
 800040a:	fa1f f983 	uxth.w	r9, r3
 800040e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000412:	fb00 4413 	mls	r4, r0, r3, r4
 8000416:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800041a:	fb03 fc0c 	mul.w	ip, r3, ip
 800041e:	45a4      	cmp	ip, r4
 8000420:	d907      	bls.n	8000432 <__udivmoddi4+0x1d2>
 8000422:	193c      	adds	r4, r7, r4
 8000424:	f103 30ff 	add.w	r0, r3, #4294967295
 8000428:	d267      	bcs.n	80004fa <__udivmoddi4+0x29a>
 800042a:	45a4      	cmp	ip, r4
 800042c:	d965      	bls.n	80004fa <__udivmoddi4+0x29a>
 800042e:	3b02      	subs	r3, #2
 8000430:	443c      	add	r4, r7
 8000432:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000436:	fba0 9302 	umull	r9, r3, r0, r2
 800043a:	eba4 040c 	sub.w	r4, r4, ip
 800043e:	429c      	cmp	r4, r3
 8000440:	46ce      	mov	lr, r9
 8000442:	469c      	mov	ip, r3
 8000444:	d351      	bcc.n	80004ea <__udivmoddi4+0x28a>
 8000446:	d04e      	beq.n	80004e6 <__udivmoddi4+0x286>
 8000448:	b155      	cbz	r5, 8000460 <__udivmoddi4+0x200>
 800044a:	ebb8 030e 	subs.w	r3, r8, lr
 800044e:	eb64 040c 	sbc.w	r4, r4, ip
 8000452:	fa04 f606 	lsl.w	r6, r4, r6
 8000456:	40cb      	lsrs	r3, r1
 8000458:	431e      	orrs	r6, r3
 800045a:	40cc      	lsrs	r4, r1
 800045c:	e9c5 6400 	strd	r6, r4, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	e750      	b.n	8000306 <__udivmoddi4+0xa6>
 8000464:	f1c2 0320 	rsb	r3, r2, #32
 8000468:	fa20 f103 	lsr.w	r1, r0, r3
 800046c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000470:	fa24 f303 	lsr.w	r3, r4, r3
 8000474:	4094      	lsls	r4, r2
 8000476:	430c      	orrs	r4, r1
 8000478:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800047c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000480:	fa1f f78c 	uxth.w	r7, ip
 8000484:	fbb3 f0f8 	udiv	r0, r3, r8
 8000488:	fb08 3110 	mls	r1, r8, r0, r3
 800048c:	0c23      	lsrs	r3, r4, #16
 800048e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000492:	fb00 f107 	mul.w	r1, r0, r7
 8000496:	4299      	cmp	r1, r3
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x24c>
 800049a:	eb1c 0303 	adds.w	r3, ip, r3
 800049e:	f100 36ff 	add.w	r6, r0, #4294967295
 80004a2:	d22c      	bcs.n	80004fe <__udivmoddi4+0x29e>
 80004a4:	4299      	cmp	r1, r3
 80004a6:	d92a      	bls.n	80004fe <__udivmoddi4+0x29e>
 80004a8:	3802      	subs	r0, #2
 80004aa:	4463      	add	r3, ip
 80004ac:	1a5b      	subs	r3, r3, r1
 80004ae:	b2a4      	uxth	r4, r4
 80004b0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004b4:	fb08 3311 	mls	r3, r8, r1, r3
 80004b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004bc:	fb01 f307 	mul.w	r3, r1, r7
 80004c0:	42a3      	cmp	r3, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x276>
 80004c4:	eb1c 0404 	adds.w	r4, ip, r4
 80004c8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004cc:	d213      	bcs.n	80004f6 <__udivmoddi4+0x296>
 80004ce:	42a3      	cmp	r3, r4
 80004d0:	d911      	bls.n	80004f6 <__udivmoddi4+0x296>
 80004d2:	3902      	subs	r1, #2
 80004d4:	4464      	add	r4, ip
 80004d6:	1ae4      	subs	r4, r4, r3
 80004d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004dc:	e739      	b.n	8000352 <__udivmoddi4+0xf2>
 80004de:	4604      	mov	r4, r0
 80004e0:	e6f0      	b.n	80002c4 <__udivmoddi4+0x64>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e706      	b.n	80002f4 <__udivmoddi4+0x94>
 80004e6:	45c8      	cmp	r8, r9
 80004e8:	d2ae      	bcs.n	8000448 <__udivmoddi4+0x1e8>
 80004ea:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ee:	eb63 0c07 	sbc.w	ip, r3, r7
 80004f2:	3801      	subs	r0, #1
 80004f4:	e7a8      	b.n	8000448 <__udivmoddi4+0x1e8>
 80004f6:	4631      	mov	r1, r6
 80004f8:	e7ed      	b.n	80004d6 <__udivmoddi4+0x276>
 80004fa:	4603      	mov	r3, r0
 80004fc:	e799      	b.n	8000432 <__udivmoddi4+0x1d2>
 80004fe:	4630      	mov	r0, r6
 8000500:	e7d4      	b.n	80004ac <__udivmoddi4+0x24c>
 8000502:	46d6      	mov	lr, sl
 8000504:	e77f      	b.n	8000406 <__udivmoddi4+0x1a6>
 8000506:	4463      	add	r3, ip
 8000508:	3802      	subs	r0, #2
 800050a:	e74d      	b.n	80003a8 <__udivmoddi4+0x148>
 800050c:	4606      	mov	r6, r0
 800050e:	4623      	mov	r3, r4
 8000510:	4608      	mov	r0, r1
 8000512:	e70f      	b.n	8000334 <__udivmoddi4+0xd4>
 8000514:	3e02      	subs	r6, #2
 8000516:	4463      	add	r3, ip
 8000518:	e730      	b.n	800037c <__udivmoddi4+0x11c>
 800051a:	bf00      	nop

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000524:	f001 fc03 	bl	8001d2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000528:	f000 f858 	bl	80005dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800052c:	f000 fbea 	bl	8000d04 <MX_GPIO_Init>
  MX_COMP2_Init();
 8000530:	f000 f924 	bl	800077c <MX_COMP2_Init>
  MX_COMP3_Init();
 8000534:	f000 f948 	bl	80007c8 <MX_COMP3_Init>
  MX_COMP4_Init();
 8000538:	f000 f96c 	bl	8000814 <MX_COMP4_Init>
  MX_COMP6_Init();
 800053c:	f000 f990 	bl	8000860 <MX_COMP6_Init>
  MX_HRTIM1_Init();
 8000540:	f000 f9b4 	bl	80008ac <MX_HRTIM1_Init>
  MX_USART3_UART_Init();
 8000544:	f000 fb6a 	bl	8000c1c <MX_USART3_UART_Init>
  MX_USB_PCD_Init();
 8000548:	f000 fbb4 	bl	8000cb4 <MX_USB_PCD_Init>
  MX_ADC2_Init();
 800054c:	f000 f8a0 	bl	8000690 <MX_ADC2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000550:	f000 f891 	bl	8000676 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8000554:	217f      	movs	r1, #127	@ 0x7f
 8000556:	4815      	ldr	r0, [pc, #84]	@ (80005ac <main+0x8c>)
 8000558:	f003 fa3c 	bl	80039d4 <HAL_ADCEx_Calibration_Start>
HAL_UART_Transmit(&huart3, (uint8_t *) Message, strlen(Message), 10);
 800055c:	4814      	ldr	r0, [pc, #80]	@ (80005b0 <main+0x90>)
 800055e:	f7ff fe5f 	bl	8000220 <strlen>
 8000562:	4603      	mov	r3, r0
 8000564:	b29a      	uxth	r2, r3
 8000566:	230a      	movs	r3, #10
 8000568:	4911      	ldr	r1, [pc, #68]	@ (80005b0 <main+0x90>)
 800056a:	4812      	ldr	r0, [pc, #72]	@ (80005b4 <main+0x94>)
 800056c:	f008 fae4 	bl	8008b38 <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000570:	f00a fc2a 	bl	800adc8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000574:	4a10      	ldr	r2, [pc, #64]	@ (80005b8 <main+0x98>)
 8000576:	2100      	movs	r1, #0
 8000578:	4810      	ldr	r0, [pc, #64]	@ (80005bc <main+0x9c>)
 800057a:	f00a fc6f 	bl	800ae5c <osThreadNew>
 800057e:	4603      	mov	r3, r0
 8000580:	4a0f      	ldr	r2, [pc, #60]	@ (80005c0 <main+0xa0>)
 8000582:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000584:	4a0f      	ldr	r2, [pc, #60]	@ (80005c4 <main+0xa4>)
 8000586:	2100      	movs	r1, #0
 8000588:	480f      	ldr	r0, [pc, #60]	@ (80005c8 <main+0xa8>)
 800058a:	f00a fc67 	bl	800ae5c <osThreadNew>
 800058e:	4603      	mov	r3, r0
 8000590:	4a0e      	ldr	r2, [pc, #56]	@ (80005cc <main+0xac>)
 8000592:	6013      	str	r3, [r2, #0]

  /* creation of Position */
  PositionHandle = osThreadNew(StartTask03, NULL, &Position_attributes);
 8000594:	4a0e      	ldr	r2, [pc, #56]	@ (80005d0 <main+0xb0>)
 8000596:	2100      	movs	r1, #0
 8000598:	480e      	ldr	r0, [pc, #56]	@ (80005d4 <main+0xb4>)
 800059a:	f00a fc5f 	bl	800ae5c <osThreadNew>
 800059e:	4603      	mov	r3, r0
 80005a0:	4a0d      	ldr	r2, [pc, #52]	@ (80005d8 <main+0xb8>)
 80005a2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80005a4:	f00a fc34 	bl	800ae10 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005a8:	bf00      	nop
 80005aa:	e7fd      	b.n	80005a8 <main+0x88>
 80005ac:	200000a0 	.word	0x200000a0
 80005b0:	20000000 	.word	0x20000000
 80005b4:	20000298 	.word	0x20000298
 80005b8:	0800db4c 	.word	0x0800db4c
 80005bc:	08000fe5 	.word	0x08000fe5
 80005c0:	20000608 	.word	0x20000608
 80005c4:	0800db70 	.word	0x0800db70
 80005c8:	080012fd 	.word	0x080012fd
 80005cc:	2000060c 	.word	0x2000060c
 80005d0:	0800db94 	.word	0x0800db94
 80005d4:	08001445 	.word	0x08001445
 80005d8:	20000610 	.word	0x20000610

080005dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b094      	sub	sp, #80	@ 0x50
 80005e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0318 	add.w	r3, r7, #24
 80005e6:	2238      	movs	r2, #56	@ 0x38
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f00d f99c 	bl	800d928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
 80005fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80005fe:	2000      	movs	r0, #0
 8000600:	f006 fe9c 	bl	800733c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000604:	2322      	movs	r3, #34	@ 0x22
 8000606:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000608:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800060c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800060e:	2340      	movs	r3, #64	@ 0x40
 8000610:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000612:	2301      	movs	r3, #1
 8000614:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000616:	2302      	movs	r3, #2
 8000618:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800061a:	2302      	movs	r3, #2
 800061c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800061e:	2304      	movs	r3, #4
 8000620:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000622:	2355      	movs	r3, #85	@ 0x55
 8000624:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 8000626:	2308      	movs	r3, #8
 8000628:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV8;
 800062a:	2308      	movs	r3, #8
 800062c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800062e:	2302      	movs	r3, #2
 8000630:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000632:	f107 0318 	add.w	r3, r7, #24
 8000636:	4618      	mov	r0, r3
 8000638:	f006 ff34 	bl	80074a4 <HAL_RCC_OscConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000642:	f000 ffe5 	bl	8001610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000646:	230f      	movs	r3, #15
 8000648:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064a:	2303      	movs	r3, #3
 800064c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000652:	2300      	movs	r3, #0
 8000654:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800065a:	1d3b      	adds	r3, r7, #4
 800065c:	2104      	movs	r1, #4
 800065e:	4618      	mov	r0, r3
 8000660:	f007 fa32 	bl	8007ac8 <HAL_RCC_ClockConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800066a:	f000 ffd1 	bl	8001610 <Error_Handler>
  }
}
 800066e:	bf00      	nop
 8000670:	3750      	adds	r7, #80	@ 0x50
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}

08000676 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8000676:	b580      	push	{r7, lr}
 8000678:	af00      	add	r7, sp, #0
  /* ADC1_2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 800067a:	2200      	movs	r2, #0
 800067c:	2105      	movs	r1, #5
 800067e:	2012      	movs	r0, #18
 8000680:	f003 fdde 	bl	8004240 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000684:	2012      	movs	r0, #18
 8000686:	f003 fdf5 	bl	8004274 <HAL_NVIC_EnableIRQ>
}
 800068a:	bf00      	nop
 800068c:	bd80      	pop	{r7, pc}
	...

08000690 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b088      	sub	sp, #32
 8000694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000696:	463b      	mov	r3, r7
 8000698:	2220      	movs	r2, #32
 800069a:	2100      	movs	r1, #0
 800069c:	4618      	mov	r0, r3
 800069e:	f00d f943 	bl	800d928 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80006a2:	4b32      	ldr	r3, [pc, #200]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006a4:	4a32      	ldr	r2, [pc, #200]	@ (8000770 <MX_ADC2_Init+0xe0>)
 80006a6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 80006a8:	4b30      	ldr	r3, [pc, #192]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006aa:	f44f 12e0 	mov.w	r2, #1835008	@ 0x1c0000
 80006ae:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80006b0:	4b2e      	ldr	r3, [pc, #184]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006b6:	4b2d      	ldr	r3, [pc, #180]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80006bc:	4b2b      	ldr	r3, [pc, #172]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006c2:	4b2a      	ldr	r3, [pc, #168]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006c4:	2201      	movs	r2, #1
 80006c6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006c8:	4b28      	ldr	r3, [pc, #160]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006ca:	2204      	movs	r2, #4
 80006cc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80006ce:	4b27      	ldr	r3, [pc, #156]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80006d4:	4b25      	ldr	r3, [pc, #148]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 80006da:	4b24      	ldr	r3, [pc, #144]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006dc:	2202      	movs	r2, #2
 80006de:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80006e0:	4b22      	ldr	r3, [pc, #136]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006e8:	4b20      	ldr	r3, [pc, #128]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006ee:	4b1f      	ldr	r3, [pc, #124]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80006f4:	4b1d      	ldr	r3, [pc, #116]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006fc:	4b1b      	ldr	r3, [pc, #108]	@ (800076c <MX_ADC2_Init+0xdc>)
 80006fe:	2200      	movs	r2, #0
 8000700:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000702:	4b1a      	ldr	r3, [pc, #104]	@ (800076c <MX_ADC2_Init+0xdc>)
 8000704:	2200      	movs	r2, #0
 8000706:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800070a:	4818      	ldr	r0, [pc, #96]	@ (800076c <MX_ADC2_Init+0xdc>)
 800070c:	f001 fdce 	bl	80022ac <HAL_ADC_Init>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d001      	beq.n	800071a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000716:	f000 ff7b 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800071a:	4b16      	ldr	r3, [pc, #88]	@ (8000774 <MX_ADC2_Init+0xe4>)
 800071c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800071e:	2306      	movs	r3, #6
 8000720:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000722:	2307      	movs	r3, #7
 8000724:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000726:	237f      	movs	r3, #127	@ 0x7f
 8000728:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800072a:	2304      	movs	r3, #4
 800072c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000732:	463b      	mov	r3, r7
 8000734:	4619      	mov	r1, r3
 8000736:	480d      	ldr	r0, [pc, #52]	@ (800076c <MX_ADC2_Init+0xdc>)
 8000738:	f002 fbea 	bl	8002f10 <HAL_ADC_ConfigChannel>
 800073c:	4603      	mov	r3, r0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000742:	f000 ff65 	bl	8001610 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <MX_ADC2_Init+0xe8>)
 8000748:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800074a:	230c      	movs	r3, #12
 800074c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800074e:	463b      	mov	r3, r7
 8000750:	4619      	mov	r1, r3
 8000752:	4806      	ldr	r0, [pc, #24]	@ (800076c <MX_ADC2_Init+0xdc>)
 8000754:	f002 fbdc 	bl	8002f10 <HAL_ADC_ConfigChannel>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_ADC2_Init+0xd2>
  {
    Error_Handler();
 800075e:	f000 ff57 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000762:	bf00      	nop
 8000764:	3720      	adds	r7, #32
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200000a0 	.word	0x200000a0
 8000770:	50000100 	.word	0x50000100
 8000774:	0c900008 	.word	0x0c900008
 8000778:	36902000 	.word	0x36902000

0800077c <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000780:	4b0f      	ldr	r3, [pc, #60]	@ (80007c0 <MX_COMP2_Init+0x44>)
 8000782:	4a10      	ldr	r2, [pc, #64]	@ (80007c4 <MX_COMP2_Init+0x48>)
 8000784:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000786:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <MX_COMP2_Init+0x44>)
 8000788:	2200      	movs	r2, #0
 800078a:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 800078c:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <MX_COMP2_Init+0x44>)
 800078e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000792:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000794:	4b0a      	ldr	r3, [pc, #40]	@ (80007c0 <MX_COMP2_Init+0x44>)
 8000796:	2200      	movs	r2, #0
 8000798:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800079a:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <MX_COMP2_Init+0x44>)
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80007a0:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <MX_COMP2_Init+0x44>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80007a6:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <MX_COMP2_Init+0x44>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 80007ac:	4804      	ldr	r0, [pc, #16]	@ (80007c0 <MX_COMP2_Init+0x44>)
 80007ae:	f003 faf5 	bl	8003d9c <HAL_COMP_Init>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d001      	beq.n	80007bc <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 80007b8:	f000 ff2a 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 80007bc:	bf00      	nop
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	2000010c 	.word	0x2000010c
 80007c4:	40010204 	.word	0x40010204

080007c8 <MX_COMP3_Init>:
  * @brief COMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP3_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END COMP3_Init 0 */

  /* USER CODE BEGIN COMP3_Init 1 */

  /* USER CODE END COMP3_Init 1 */
  hcomp3.Instance = COMP3;
 80007cc:	4b0f      	ldr	r3, [pc, #60]	@ (800080c <MX_COMP3_Init+0x44>)
 80007ce:	4a10      	ldr	r2, [pc, #64]	@ (8000810 <MX_COMP3_Init+0x48>)
 80007d0:	601a      	str	r2, [r3, #0]
  hcomp3.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	@ (800080c <MX_COMP3_Init+0x44>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	605a      	str	r2, [r3, #4]
  hcomp3.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <MX_COMP3_Init+0x44>)
 80007da:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80007de:	609a      	str	r2, [r3, #8]
  hcomp3.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80007e0:	4b0a      	ldr	r3, [pc, #40]	@ (800080c <MX_COMP3_Init+0x44>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	611a      	str	r2, [r3, #16]
  hcomp3.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80007e6:	4b09      	ldr	r3, [pc, #36]	@ (800080c <MX_COMP3_Init+0x44>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	60da      	str	r2, [r3, #12]
  hcomp3.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80007ec:	4b07      	ldr	r3, [pc, #28]	@ (800080c <MX_COMP3_Init+0x44>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	615a      	str	r2, [r3, #20]
  hcomp3.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80007f2:	4b06      	ldr	r3, [pc, #24]	@ (800080c <MX_COMP3_Init+0x44>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp3) != HAL_OK)
 80007f8:	4804      	ldr	r0, [pc, #16]	@ (800080c <MX_COMP3_Init+0x44>)
 80007fa:	f003 facf 	bl	8003d9c <HAL_COMP_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_COMP3_Init+0x40>
  {
    Error_Handler();
 8000804:	f000 ff04 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN COMP3_Init 2 */

  /* USER CODE END COMP3_Init 2 */

}
 8000808:	bf00      	nop
 800080a:	bd80      	pop	{r7, pc}
 800080c:	20000130 	.word	0x20000130
 8000810:	40010208 	.word	0x40010208

08000814 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8000818:	4b0f      	ldr	r3, [pc, #60]	@ (8000858 <MX_COMP4_Init+0x44>)
 800081a:	4a10      	ldr	r2, [pc, #64]	@ (800085c <MX_COMP4_Init+0x48>)
 800081c:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800081e:	4b0e      	ldr	r3, [pc, #56]	@ (8000858 <MX_COMP4_Init+0x44>)
 8000820:	2200      	movs	r2, #0
 8000822:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 8000824:	4b0c      	ldr	r3, [pc, #48]	@ (8000858 <MX_COMP4_Init+0x44>)
 8000826:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800082a:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800082c:	4b0a      	ldr	r3, [pc, #40]	@ (8000858 <MX_COMP4_Init+0x44>)
 800082e:	2200      	movs	r2, #0
 8000830:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000832:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <MX_COMP4_Init+0x44>)
 8000834:	2200      	movs	r2, #0
 8000836:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000838:	4b07      	ldr	r3, [pc, #28]	@ (8000858 <MX_COMP4_Init+0x44>)
 800083a:	2200      	movs	r2, #0
 800083c:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800083e:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <MX_COMP4_Init+0x44>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000844:	4804      	ldr	r0, [pc, #16]	@ (8000858 <MX_COMP4_Init+0x44>)
 8000846:	f003 faa9 	bl	8003d9c <HAL_COMP_Init>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_COMP4_Init+0x40>
  {
    Error_Handler();
 8000850:	f000 fede 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000154 	.word	0x20000154
 800085c:	4001020c 	.word	0x4001020c

08000860 <MX_COMP6_Init>:
  * @brief COMP6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP6_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END COMP6_Init 0 */

  /* USER CODE BEGIN COMP6_Init 1 */

  /* USER CODE END COMP6_Init 1 */
  hcomp6.Instance = COMP6;
 8000864:	4b0f      	ldr	r3, [pc, #60]	@ (80008a4 <MX_COMP6_Init+0x44>)
 8000866:	4a10      	ldr	r2, [pc, #64]	@ (80008a8 <MX_COMP6_Init+0x48>)
 8000868:	601a      	str	r2, [r3, #0]
  hcomp6.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800086a:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <MX_COMP6_Init+0x44>)
 800086c:	2200      	movs	r2, #0
 800086e:	605a      	str	r2, [r3, #4]
  hcomp6.Init.InputMinus = COMP_INPUT_MINUS_1_4VREFINT;
 8000870:	4b0c      	ldr	r3, [pc, #48]	@ (80008a4 <MX_COMP6_Init+0x44>)
 8000872:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000876:	609a      	str	r2, [r3, #8]
  hcomp6.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000878:	4b0a      	ldr	r3, [pc, #40]	@ (80008a4 <MX_COMP6_Init+0x44>)
 800087a:	2200      	movs	r2, #0
 800087c:	611a      	str	r2, [r3, #16]
  hcomp6.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800087e:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <MX_COMP6_Init+0x44>)
 8000880:	2200      	movs	r2, #0
 8000882:	60da      	str	r2, [r3, #12]
  hcomp6.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8000884:	4b07      	ldr	r3, [pc, #28]	@ (80008a4 <MX_COMP6_Init+0x44>)
 8000886:	2200      	movs	r2, #0
 8000888:	615a      	str	r2, [r3, #20]
  hcomp6.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <MX_COMP6_Init+0x44>)
 800088c:	2200      	movs	r2, #0
 800088e:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp6) != HAL_OK)
 8000890:	4804      	ldr	r0, [pc, #16]	@ (80008a4 <MX_COMP6_Init+0x44>)
 8000892:	f003 fa83 	bl	8003d9c <HAL_COMP_Init>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_COMP6_Init+0x40>
  {
    Error_Handler();
 800089c:	f000 feb8 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN COMP6_Init 2 */

  /* USER CODE END COMP6_Init 2 */

}
 80008a0:	bf00      	nop
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20000178 	.word	0x20000178
 80008a8:	40010214 	.word	0x40010214

080008ac <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b0ac      	sub	sp, #176	@ 0xb0
 80008b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 80008b2:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]
 80008be:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCtlTypeDef pTimerCtl = {0};
 80008c0:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]
 80008d0:	615a      	str	r2, [r3, #20]
 80008d2:	619a      	str	r2, [r3, #24]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 80008d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008d8:	2260      	movs	r2, #96	@ 0x60
 80008da:	2100      	movs	r1, #0
 80008dc:	4618      	mov	r0, r3
 80008de:	f00d f823 	bl	800d928 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 80008e2:	1d3b      	adds	r3, r7, #4
 80008e4:	2220      	movs	r2, #32
 80008e6:	2100      	movs	r1, #0
 80008e8:	4618      	mov	r0, r3
 80008ea:	f00d f81d 	bl	800d928 <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 80008ee:	4bc3      	ldr	r3, [pc, #780]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 80008f0:	4ac3      	ldr	r2, [pc, #780]	@ (8000c00 <MX_HRTIM1_Init+0x354>)
 80008f2:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 80008f4:	4bc1      	ldr	r3, [pc, #772]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 80008fa:	4bc0      	ldr	r3, [pc, #768]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 8000900:	48be      	ldr	r0, [pc, #760]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000902:	f003 ff75 	bl	80047f0 <HAL_HRTIM_Init>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <MX_HRTIM1_Init+0x64>
  {
    Error_Handler();
 800090c:	f000 fe80 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_3) != HAL_OK)
 8000910:	210c      	movs	r1, #12
 8000912:	48ba      	ldr	r0, [pc, #744]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000914:	f004 f83c 	bl	8004990 <HAL_HRTIM_DLLCalibrationStart>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_HRTIM1_Init+0x76>
  {
    Error_Handler();
 800091e:	f000 fe77 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 8000922:	210a      	movs	r1, #10
 8000924:	48b5      	ldr	r0, [pc, #724]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000926:	f004 f88b 	bl	8004a40 <HAL_HRTIM_PollForDLLCalibration>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_HRTIM1_Init+0x88>
  {
    Error_Handler();
 8000930:	f000 fe6e 	bl	8001610 <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFDF;
 8000934:	f64f 73df 	movw	r3, #65503	@ 0xffdf
 8000938:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  pTimeBaseCfg.RepetitionCounter = 0x00;
 800093c:	2300      	movs	r3, #0
 800093e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8000942:	2300      	movs	r3, #0
 8000944:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000948:	2308      	movs	r3, #8
 800094a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 800094e:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000952:	461a      	mov	r2, r3
 8000954:	2100      	movs	r1, #0
 8000956:	48a9      	ldr	r0, [pc, #676]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000958:	f004 f8a6 	bl	8004aa8 <HAL_HRTIM_TimeBaseConfig>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d001      	beq.n	8000966 <MX_HRTIM1_Init+0xba>
  {
    Error_Handler();
 8000962:	f000 fe55 	bl	8001610 <Error_Handler>
  }
  pTimerCtl.UpDownMode = HRTIM_TIMERUPDOWNMODE_UP;
 8000966:	2300      	movs	r3, #0
 8000968:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimerCtl.DualChannelDacEnable = HRTIM_TIMER_DCDE_DISABLED;
 800096c:	2300      	movs	r3, #0
 800096e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCtl) != HAL_OK)
 8000972:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000976:	461a      	mov	r2, r3
 8000978:	2100      	movs	r1, #0
 800097a:	48a0      	ldr	r0, [pc, #640]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 800097c:	f004 f949 	bl	8004c12 <HAL_HRTIM_WaveformTimerControl>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_HRTIM1_Init+0xde>
  {
    Error_Handler();
 8000986:	f000 fe43 	bl	8001610 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 800098a:	2300      	movs	r3, #0
 800098c:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 800098e:	2300      	movs	r3, #0
 8000990:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 8000992:	2300      	movs	r3, #0
 8000994:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 8000996:	2300      	movs	r3, #0
 8000998:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 800099a:	2301      	movs	r3, #1
 800099c:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 800099e:	2300      	movs	r3, #0
 80009a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.InterleavedMode = HRTIM_INTERLEAVED_MODE_DISABLED;
 80009a2:	2300      	movs	r3, #0
 80009a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80009a6:	2300      	movs	r3, #0
 80009a8:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80009aa:	2300      	movs	r3, #0
 80009ac:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80009ae:	2300      	movs	r3, #0
 80009b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 80009b2:	2300      	movs	r3, #0
 80009b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 80009b6:	2300      	movs	r3, #0
 80009b8:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 80009ba:	2300      	movs	r3, #0
 80009bc:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80009be:	2300      	movs	r3, #0
 80009c0:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80009c2:	2300      	movs	r3, #0
 80009c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80009c6:	2300      	movs	r3, #0
 80009c8:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80009ca:	2300      	movs	r3, #0
 80009cc:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 80009ce:	2300      	movs	r3, #0
 80009d0:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80009d2:	2300      	movs	r3, #0
 80009d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 80009d6:	2300      	movs	r3, #0
 80009d8:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 80009da:	2300      	movs	r3, #0
 80009dc:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 80009de:	2300      	movs	r3, #0
 80009e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ReSyncUpdate = HRTIM_TIMERESYNC_UPDATE_UNCONDITIONAL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 80009e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009ec:	461a      	mov	r2, r3
 80009ee:	2100      	movs	r1, #0
 80009f0:	4882      	ldr	r0, [pc, #520]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 80009f2:	f004 f881 	bl	8004af8 <HAL_HRTIM_WaveformTimerConfig>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_HRTIM1_Init+0x154>
  {
    Error_Handler();
 80009fc:	f000 fe08 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000a00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a04:	461a      	mov	r2, r3
 8000a06:	2102      	movs	r1, #2
 8000a08:	487c      	ldr	r0, [pc, #496]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000a0a:	f004 f875 	bl	8004af8 <HAL_HRTIM_WaveformTimerConfig>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <MX_HRTIM1_Init+0x16c>
  {
    Error_Handler();
 8000a14:	f000 fdfc 	bl	8001610 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000a1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a20:	461a      	mov	r2, r3
 8000a22:	2103      	movs	r1, #3
 8000a24:	4875      	ldr	r0, [pc, #468]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000a26:	f004 f867 	bl	8004af8 <HAL_HRTIM_WaveformTimerConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_HRTIM1_Init+0x188>
  {
    Error_Handler();
 8000a30:	f000 fdee 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCfg) != HAL_OK)
 8000a34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a38:	461a      	mov	r2, r3
 8000a3a:	2104      	movs	r1, #4
 8000a3c:	486f      	ldr	r0, [pc, #444]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000a3e:	f004 f85b 	bl	8004af8 <HAL_HRTIM_WaveformTimerConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_HRTIM1_Init+0x1a0>
  {
    Error_Handler();
 8000a48:	f000 fde2 	bl	8001610 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_F_DELAYEDPROTECTION_DISABLED;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCfg) != HAL_OK)
 8000a50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a54:	461a      	mov	r2, r3
 8000a56:	2105      	movs	r1, #5
 8000a58:	4868      	ldr	r0, [pc, #416]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000a5a:	f004 f84d 	bl	8004af8 <HAL_HRTIM_WaveformTimerConfig>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_HRTIM1_Init+0x1bc>
  {
    Error_Handler();
 8000a64:	f000 fdd4 	bl	8001610 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000a74:	2300      	movs	r3, #0
 8000a76:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000a80:	2300      	movs	r3, #0
 8000a82:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000a84:	2300      	movs	r3, #0
 8000a86:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	485b      	ldr	r0, [pc, #364]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000a90:	f004 f8f2 	bl	8004c78 <HAL_HRTIM_WaveformOutputConfig>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_HRTIM1_Init+0x1f2>
  {
    Error_Handler();
 8000a9a:	f000 fdb9 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	2210      	movs	r2, #16
 8000aa2:	2102      	movs	r1, #2
 8000aa4:	4855      	ldr	r0, [pc, #340]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000aa6:	f004 f8e7 	bl	8004c78 <HAL_HRTIM_WaveformOutputConfig>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_HRTIM1_Init+0x208>
  {
    Error_Handler();
 8000ab0:	f000 fdae 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	2240      	movs	r2, #64	@ 0x40
 8000ab8:	2103      	movs	r1, #3
 8000aba:	4850      	ldr	r0, [pc, #320]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000abc:	f004 f8dc 	bl	8004c78 <HAL_HRTIM_WaveformOutputConfig>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_HRTIM1_Init+0x21e>
  {
    Error_Handler();
 8000ac6:	f000 fda3 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, HRTIM_OUTPUT_TE1, &pOutputCfg) != HAL_OK)
 8000aca:	1d3b      	adds	r3, r7, #4
 8000acc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ad0:	2104      	movs	r1, #4
 8000ad2:	484a      	ldr	r0, [pc, #296]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000ad4:	f004 f8d0 	bl	8004c78 <HAL_HRTIM_WaveformOutputConfig>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_HRTIM1_Init+0x236>
  {
    Error_Handler();
 8000ade:	f000 fd97 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF1, &pOutputCfg) != HAL_OK)
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ae8:	2105      	movs	r1, #5
 8000aea:	4844      	ldr	r0, [pc, #272]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000aec:	f004 f8c4 	bl	8004c78 <HAL_HRTIM_WaveformOutputConfig>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_HRTIM1_Init+0x24e>
  {
    Error_Handler();
 8000af6:	f000 fd8b 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000afa:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000afe:	461a      	mov	r2, r3
 8000b00:	2102      	movs	r1, #2
 8000b02:	483e      	ldr	r0, [pc, #248]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000b04:	f003 ffd0 	bl	8004aa8 <HAL_HRTIM_TimeBaseConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_HRTIM1_Init+0x266>
  {
    Error_Handler();
 8000b0e:	f000 fd7f 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, &pTimerCtl) != HAL_OK)
 8000b12:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000b16:	461a      	mov	r2, r3
 8000b18:	2102      	movs	r1, #2
 8000b1a:	4838      	ldr	r0, [pc, #224]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000b1c:	f004 f879 	bl	8004c12 <HAL_HRTIM_WaveformTimerControl>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_HRTIM1_Init+0x27e>
  {
    Error_Handler();
 8000b26:	f000 fd73 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000b2a:	1d3b      	adds	r3, r7, #4
 8000b2c:	2220      	movs	r2, #32
 8000b2e:	2102      	movs	r1, #2
 8000b30:	4832      	ldr	r0, [pc, #200]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000b32:	f004 f8a1 	bl	8004c78 <HAL_HRTIM_WaveformOutputConfig>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_HRTIM1_Init+0x294>
  {
    Error_Handler();
 8000b3c:	f000 fd68 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	2280      	movs	r2, #128	@ 0x80
 8000b44:	2103      	movs	r1, #3
 8000b46:	482d      	ldr	r0, [pc, #180]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000b48:	f004 f896 	bl	8004c78 <HAL_HRTIM_WaveformOutputConfig>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_HRTIM1_Init+0x2aa>
  {
    Error_Handler();
 8000b52:	f000 fd5d 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, HRTIM_OUTPUT_TF2, &pOutputCfg) != HAL_OK)
 8000b56:	1d3b      	adds	r3, r7, #4
 8000b58:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000b5c:	2105      	movs	r1, #5
 8000b5e:	4827      	ldr	r0, [pc, #156]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000b60:	f004 f88a 	bl	8004c78 <HAL_HRTIM_WaveformOutputConfig>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_HRTIM1_Init+0x2c2>
  {
    Error_Handler();
 8000b6a:	f000 fd51 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000b6e:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000b72:	461a      	mov	r2, r3
 8000b74:	2103      	movs	r1, #3
 8000b76:	4821      	ldr	r0, [pc, #132]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000b78:	f003 ff96 	bl	8004aa8 <HAL_HRTIM_TimeBaseConfig>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_HRTIM1_Init+0x2da>
  {
    Error_Handler();
 8000b82:	f000 fd45 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_D, &pTimerCtl) != HAL_OK)
 8000b86:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	2103      	movs	r1, #3
 8000b8e:	481b      	ldr	r0, [pc, #108]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000b90:	f004 f83f 	bl	8004c12 <HAL_HRTIM_WaveformTimerControl>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_HRTIM1_Init+0x2f2>
  {
    Error_Handler();
 8000b9a:	f000 fd39 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimeBaseCfg) != HAL_OK)
 8000b9e:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	2104      	movs	r1, #4
 8000ba6:	4815      	ldr	r0, [pc, #84]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000ba8:	f003 ff7e 	bl	8004aa8 <HAL_HRTIM_TimeBaseConfig>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_HRTIM1_Init+0x30a>
  {
    Error_Handler();
 8000bb2:	f000 fd2d 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_E, &pTimerCtl) != HAL_OK)
 8000bb6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000bba:	461a      	mov	r2, r3
 8000bbc:	2104      	movs	r1, #4
 8000bbe:	480f      	ldr	r0, [pc, #60]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000bc0:	f004 f827 	bl	8004c12 <HAL_HRTIM_WaveformTimerControl>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_HRTIM1_Init+0x322>
  {
    Error_Handler();
 8000bca:	f000 fd21 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimeBaseCfg) != HAL_OK)
 8000bce:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	2105      	movs	r1, #5
 8000bd6:	4809      	ldr	r0, [pc, #36]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000bd8:	f003 ff66 	bl	8004aa8 <HAL_HRTIM_TimeBaseConfig>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_HRTIM1_Init+0x33a>
  {
    Error_Handler();
 8000be2:	f000 fd15 	bl	8001610 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerControl(&hhrtim1, HRTIM_TIMERINDEX_TIMER_F, &pTimerCtl) != HAL_OK)
 8000be6:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000bea:	461a      	mov	r2, r3
 8000bec:	2105      	movs	r1, #5
 8000bee:	4803      	ldr	r0, [pc, #12]	@ (8000bfc <MX_HRTIM1_Init+0x350>)
 8000bf0:	f004 f80f 	bl	8004c12 <HAL_HRTIM_WaveformTimerControl>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d006      	beq.n	8000c08 <MX_HRTIM1_Init+0x35c>
 8000bfa:	e003      	b.n	8000c04 <MX_HRTIM1_Init+0x358>
 8000bfc:	2000019c 	.word	0x2000019c
 8000c00:	40016800 	.word	0x40016800
  {
    Error_Handler();
 8000c04:	f000 fd04 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8000c08:	4803      	ldr	r0, [pc, #12]	@ (8000c18 <MX_HRTIM1_Init+0x36c>)
 8000c0a:	f000 fe4b 	bl	80018a4 <HAL_HRTIM_MspPostInit>

}
 8000c0e:	bf00      	nop
 8000c10:	37b0      	adds	r7, #176	@ 0xb0
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	2000019c 	.word	0x2000019c

08000c1c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c20:	4b22      	ldr	r3, [pc, #136]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c22:	4a23      	ldr	r2, [pc, #140]	@ (8000cb0 <MX_USART3_UART_Init+0x94>)
 8000c24:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c26:	4b21      	ldr	r3, [pc, #132]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c2c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c34:	4b1d      	ldr	r3, [pc, #116]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c40:	4b1a      	ldr	r3, [pc, #104]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c42:	220c      	movs	r2, #12
 8000c44:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c46:	4b19      	ldr	r3, [pc, #100]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c4c:	4b17      	ldr	r3, [pc, #92]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c52:	4b16      	ldr	r3, [pc, #88]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV4;
 8000c58:	4b14      	ldr	r3, [pc, #80]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c5a:	2202      	movs	r2, #2
 8000c5c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c5e:	4b13      	ldr	r3, [pc, #76]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c64:	4811      	ldr	r0, [pc, #68]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c66:	f007 ff17 	bl	8008a98 <HAL_UART_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000c70:	f000 fcce 	bl	8001610 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c74:	2100      	movs	r1, #0
 8000c76:	480d      	ldr	r0, [pc, #52]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c78:	f009 f8fd 	bl	8009e76 <HAL_UARTEx_SetTxFifoThreshold>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c82:	f000 fcc5 	bl	8001610 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c86:	2100      	movs	r1, #0
 8000c88:	4808      	ldr	r0, [pc, #32]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c8a:	f009 f932 	bl	8009ef2 <HAL_UARTEx_SetRxFifoThreshold>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d001      	beq.n	8000c98 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c94:	f000 fcbc 	bl	8001610 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c98:	4804      	ldr	r0, [pc, #16]	@ (8000cac <MX_USART3_UART_Init+0x90>)
 8000c9a:	f009 f8b3 	bl	8009e04 <HAL_UARTEx_DisableFifoMode>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ca4:	f000 fcb4 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ca8:	bf00      	nop
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20000298 	.word	0x20000298
 8000cb0:	40004800 	.word	0x40004800

08000cb4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8000cb8:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <MX_USB_PCD_Init+0x48>)
 8000cba:	4a11      	ldr	r2, [pc, #68]	@ (8000d00 <MX_USB_PCD_Init+0x4c>)
 8000cbc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000cfc <MX_USB_PCD_Init+0x48>)
 8000cc0:	2208      	movs	r2, #8
 8000cc2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000cc4:	4b0d      	ldr	r3, [pc, #52]	@ (8000cfc <MX_USB_PCD_Init+0x48>)
 8000cc6:	2202      	movs	r2, #2
 8000cc8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000cca:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <MX_USB_PCD_Init+0x48>)
 8000ccc:	2202      	movs	r2, #2
 8000cce:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8000cd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000cfc <MX_USB_PCD_Init+0x48>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000cd6:	4b09      	ldr	r3, [pc, #36]	@ (8000cfc <MX_USB_PCD_Init+0x48>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8000cdc:	4b07      	ldr	r3, [pc, #28]	@ (8000cfc <MX_USB_PCD_Init+0x48>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8000ce2:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <MX_USB_PCD_Init+0x48>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000ce8:	4804      	ldr	r0, [pc, #16]	@ (8000cfc <MX_USB_PCD_Init+0x48>)
 8000cea:	f005 f801 	bl	8005cf0 <HAL_PCD_Init>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8000cf4:	f000 fc8c 	bl	8001610 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000cf8:	bf00      	nop
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	2000032c 	.word	0x2000032c
 8000d00:	40005c00 	.word	0x40005c00

08000d04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08a      	sub	sp, #40	@ 0x28
 8000d08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0a:	f107 0314 	add.w	r3, r7, #20
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]
 8000d18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d1a:	4b84      	ldr	r3, [pc, #528]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1e:	4a83      	ldr	r2, [pc, #524]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d20:	f043 0304 	orr.w	r3, r3, #4
 8000d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d26:	4b81      	ldr	r3, [pc, #516]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2a:	f003 0304 	and.w	r3, r3, #4
 8000d2e:	613b      	str	r3, [r7, #16]
 8000d30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d32:	4b7e      	ldr	r3, [pc, #504]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d36:	4a7d      	ldr	r2, [pc, #500]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d38:	f043 0320 	orr.w	r3, r3, #32
 8000d3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d3e:	4b7b      	ldr	r3, [pc, #492]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d42:	f003 0320 	and.w	r3, r3, #32
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d4a:	4b78      	ldr	r3, [pc, #480]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4e:	4a77      	ldr	r2, [pc, #476]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d50:	f043 0301 	orr.w	r3, r3, #1
 8000d54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d56:	4b75      	ldr	r3, [pc, #468]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	60bb      	str	r3, [r7, #8]
 8000d60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d62:	4b72      	ldr	r3, [pc, #456]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d66:	4a71      	ldr	r2, [pc, #452]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d68:	f043 0302 	orr.w	r3, r3, #2
 8000d6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d6e:	4b6f      	ldr	r3, [pc, #444]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	607b      	str	r3, [r7, #4]
 8000d78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d7a:	4b6c      	ldr	r3, [pc, #432]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7e:	4a6b      	ldr	r2, [pc, #428]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d80:	f043 0308 	orr.w	r3, r3, #8
 8000d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d86:	4b69      	ldr	r3, [pc, #420]	@ (8000f2c <MX_GPIO_Init+0x228>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8a:	f003 0308 	and.w	r3, r3, #8
 8000d8e:	603b      	str	r3, [r7, #0]
 8000d90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 8000d92:	2200      	movs	r2, #0
 8000d94:	f24d 010b 	movw	r1, #53259	@ 0xd00b
 8000d98:	4865      	ldr	r0, [pc, #404]	@ (8000f30 <MX_GPIO_Init+0x22c>)
 8000d9a:	f003 fcd3 	bl	8004744 <HAL_GPIO_WritePin>
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8000d9e:	2200      	movs	r2, #0
 8000da0:	2103      	movs	r1, #3
 8000da2:	4864      	ldr	r0, [pc, #400]	@ (8000f34 <MX_GPIO_Init+0x230>)
 8000da4:	f003 fcce 	bl	8004744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LD2_Pin, GPIO_PIN_RESET);
 8000da8:	2200      	movs	r2, #0
 8000daa:	f248 0110 	movw	r1, #32784	@ 0x8010
 8000dae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000db2:	f003 fcc7 	bl	8004744 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD5_Pin|GPIO_PIN_7|GPIO_PIN_8
 8000db6:	2200      	movs	r2, #0
 8000db8:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8000dbc:	485e      	ldr	r0, [pc, #376]	@ (8000f38 <MX_GPIO_Init+0x234>)
 8000dbe:	f003 fcc1 	bl	8004744 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USBPD_550mA_PROTECT_GPIO_Port, USBPD_550mA_PROTECT_Pin, GPIO_PIN_RESET);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2104      	movs	r1, #4
 8000dc6:	485d      	ldr	r0, [pc, #372]	@ (8000f3c <MX_GPIO_Init+0x238>)
 8000dc8:	f003 fcbc 	bl	8004744 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOYSTICK_SEL_Pin JOYSTICK_LEFT_Pin JOYSTICK_DOWN_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_SEL_Pin|JOYSTICK_LEFT_Pin|JOYSTICK_DOWN_Pin;
 8000dcc:	f242 0330 	movw	r3, #8240	@ 0x2030
 8000dd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dd2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000dd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	4619      	mov	r1, r3
 8000de2:	4853      	ldr	r0, [pc, #332]	@ (8000f30 <MX_GPIO_Init+0x22c>)
 8000de4:	f003 fb14 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_LOAD_1_Pin BUCKBOOST_LOAD_2_Pin PC0 PC1
                           BUCKBOOST_USBPD_EN_Pin USBPD_1A_PROTECT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_LOAD_1_Pin|BUCKBOOST_LOAD_2_Pin|GPIO_PIN_0|GPIO_PIN_1
 8000de8:	f24d 030b 	movw	r3, #53259	@ 0xd00b
 8000dec:	617b      	str	r3, [r7, #20]
                          |BUCKBOOST_USBPD_EN_Pin|USBPD_1A_PROTECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dee:	2301      	movs	r3, #1
 8000df0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df6:	2300      	movs	r3, #0
 8000df8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	4619      	mov	r1, r3
 8000e00:	484b      	ldr	r0, [pc, #300]	@ (8000f30 <MX_GPIO_Init+0x22c>)
 8000e02:	f003 fb05 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e06:	2303      	movs	r3, #3
 8000e08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e12:	2300      	movs	r3, #0
 8000e14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e16:	f107 0314 	add.w	r3, r7, #20
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	4845      	ldr	r0, [pc, #276]	@ (8000f34 <MX_GPIO_Init+0x230>)
 8000e1e:	f003 faf7 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_VIN_Pin */
  GPIO_InitStruct.Pin = USBPD_VIN_Pin;
 8000e22:	2304      	movs	r3, #4
 8000e24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e26:	2303      	movs	r3, #3
 8000e28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USBPD_VIN_GPIO_Port, &GPIO_InitStruct);
 8000e2e:	f107 0314 	add.w	r3, r7, #20
 8000e32:	4619      	mov	r1, r3
 8000e34:	483e      	ldr	r0, [pc, #248]	@ (8000f30 <MX_GPIO_Init+0x22c>)
 8000e36:	f003 faeb 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUCKBOOST_VIN_Pin BUCKBOOST_I_IN_AVG_Pin BUCKBOOST_VOUT_Pin */
  GPIO_InitStruct.Pin = BUCKBOOST_VIN_Pin|BUCKBOOST_I_IN_AVG_Pin|BUCKBOOST_VOUT_Pin;
 8000e3a:	230e      	movs	r3, #14
 8000e3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e46:	f107 0314 	add.w	r3, r7, #20
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e50:	f003 fade 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|LD2_Pin;
 8000e54:	f248 0310 	movw	r3, #32784	@ 0x8010
 8000e58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e62:	2300      	movs	r3, #0
 8000e64:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e66:	f107 0314 	add.w	r3, r7, #20
 8000e6a:	4619      	mov	r1, r3
 8000e6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e70:	f003 face 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD5_Pin PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD3_Pin|LD5_Pin|GPIO_PIN_7|GPIO_PIN_8
 8000e74:	f240 33a2 	movw	r3, #930	@ 0x3a2
 8000e78:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e86:	f107 0314 	add.w	r3, r7, #20
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	482a      	ldr	r0, [pc, #168]	@ (8000f38 <MX_GPIO_Init+0x234>)
 8000e8e:	f003 fabf 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOYSTICK_RIGHT_Pin JOYSTICK_UP_Pin */
  GPIO_InitStruct.Pin = JOYSTICK_RIGHT_Pin|JOYSTICK_UP_Pin;
 8000e92:	f240 4304 	movw	r3, #1028	@ 0x404
 8000e96:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e98:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4823      	ldr	r0, [pc, #140]	@ (8000f38 <MX_GPIO_Init+0x234>)
 8000eaa:	f003 fab1 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pin : USBPD_550mA_PROTECT_Pin */
  GPIO_InitStruct.Pin = USBPD_550mA_PROTECT_Pin;
 8000eae:	2304      	movs	r3, #4
 8000eb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USBPD_550mA_PROTECT_GPIO_Port, &GPIO_InitStruct);
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	481d      	ldr	r0, [pc, #116]	@ (8000f3c <MX_GPIO_Init+0x238>)
 8000ec6:	f003 faa3 	bl	8004410 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000eca:	2310      	movs	r3, #16
 8000ecc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ece:	2303      	movs	r3, #3
 8000ed0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed6:	f107 0314 	add.w	r3, r7, #20
 8000eda:	4619      	mov	r1, r3
 8000edc:	4816      	ldr	r0, [pc, #88]	@ (8000f38 <MX_GPIO_Init+0x234>)
 8000ede:	f003 fa97 	bl	8004410 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	2105      	movs	r1, #5
 8000ee6:	2008      	movs	r0, #8
 8000ee8:	f003 f9aa 	bl	8004240 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000eec:	2008      	movs	r0, #8
 8000eee:	f003 f9c1 	bl	8004274 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	2105      	movs	r1, #5
 8000ef6:	200a      	movs	r0, #10
 8000ef8:	f003 f9a2 	bl	8004240 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000efc:	200a      	movs	r0, #10
 8000efe:	f003 f9b9 	bl	8004274 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2105      	movs	r1, #5
 8000f06:	2017      	movs	r0, #23
 8000f08:	f003 f99a 	bl	8004240 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f0c:	2017      	movs	r0, #23
 8000f0e:	f003 f9b1 	bl	8004274 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2105      	movs	r1, #5
 8000f16:	2028      	movs	r0, #40	@ 0x28
 8000f18:	f003 f992 	bl	8004240 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f1c:	2028      	movs	r0, #40	@ 0x28
 8000f1e:	f003 f9a9 	bl	8004274 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f22:	bf00      	nop
 8000f24:	3728      	adds	r7, #40	@ 0x28
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40021000 	.word	0x40021000
 8000f30:	48000800 	.word	0x48000800
 8000f34:	48001400 	.word	0x48001400
 8000f38:	48000400 	.word	0x48000400
 8000f3c:	48000c00 	.word	0x48000c00

08000f40 <StartADC>:

/* USER CODE BEGIN 4 */
void StartADC(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
			HAL_ADC_Start(&hadc2);
 8000f44:	4820      	ldr	r0, [pc, #128]	@ (8000fc8 <StartADC+0x88>)
 8000f46:	f001 fb6d 	bl	8002624 <HAL_ADC_Start>
			   while(HAL_ADC_PollForConversion(&hadc2, 650000) != HAL_OK)
 8000f4a:	bf00      	nop
 8000f4c:	491f      	ldr	r1, [pc, #124]	@ (8000fcc <StartADC+0x8c>)
 8000f4e:	481e      	ldr	r0, [pc, #120]	@ (8000fc8 <StartADC+0x88>)
 8000f50:	f001 fc4c 	bl	80027ec <HAL_ADC_PollForConversion>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d1f8      	bne.n	8000f4c <StartADC+0xc>
			  {

			  }
			   value1 = HAL_ADC_GetValue(&hadc2);
 8000f5a:	481b      	ldr	r0, [pc, #108]	@ (8000fc8 <StartADC+0x88>)
 8000f5c:	f001 fd4c 	bl	80029f8 <HAL_ADC_GetValue>
 8000f60:	4603      	mov	r3, r0
 8000f62:	4a1b      	ldr	r2, [pc, #108]	@ (8000fd0 <StartADC+0x90>)
 8000f64:	6013      	str	r3, [r2, #0]
			   value1_conv= __HAL_ADC_CALC_DATA_TO_VOLTAGE(Vref_mV,value1,ADC_RESOLUTION_12B);
 8000f66:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd0 <StartADC+0x90>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000f6e:	fb03 f202 	mul.w	r2, r3, r2
 8000f72:	4b18      	ldr	r3, [pc, #96]	@ (8000fd4 <StartADC+0x94>)
 8000f74:	fba3 1302 	umull	r1, r3, r3, r2
 8000f78:	1ad2      	subs	r2, r2, r3
 8000f7a:	0852      	lsrs	r2, r2, #1
 8000f7c:	4413      	add	r3, r2
 8000f7e:	0adb      	lsrs	r3, r3, #11
 8000f80:	4a15      	ldr	r2, [pc, #84]	@ (8000fd8 <StartADC+0x98>)
 8000f82:	6013      	str	r3, [r2, #0]
			   HAL_ADC_Start(&hadc2);
 8000f84:	4810      	ldr	r0, [pc, #64]	@ (8000fc8 <StartADC+0x88>)
 8000f86:	f001 fb4d 	bl	8002624 <HAL_ADC_Start>
			   while(HAL_ADC_PollForConversion(&hadc2, 650000) != HAL_OK)
 8000f8a:	bf00      	nop
 8000f8c:	490f      	ldr	r1, [pc, #60]	@ (8000fcc <StartADC+0x8c>)
 8000f8e:	480e      	ldr	r0, [pc, #56]	@ (8000fc8 <StartADC+0x88>)
 8000f90:	f001 fc2c 	bl	80027ec <HAL_ADC_PollForConversion>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1f8      	bne.n	8000f8c <StartADC+0x4c>
			  {

			  }
			   value2 = HAL_ADC_GetValue(&hadc2);
 8000f9a:	480b      	ldr	r0, [pc, #44]	@ (8000fc8 <StartADC+0x88>)
 8000f9c:	f001 fd2c 	bl	80029f8 <HAL_ADC_GetValue>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4a0e      	ldr	r2, [pc, #56]	@ (8000fdc <StartADC+0x9c>)
 8000fa4:	6013      	str	r3, [r2, #0]
			   value2_conv= __HAL_ADC_CALC_DATA_TO_VOLTAGE(Vref_mV,value2,ADC_RESOLUTION_12B);
 8000fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8000fdc <StartADC+0x9c>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000fae:	fb03 f202 	mul.w	r2, r3, r2
 8000fb2:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <StartADC+0x94>)
 8000fb4:	fba3 1302 	umull	r1, r3, r3, r2
 8000fb8:	1ad2      	subs	r2, r2, r3
 8000fba:	0852      	lsrs	r2, r2, #1
 8000fbc:	4413      	add	r3, r2
 8000fbe:	0adb      	lsrs	r3, r3, #11
 8000fc0:	4a07      	ldr	r2, [pc, #28]	@ (8000fe0 <StartADC+0xa0>)
 8000fc2:	6013      	str	r3, [r2, #0]
}
 8000fc4:	bf00      	nop
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	200000a0 	.word	0x200000a0
 8000fcc:	0009eb10 	.word	0x0009eb10
 8000fd0:	20000084 	.word	0x20000084
 8000fd4:	00100101 	.word	0x00100101
 8000fd8:	2000008c 	.word	0x2000008c
 8000fdc:	20000088 	.word	0x20000088
 8000fe0:	20000090 	.word	0x20000090

08000fe4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  switch (state) {
 8000fec:	4b95      	ldr	r3, [pc, #596]	@ (8001244 <StartDefaultTask+0x260>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d002      	beq.n	8000ffa <StartDefaultTask+0x16>
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d007      	beq.n	8001008 <StartDefaultTask+0x24>
 8000ff8:	e010      	b.n	800101c <StartDefaultTask+0x38>
	 	  	  	  case 0:
	 	  	  		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2110      	movs	r1, #16
 8000ffe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001002:	f003 fb9f 	bl	8004744 <HAL_GPIO_WritePin>
	 	  	  		  break;
 8001006:	e010      	b.n	800102a <StartDefaultTask+0x46>
	 	  			case 1:
	 	  				HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8001008:	2110      	movs	r1, #16
 800100a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800100e:	f003 fbb1 	bl	8004774 <HAL_GPIO_TogglePin>
	 	  				HAL_Delay(500);
 8001012:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001016:	f000 fec1 	bl	8001d9c <HAL_Delay>
	 	  				break;
 800101a:	e006      	b.n	800102a <StartDefaultTask+0x46>
	 	  			default:
	 	  				HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 800101c:	2200      	movs	r2, #0
 800101e:	2110      	movs	r1, #16
 8001020:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001024:	f003 fb8e 	bl	8004744 <HAL_GPIO_WritePin>
	 	  				break;
 8001028:	bf00      	nop
	 	  		}
	  if(moveleft==1 && moveright==0 &&movedown==0&&moveup==0)
 800102a:	4b87      	ldr	r3, [pc, #540]	@ (8001248 <StartDefaultTask+0x264>)
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2b01      	cmp	r3, #1
 8001030:	d120      	bne.n	8001074 <StartDefaultTask+0x90>
 8001032:	4b86      	ldr	r3, [pc, #536]	@ (800124c <StartDefaultTask+0x268>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d11c      	bne.n	8001074 <StartDefaultTask+0x90>
 800103a:	4b85      	ldr	r3, [pc, #532]	@ (8001250 <StartDefaultTask+0x26c>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d118      	bne.n	8001074 <StartDefaultTask+0x90>
 8001042:	4b84      	ldr	r3, [pc, #528]	@ (8001254 <StartDefaultTask+0x270>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d114      	bne.n	8001074 <StartDefaultTask+0x90>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 800104a:	2201      	movs	r2, #1
 800104c:	2101      	movs	r1, #1
 800104e:	4882      	ldr	r0, [pc, #520]	@ (8001258 <StartDefaultTask+0x274>)
 8001050:	f003 fb78 	bl	8004744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 8001054:	2200      	movs	r2, #0
 8001056:	2102      	movs	r1, #2
 8001058:	487f      	ldr	r0, [pc, #508]	@ (8001258 <StartDefaultTask+0x274>)
 800105a:	f003 fb73 	bl	8004744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 800105e:	2201      	movs	r2, #1
 8001060:	2101      	movs	r1, #1
 8001062:	487e      	ldr	r0, [pc, #504]	@ (800125c <StartDefaultTask+0x278>)
 8001064:	f003 fb6e 	bl	8004744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8001068:	2201      	movs	r2, #1
 800106a:	2102      	movs	r1, #2
 800106c:	487b      	ldr	r0, [pc, #492]	@ (800125c <StartDefaultTask+0x278>)
 800106e:	f003 fb69 	bl	8004744 <HAL_GPIO_WritePin>
 8001072:	e01b      	b.n	80010ac <StartDefaultTask+0xc8>
	  }
	  else if(moveleft==0 && moveright==0)
 8001074:	4b74      	ldr	r3, [pc, #464]	@ (8001248 <StartDefaultTask+0x264>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d117      	bne.n	80010ac <StartDefaultTask+0xc8>
 800107c:	4b73      	ldr	r3, [pc, #460]	@ (800124c <StartDefaultTask+0x268>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d113      	bne.n	80010ac <StartDefaultTask+0xc8>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 8001084:	2201      	movs	r2, #1
 8001086:	2101      	movs	r1, #1
 8001088:	4873      	ldr	r0, [pc, #460]	@ (8001258 <StartDefaultTask+0x274>)
 800108a:	f003 fb5b 	bl	8004744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 800108e:	2200      	movs	r2, #0
 8001090:	2102      	movs	r1, #2
 8001092:	4871      	ldr	r0, [pc, #452]	@ (8001258 <StartDefaultTask+0x274>)
 8001094:	f003 fb56 	bl	8004744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 8001098:	2201      	movs	r2, #1
 800109a:	2101      	movs	r1, #1
 800109c:	486f      	ldr	r0, [pc, #444]	@ (800125c <StartDefaultTask+0x278>)
 800109e:	f003 fb51 	bl	8004744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2102      	movs	r1, #2
 80010a6:	486d      	ldr	r0, [pc, #436]	@ (800125c <StartDefaultTask+0x278>)
 80010a8:	f003 fb4c 	bl	8004744 <HAL_GPIO_WritePin>
	  }
	  if(moveright==1&&moveleft==0&&movedown==0&&moveup==0)
 80010ac:	4b67      	ldr	r3, [pc, #412]	@ (800124c <StartDefaultTask+0x268>)
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d120      	bne.n	80010f6 <StartDefaultTask+0x112>
 80010b4:	4b64      	ldr	r3, [pc, #400]	@ (8001248 <StartDefaultTask+0x264>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d11c      	bne.n	80010f6 <StartDefaultTask+0x112>
 80010bc:	4b64      	ldr	r3, [pc, #400]	@ (8001250 <StartDefaultTask+0x26c>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d118      	bne.n	80010f6 <StartDefaultTask+0x112>
 80010c4:	4b63      	ldr	r3, [pc, #396]	@ (8001254 <StartDefaultTask+0x270>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d114      	bne.n	80010f6 <StartDefaultTask+0x112>
	  {
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 80010cc:	2200      	movs	r2, #0
 80010ce:	2101      	movs	r1, #1
 80010d0:	4861      	ldr	r0, [pc, #388]	@ (8001258 <StartDefaultTask+0x274>)
 80010d2:	f003 fb37 	bl	8004744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 1);
 80010d6:	2201      	movs	r2, #1
 80010d8:	2102      	movs	r1, #2
 80010da:	485f      	ldr	r0, [pc, #380]	@ (8001258 <StartDefaultTask+0x274>)
 80010dc:	f003 fb32 	bl	8004744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 80010e0:	2200      	movs	r2, #0
 80010e2:	2101      	movs	r1, #1
 80010e4:	485d      	ldr	r0, [pc, #372]	@ (800125c <StartDefaultTask+0x278>)
 80010e6:	f003 fb2d 	bl	8004744 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 80010ea:	2201      	movs	r2, #1
 80010ec:	2102      	movs	r1, #2
 80010ee:	485b      	ldr	r0, [pc, #364]	@ (800125c <StartDefaultTask+0x278>)
 80010f0:	f003 fb28 	bl	8004744 <HAL_GPIO_WritePin>
 80010f4:	e031      	b.n	800115a <StartDefaultTask+0x176>
	  }
	  else if(moveright==0&&moveleft==0)
 80010f6:	4b55      	ldr	r3, [pc, #340]	@ (800124c <StartDefaultTask+0x268>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d12d      	bne.n	800115a <StartDefaultTask+0x176>
 80010fe:	4b52      	ldr	r3, [pc, #328]	@ (8001248 <StartDefaultTask+0x264>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d129      	bne.n	800115a <StartDefaultTask+0x176>
	  	  {
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8001106:	2200      	movs	r2, #0
 8001108:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800110c:	4854      	ldr	r0, [pc, #336]	@ (8001260 <StartDefaultTask+0x27c>)
 800110e:	f003 fb19 	bl	8004744 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001118:	4851      	ldr	r0, [pc, #324]	@ (8001260 <StartDefaultTask+0x27c>)
 800111a:	f003 fb13 	bl	8004744 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800111e:	2200      	movs	r2, #0
 8001120:	2180      	movs	r1, #128	@ 0x80
 8001122:	484f      	ldr	r0, [pc, #316]	@ (8001260 <StartDefaultTask+0x27c>)
 8001124:	f003 fb0e 	bl	8004744 <HAL_GPIO_WritePin>
	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001128:	2200      	movs	r2, #0
 800112a:	2120      	movs	r1, #32
 800112c:	484c      	ldr	r0, [pc, #304]	@ (8001260 <StartDefaultTask+0x27c>)
 800112e:	f003 fb09 	bl	8004744 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001132:	2200      	movs	r2, #0
 8001134:	2101      	movs	r1, #1
 8001136:	4848      	ldr	r0, [pc, #288]	@ (8001258 <StartDefaultTask+0x274>)
 8001138:	f003 fb04 	bl	8004744 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 800113c:	2200      	movs	r2, #0
 800113e:	2102      	movs	r1, #2
 8001140:	4845      	ldr	r0, [pc, #276]	@ (8001258 <StartDefaultTask+0x274>)
 8001142:	f003 faff 	bl	8004744 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 8001146:	2200      	movs	r2, #0
 8001148:	2101      	movs	r1, #1
 800114a:	4844      	ldr	r0, [pc, #272]	@ (800125c <StartDefaultTask+0x278>)
 800114c:	f003 fafa 	bl	8004744 <HAL_GPIO_WritePin>
  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 8001150:	2200      	movs	r2, #0
 8001152:	2102      	movs	r1, #2
 8001154:	4841      	ldr	r0, [pc, #260]	@ (800125c <StartDefaultTask+0x278>)
 8001156:	f003 faf5 	bl	8004744 <HAL_GPIO_WritePin>
	  	  }
	  if(moveup==1 && movedown==0 && moveright==0&&moveleft==0)
 800115a:	4b3e      	ldr	r3, [pc, #248]	@ (8001254 <StartDefaultTask+0x270>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d122      	bne.n	80011a8 <StartDefaultTask+0x1c4>
 8001162:	4b3b      	ldr	r3, [pc, #236]	@ (8001250 <StartDefaultTask+0x26c>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d11e      	bne.n	80011a8 <StartDefaultTask+0x1c4>
 800116a:	4b38      	ldr	r3, [pc, #224]	@ (800124c <StartDefaultTask+0x268>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d11a      	bne.n	80011a8 <StartDefaultTask+0x1c4>
 8001172:	4b35      	ldr	r3, [pc, #212]	@ (8001248 <StartDefaultTask+0x264>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d116      	bne.n	80011a8 <StartDefaultTask+0x1c4>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 800117a:	2201      	movs	r2, #1
 800117c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001180:	4837      	ldr	r0, [pc, #220]	@ (8001260 <StartDefaultTask+0x27c>)
 8001182:	f003 fadf 	bl	8004744 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800118c:	4834      	ldr	r0, [pc, #208]	@ (8001260 <StartDefaultTask+0x27c>)
 800118e:	f003 fad9 	bl	8004744 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001192:	2201      	movs	r2, #1
 8001194:	2180      	movs	r1, #128	@ 0x80
 8001196:	4832      	ldr	r0, [pc, #200]	@ (8001260 <StartDefaultTask+0x27c>)
 8001198:	f003 fad4 	bl	8004744 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 800119c:	2201      	movs	r2, #1
 800119e:	2120      	movs	r1, #32
 80011a0:	482f      	ldr	r0, [pc, #188]	@ (8001260 <StartDefaultTask+0x27c>)
 80011a2:	f003 facf 	bl	8004744 <HAL_GPIO_WritePin>
 80011a6:	e025      	b.n	80011f4 <StartDefaultTask+0x210>
	 	  }
	 	  else if(moveup==0 && movedown==0&& moveright==0&&moveleft==0)
 80011a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001254 <StartDefaultTask+0x270>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d121      	bne.n	80011f4 <StartDefaultTask+0x210>
 80011b0:	4b27      	ldr	r3, [pc, #156]	@ (8001250 <StartDefaultTask+0x26c>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d11d      	bne.n	80011f4 <StartDefaultTask+0x210>
 80011b8:	4b24      	ldr	r3, [pc, #144]	@ (800124c <StartDefaultTask+0x268>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d119      	bne.n	80011f4 <StartDefaultTask+0x210>
 80011c0:	4b21      	ldr	r3, [pc, #132]	@ (8001248 <StartDefaultTask+0x264>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d115      	bne.n	80011f4 <StartDefaultTask+0x210>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 80011c8:	2201      	movs	r2, #1
 80011ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ce:	4824      	ldr	r0, [pc, #144]	@ (8001260 <StartDefaultTask+0x27c>)
 80011d0:	f003 fab8 	bl	8004744 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 80011d4:	2200      	movs	r2, #0
 80011d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011da:	4821      	ldr	r0, [pc, #132]	@ (8001260 <StartDefaultTask+0x27c>)
 80011dc:	f003 fab2 	bl	8004744 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80011e0:	2201      	movs	r2, #1
 80011e2:	2180      	movs	r1, #128	@ 0x80
 80011e4:	481e      	ldr	r0, [pc, #120]	@ (8001260 <StartDefaultTask+0x27c>)
 80011e6:	f003 faad 	bl	8004744 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2120      	movs	r1, #32
 80011ee:	481c      	ldr	r0, [pc, #112]	@ (8001260 <StartDefaultTask+0x27c>)
 80011f0:	f003 faa8 	bl	8004744 <HAL_GPIO_WritePin>
	 	  }
	 	  if(movedown==1&&moveup==0 && moveright==0&&moveleft==0)
 80011f4:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <StartDefaultTask+0x26c>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d133      	bne.n	8001264 <StartDefaultTask+0x280>
 80011fc:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <StartDefaultTask+0x270>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d12f      	bne.n	8001264 <StartDefaultTask+0x280>
 8001204:	4b11      	ldr	r3, [pc, #68]	@ (800124c <StartDefaultTask+0x268>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d12b      	bne.n	8001264 <StartDefaultTask+0x280>
 800120c:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <StartDefaultTask+0x264>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d127      	bne.n	8001264 <StartDefaultTask+0x280>
	 	  {
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8001214:	2200      	movs	r2, #0
 8001216:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800121a:	4811      	ldr	r0, [pc, #68]	@ (8001260 <StartDefaultTask+0x27c>)
 800121c:	f003 fa92 	bl	8004744 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 1);
 8001220:	2201      	movs	r2, #1
 8001222:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001226:	480e      	ldr	r0, [pc, #56]	@ (8001260 <StartDefaultTask+0x27c>)
 8001228:	f003 fa8c 	bl	8004744 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800122c:	2200      	movs	r2, #0
 800122e:	2180      	movs	r1, #128	@ 0x80
 8001230:	480b      	ldr	r0, [pc, #44]	@ (8001260 <StartDefaultTask+0x27c>)
 8001232:	f003 fa87 	bl	8004744 <HAL_GPIO_WritePin>
	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8001236:	2201      	movs	r2, #1
 8001238:	2120      	movs	r1, #32
 800123a:	4809      	ldr	r0, [pc, #36]	@ (8001260 <StartDefaultTask+0x27c>)
 800123c:	f003 fa82 	bl	8004744 <HAL_GPIO_WritePin>
 8001240:	e04a      	b.n	80012d8 <StartDefaultTask+0x2f4>
 8001242:	bf00      	nop
 8001244:	20000094 	.word	0x20000094
 8001248:	20000095 	.word	0x20000095
 800124c:	20000096 	.word	0x20000096
 8001250:	20000098 	.word	0x20000098
 8001254:	20000097 	.word	0x20000097
 8001258:	48001400 	.word	0x48001400
 800125c:	48000800 	.word	0x48000800
 8001260:	48000400 	.word	0x48000400
	 	  }
	 	  else if(movedown==0&&moveup==0&& moveright==0&&moveleft==0)
 8001264:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <StartDefaultTask+0x2fc>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d135      	bne.n	80012d8 <StartDefaultTask+0x2f4>
 800126c:	4b1d      	ldr	r3, [pc, #116]	@ (80012e4 <StartDefaultTask+0x300>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d131      	bne.n	80012d8 <StartDefaultTask+0x2f4>
 8001274:	4b1c      	ldr	r3, [pc, #112]	@ (80012e8 <StartDefaultTask+0x304>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d12d      	bne.n	80012d8 <StartDefaultTask+0x2f4>
 800127c:	4b1b      	ldr	r3, [pc, #108]	@ (80012ec <StartDefaultTask+0x308>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d129      	bne.n	80012d8 <StartDefaultTask+0x2f4>
	 	  	  {
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8001284:	2200      	movs	r2, #0
 8001286:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800128a:	4819      	ldr	r0, [pc, #100]	@ (80012f0 <StartDefaultTask+0x30c>)
 800128c:	f003 fa5a 	bl	8004744 <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8001290:	2200      	movs	r2, #0
 8001292:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001296:	4816      	ldr	r0, [pc, #88]	@ (80012f0 <StartDefaultTask+0x30c>)
 8001298:	f003 fa54 	bl	8004744 <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800129c:	2200      	movs	r2, #0
 800129e:	2180      	movs	r1, #128	@ 0x80
 80012a0:	4813      	ldr	r0, [pc, #76]	@ (80012f0 <StartDefaultTask+0x30c>)
 80012a2:	f003 fa4f 	bl	8004744 <HAL_GPIO_WritePin>
	 	  		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2120      	movs	r1, #32
 80012aa:	4811      	ldr	r0, [pc, #68]	@ (80012f0 <StartDefaultTask+0x30c>)
 80012ac:	f003 fa4a 	bl	8004744 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 80012b0:	2200      	movs	r2, #0
 80012b2:	2101      	movs	r1, #1
 80012b4:	480f      	ldr	r0, [pc, #60]	@ (80012f4 <StartDefaultTask+0x310>)
 80012b6:	f003 fa45 	bl	8004744 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2102      	movs	r1, #2
 80012be:	480d      	ldr	r0, [pc, #52]	@ (80012f4 <StartDefaultTask+0x310>)
 80012c0:	f003 fa40 	bl	8004744 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2101      	movs	r1, #1
 80012c8:	480b      	ldr	r0, [pc, #44]	@ (80012f8 <StartDefaultTask+0x314>)
 80012ca:	f003 fa3b 	bl	8004744 <HAL_GPIO_WritePin>
		  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2102      	movs	r1, #2
 80012d2:	4809      	ldr	r0, [pc, #36]	@ (80012f8 <StartDefaultTask+0x314>)
 80012d4:	f003 fa36 	bl	8004744 <HAL_GPIO_WritePin>
	 	  	  }
    osDelay(5);
 80012d8:	2005      	movs	r0, #5
 80012da:	f009 fe51 	bl	800af80 <osDelay>
	  switch (state) {
 80012de:	e685      	b.n	8000fec <StartDefaultTask+0x8>
 80012e0:	20000098 	.word	0x20000098
 80012e4:	20000097 	.word	0x20000097
 80012e8:	20000096 	.word	0x20000096
 80012ec:	20000095 	.word	0x20000095
 80012f0:	48000400 	.word	0x48000400
 80012f4:	48001400 	.word	0x48001400
 80012f8:	48000800 	.word	0x48000800

080012fc <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 8001304:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001308:	4846      	ldr	r0, [pc, #280]	@ (8001424 <StartTask02+0x128>)
 800130a:	f003 fa03 	bl	8004714 <HAL_GPIO_ReadPin>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d113      	bne.n	800133c <StartTask02+0x40>
		  debounceCounter[BUTTON_UP]++;
 8001314:	4b44      	ldr	r3, [pc, #272]	@ (8001428 <StartTask02+0x12c>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	3301      	adds	r3, #1
 800131a:	b2da      	uxtb	r2, r3
 800131c:	4b42      	ldr	r3, [pc, #264]	@ (8001428 <StartTask02+0x12c>)
 800131e:	701a      	strb	r2, [r3, #0]
		  if(debounceCounter[BUTTON_UP] == 4)
		  {
			// buttonState[BUTTON_UP] = TRUE;
		  }
	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 8001320:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001324:	483f      	ldr	r0, [pc, #252]	@ (8001424 <StartTask02+0x128>)
 8001326:	f003 f9f5 	bl	8004714 <HAL_GPIO_ReadPin>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d105      	bne.n	800133c <StartTask02+0x40>

	  	  	  			  state++;
 8001330:	4b3e      	ldr	r3, [pc, #248]	@ (800142c <StartTask02+0x130>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	b2da      	uxtb	r2, r3
 8001338:	4b3c      	ldr	r3, [pc, #240]	@ (800142c <StartTask02+0x130>)
 800133a:	701a      	strb	r2, [r3, #0]
	  		  }
	  	  	  	  }
	  	  	  	  if(state>1)
 800133c:	4b3b      	ldr	r3, [pc, #236]	@ (800142c <StartTask02+0x130>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d902      	bls.n	800134a <StartTask02+0x4e>
	  	  	  	  {
	  	  	  		  state=0;
 8001344:	4b39      	ldr	r3, [pc, #228]	@ (800142c <StartTask02+0x130>)
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]
	  	  	  	  }
	  	  	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0) {
 800134a:	2110      	movs	r1, #16
 800134c:	4835      	ldr	r0, [pc, #212]	@ (8001424 <StartTask02+0x128>)
 800134e:	f003 f9e1 	bl	8004714 <HAL_GPIO_ReadPin>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d10e      	bne.n	8001376 <StartTask02+0x7a>

	  	  	 	  		  HAL_Delay(500);
 8001358:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800135c:	f000 fd1e 	bl	8001d9c <HAL_Delay>
	  	  	 	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4)==0) {
 8001360:	2110      	movs	r1, #16
 8001362:	4830      	ldr	r0, [pc, #192]	@ (8001424 <StartTask02+0x128>)
 8001364:	f003 f9d6 	bl	8004714 <HAL_GPIO_ReadPin>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d106      	bne.n	800137c <StartTask02+0x80>

	  	  	 	  	  	  			  moveleft=1;
 800136e:	4b30      	ldr	r3, [pc, #192]	@ (8001430 <StartTask02+0x134>)
 8001370:	2201      	movs	r2, #1
 8001372:	701a      	strb	r2, [r3, #0]
 8001374:	e002      	b.n	800137c <StartTask02+0x80>
	  	  	 	  		  }
	  	  	 	  	  	  	  }
	  	  	  	  	  	  	  	  else
	  	  	 	  	  	  	  {
	  	  	  	  	  	  	  		  moveleft=0;
 8001376:	4b2e      	ldr	r3, [pc, #184]	@ (8001430 <StartTask02+0x134>)
 8001378:	2200      	movs	r2, #0
 800137a:	701a      	strb	r2, [r3, #0]
	  	  	 	  	  	  	  }
	  	  	 	  	   if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0) {
 800137c:	2104      	movs	r1, #4
 800137e:	482d      	ldr	r0, [pc, #180]	@ (8001434 <StartTask02+0x138>)
 8001380:	f003 f9c8 	bl	8004714 <HAL_GPIO_ReadPin>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d10e      	bne.n	80013a8 <StartTask02+0xac>

	  	  	 	  	  	  		  HAL_Delay(500);
 800138a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800138e:	f000 fd05 	bl	8001d9c <HAL_Delay>
	  	  	 	  	  	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==0) {
 8001392:	2104      	movs	r1, #4
 8001394:	4827      	ldr	r0, [pc, #156]	@ (8001434 <StartTask02+0x138>)
 8001396:	f003 f9bd 	bl	8004714 <HAL_GPIO_ReadPin>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d106      	bne.n	80013ae <StartTask02+0xb2>

	  	  	 	  	  	  	  	  			  moveright=1;
 80013a0:	4b25      	ldr	r3, [pc, #148]	@ (8001438 <StartTask02+0x13c>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	701a      	strb	r2, [r3, #0]
 80013a6:	e002      	b.n	80013ae <StartTask02+0xb2>
	  	  	 	  	  	  		  }
	  	  	 	  	  	  	  	  	  }
	  	  	 	  	   	   	   	   	  else
	  	  	 	  	  	  	  	  	  {
	  	  	 	  	  	  	  			moveright=0;
 80013a8:	4b23      	ldr	r3, [pc, #140]	@ (8001438 <StartTask02+0x13c>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
	  	  	 	  	  	  	  	  	  }
	  	  	 	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0) {
 80013ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013b2:	4820      	ldr	r0, [pc, #128]	@ (8001434 <StartTask02+0x138>)
 80013b4:	f003 f9ae 	bl	8004714 <HAL_GPIO_ReadPin>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d10f      	bne.n	80013de <StartTask02+0xe2>

	  	  	 		  	  	 	  		  HAL_Delay(500);
 80013be:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013c2:	f000 fceb 	bl	8001d9c <HAL_Delay>
	  	  	 		  	  	 	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_10)==0) {
 80013c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013ca:	481a      	ldr	r0, [pc, #104]	@ (8001434 <StartTask02+0x138>)
 80013cc:	f003 f9a2 	bl	8004714 <HAL_GPIO_ReadPin>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d106      	bne.n	80013e4 <StartTask02+0xe8>

	  	  	 		  	  	 	  	  	  			  moveup=1;
 80013d6:	4b19      	ldr	r3, [pc, #100]	@ (800143c <StartTask02+0x140>)
 80013d8:	2201      	movs	r2, #1
 80013da:	701a      	strb	r2, [r3, #0]
 80013dc:	e002      	b.n	80013e4 <StartTask02+0xe8>
	  	  	 		  	  	 	  		  }
	  	  	 		  	  	 	  	  	  	  }
	  	  	 		  	  	  	  	  	  	  	  else
	  	  	 		  	  	 	  	  	  	  {
	  	  	 		  	  	  	  	  	moveup=0;
 80013de:	4b17      	ldr	r3, [pc, #92]	@ (800143c <StartTask02+0x140>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	701a      	strb	r2, [r3, #0]
	  	  	 		  	  	 	  	  	  	  }
	  	  	 		  	  	 	  	   if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0) {
 80013e4:	2120      	movs	r1, #32
 80013e6:	480f      	ldr	r0, [pc, #60]	@ (8001424 <StartTask02+0x128>)
 80013e8:	f003 f994 	bl	8004714 <HAL_GPIO_ReadPin>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d10e      	bne.n	8001410 <StartTask02+0x114>

	  	  	 		  	  	 	  	  	  		  HAL_Delay(500);
 80013f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013f6:	f000 fcd1 	bl	8001d9c <HAL_Delay>
	  	  	 		  	  	 	  	  	  		  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5)==0) {
 80013fa:	2120      	movs	r1, #32
 80013fc:	4809      	ldr	r0, [pc, #36]	@ (8001424 <StartTask02+0x128>)
 80013fe:	f003 f989 	bl	8004714 <HAL_GPIO_ReadPin>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d106      	bne.n	8001416 <StartTask02+0x11a>

	  	  	 		  	  	 	  	  	  	  	  			  movedown=1;
 8001408:	4b0d      	ldr	r3, [pc, #52]	@ (8001440 <StartTask02+0x144>)
 800140a:	2201      	movs	r2, #1
 800140c:	701a      	strb	r2, [r3, #0]
 800140e:	e002      	b.n	8001416 <StartTask02+0x11a>
	  	  	 		  	  	 	  	  	  		  }
	  	  	 		  	  	 	  	  	  	  	  	  }
	  	  	 		  	  	 	  	   	   	   	   	  else
	  	  	 		  	  	 	  	  	  	  	  	  {
	  	  	 		  	  	 	  	   	   movedown=0;
 8001410:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <StartTask02+0x144>)
 8001412:	2200      	movs	r2, #0
 8001414:	701a      	strb	r2, [r3, #0]
	  	  	 		  	  	 	  	  	  	  	  	  }

									   StartADC();
 8001416:	f7ff fd93 	bl	8000f40 <StartADC>


    osDelay(10);
 800141a:	200a      	movs	r0, #10
 800141c:	f009 fdb0 	bl	800af80 <osDelay>
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)==0) {
 8001420:	e770      	b.n	8001304 <StartTask02+0x8>
 8001422:	bf00      	nop
 8001424:	48000800 	.word	0x48000800
 8001428:	2000009c 	.word	0x2000009c
 800142c:	20000094 	.word	0x20000094
 8001430:	20000095 	.word	0x20000095
 8001434:	48000400 	.word	0x48000400
 8001438:	20000096 	.word	0x20000096
 800143c:	20000097 	.word	0x20000097
 8001440:	20000098 	.word	0x20000098

08001444 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	  if(PositioningPhase==TRUE)
 800144c:	4b61      	ldr	r3, [pc, #388]	@ (80015d4 <StartTask03+0x190>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b01      	cmp	r3, #1
 8001452:	f040 80bb 	bne.w	80015cc <StartTask03+0x188>
	  {

		  while(value2_conv>(Position_L_R+Hystersis) || value2_conv<(Position_L_R-Hystersis) )
 8001456:	e04b      	b.n	80014f0 <StartTask03+0xac>
		  {
			  StartADC();
 8001458:	f7ff fd72 	bl	8000f40 <StartADC>
			  if(value2_conv>Position_L_R)
 800145c:	4b5e      	ldr	r3, [pc, #376]	@ (80015d8 <StartTask03+0x194>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001464:	4293      	cmp	r3, r2
 8001466:	d914      	bls.n	8001492 <StartTask03+0x4e>
			  {
				  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 8001468:	2200      	movs	r2, #0
 800146a:	2101      	movs	r1, #1
 800146c:	485b      	ldr	r0, [pc, #364]	@ (80015dc <StartTask03+0x198>)
 800146e:	f003 f969 	bl	8004744 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 1);
 8001472:	2201      	movs	r2, #1
 8001474:	2102      	movs	r1, #2
 8001476:	4859      	ldr	r0, [pc, #356]	@ (80015dc <StartTask03+0x198>)
 8001478:	f003 f964 	bl	8004744 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 800147c:	2200      	movs	r2, #0
 800147e:	2101      	movs	r1, #1
 8001480:	4857      	ldr	r0, [pc, #348]	@ (80015e0 <StartTask03+0x19c>)
 8001482:	f003 f95f 	bl	8004744 <HAL_GPIO_WritePin>
				  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 8001486:	2201      	movs	r2, #1
 8001488:	2102      	movs	r1, #2
 800148a:	4855      	ldr	r0, [pc, #340]	@ (80015e0 <StartTask03+0x19c>)
 800148c:	f003 f95a 	bl	8004744 <HAL_GPIO_WritePin>
 8001490:	e02e      	b.n	80014f0 <StartTask03+0xac>
			  }
			  else if(value2_conv<Position_L_R)
 8001492:	4b51      	ldr	r3, [pc, #324]	@ (80015d8 <StartTask03+0x194>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800149a:	4293      	cmp	r3, r2
 800149c:	d814      	bhi.n	80014c8 <StartTask03+0x84>
			  {
				  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 1);
 800149e:	2201      	movs	r2, #1
 80014a0:	2101      	movs	r1, #1
 80014a2:	484e      	ldr	r0, [pc, #312]	@ (80015dc <StartTask03+0x198>)
 80014a4:	f003 f94e 	bl	8004744 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80014a8:	2200      	movs	r2, #0
 80014aa:	2102      	movs	r1, #2
 80014ac:	484b      	ldr	r0, [pc, #300]	@ (80015dc <StartTask03+0x198>)
 80014ae:	f003 f949 	bl	8004744 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 1);
 80014b2:	2201      	movs	r2, #1
 80014b4:	2101      	movs	r1, #1
 80014b6:	484a      	ldr	r0, [pc, #296]	@ (80015e0 <StartTask03+0x19c>)
 80014b8:	f003 f944 	bl	8004744 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 1);
 80014bc:	2201      	movs	r2, #1
 80014be:	2102      	movs	r1, #2
 80014c0:	4847      	ldr	r0, [pc, #284]	@ (80015e0 <StartTask03+0x19c>)
 80014c2:	f003 f93f 	bl	8004744 <HAL_GPIO_WritePin>
 80014c6:	e013      	b.n	80014f0 <StartTask03+0xac>
			  }
			  else
			  {
				  	  	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2101      	movs	r1, #1
 80014cc:	4843      	ldr	r0, [pc, #268]	@ (80015dc <StartTask03+0x198>)
 80014ce:	f003 f939 	bl	8004744 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, 0);
 80014d2:	2200      	movs	r2, #0
 80014d4:	2102      	movs	r1, #2
 80014d6:	4841      	ldr	r0, [pc, #260]	@ (80015dc <StartTask03+0x198>)
 80014d8:	f003 f934 	bl	8004744 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, 0);
 80014dc:	2200      	movs	r2, #0
 80014de:	2101      	movs	r1, #1
 80014e0:	483f      	ldr	r0, [pc, #252]	@ (80015e0 <StartTask03+0x19c>)
 80014e2:	f003 f92f 	bl	8004744 <HAL_GPIO_WritePin>
				  		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, 0);
 80014e6:	2200      	movs	r2, #0
 80014e8:	2102      	movs	r1, #2
 80014ea:	483d      	ldr	r0, [pc, #244]	@ (80015e0 <StartTask03+0x19c>)
 80014ec:	f003 f92a 	bl	8004744 <HAL_GPIO_WritePin>
		  while(value2_conv>(Position_L_R+Hystersis) || value2_conv<(Position_L_R-Hystersis) )
 80014f0:	4b39      	ldr	r3, [pc, #228]	@ (80015d8 <StartTask03+0x194>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f640 228c 	movw	r2, #2700	@ 0xa8c
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d8ad      	bhi.n	8001458 <StartTask03+0x14>
 80014fc:	4b36      	ldr	r3, [pc, #216]	@ (80015d8 <StartTask03+0x194>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f640 02fb 	movw	r2, #2299	@ 0x8fb
 8001504:	4293      	cmp	r3, r2
 8001506:	d9a7      	bls.n	8001458 <StartTask03+0x14>
			  }


		  }

		  while(value1_conv>(Position_U_D+Hystersis) || value2_conv<(Position_U_D-Hystersis) )
 8001508:	e051      	b.n	80015ae <StartTask03+0x16a>
		  {
			  StartADC();
 800150a:	f7ff fd19 	bl	8000f40 <StartADC>
			  if(value1_conv>Position_U_D)
 800150e:	4b35      	ldr	r3, [pc, #212]	@ (80015e4 <StartTask03+0x1a0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f640 228c 	movw	r2, #2700	@ 0xa8c
 8001516:	4293      	cmp	r3, r2
 8001518:	d916      	bls.n	8001548 <StartTask03+0x104>
			  			  {
				  	  	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 800151a:	2201      	movs	r2, #1
 800151c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001520:	4831      	ldr	r0, [pc, #196]	@ (80015e8 <StartTask03+0x1a4>)
 8001522:	f003 f90f 	bl	8004744 <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8001526:	2200      	movs	r2, #0
 8001528:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800152c:	482e      	ldr	r0, [pc, #184]	@ (80015e8 <StartTask03+0x1a4>)
 800152e:	f003 f909 	bl	8004744 <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001532:	2201      	movs	r2, #1
 8001534:	2180      	movs	r1, #128	@ 0x80
 8001536:	482c      	ldr	r0, [pc, #176]	@ (80015e8 <StartTask03+0x1a4>)
 8001538:	f003 f904 	bl	8004744 <HAL_GPIO_WritePin>
				  	 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 800153c:	2201      	movs	r2, #1
 800153e:	2120      	movs	r1, #32
 8001540:	4829      	ldr	r0, [pc, #164]	@ (80015e8 <StartTask03+0x1a4>)
 8001542:	f003 f8ff 	bl	8004744 <HAL_GPIO_WritePin>
 8001546:	e032      	b.n	80015ae <StartTask03+0x16a>
			  			  }
			  			  else if(value1_conv<Position_U_D)
 8001548:	4b26      	ldr	r3, [pc, #152]	@ (80015e4 <StartTask03+0x1a0>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f640 228b 	movw	r2, #2699	@ 0xa8b
 8001550:	4293      	cmp	r3, r2
 8001552:	d816      	bhi.n	8001582 <StartTask03+0x13e>
			  			  {
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8001554:	2201      	movs	r2, #1
 8001556:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800155a:	4823      	ldr	r0, [pc, #140]	@ (80015e8 <StartTask03+0x1a4>)
 800155c:	f003 f8f2 	bl	8004744 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 8001560:	2200      	movs	r2, #0
 8001562:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001566:	4820      	ldr	r0, [pc, #128]	@ (80015e8 <StartTask03+0x1a4>)
 8001568:	f003 f8ec 	bl	8004744 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 800156c:	2201      	movs	r2, #1
 800156e:	2180      	movs	r1, #128	@ 0x80
 8001570:	481d      	ldr	r0, [pc, #116]	@ (80015e8 <StartTask03+0x1a4>)
 8001572:	f003 f8e7 	bl	8004744 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2120      	movs	r1, #32
 800157a:	481b      	ldr	r0, [pc, #108]	@ (80015e8 <StartTask03+0x1a4>)
 800157c:	f003 f8e2 	bl	8004744 <HAL_GPIO_WritePin>
 8001580:	e015      	b.n	80015ae <StartTask03+0x16a>
			  			  }
			  			  else
								{
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001588:	4817      	ldr	r0, [pc, #92]	@ (80015e8 <StartTask03+0x1a4>)
 800158a:	f003 f8db 	bl	8004744 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, 0);
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001594:	4814      	ldr	r0, [pc, #80]	@ (80015e8 <StartTask03+0x1a4>)
 8001596:	f003 f8d5 	bl	8004744 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2180      	movs	r1, #128	@ 0x80
 800159e:	4812      	ldr	r0, [pc, #72]	@ (80015e8 <StartTask03+0x1a4>)
 80015a0:	f003 f8d0 	bl	8004744 <HAL_GPIO_WritePin>
			  		 		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 0);
 80015a4:	2200      	movs	r2, #0
 80015a6:	2120      	movs	r1, #32
 80015a8:	480f      	ldr	r0, [pc, #60]	@ (80015e8 <StartTask03+0x1a4>)
 80015aa:	f003 f8cb 	bl	8004744 <HAL_GPIO_WritePin>
		  while(value1_conv>(Position_U_D+Hystersis) || value2_conv<(Position_U_D-Hystersis) )
 80015ae:	4b0d      	ldr	r3, [pc, #52]	@ (80015e4 <StartTask03+0x1a0>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f640 3254 	movw	r2, #2900	@ 0xb54
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d8a7      	bhi.n	800150a <StartTask03+0xc6>
 80015ba:	4b07      	ldr	r3, [pc, #28]	@ (80015d8 <StartTask03+0x194>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d9a1      	bls.n	800150a <StartTask03+0xc6>
								}

		  }
		  PositioningPhase=FALSE;
 80015c6:	4b03      	ldr	r3, [pc, #12]	@ (80015d4 <StartTask03+0x190>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
	  }
    osDelay(1);
 80015cc:	2001      	movs	r0, #1
 80015ce:	f009 fcd7 	bl	800af80 <osDelay>
	  if(PositioningPhase==TRUE)
 80015d2:	e73b      	b.n	800144c <StartTask03+0x8>
 80015d4:	20000099 	.word	0x20000099
 80015d8:	20000090 	.word	0x20000090
 80015dc:	48001400 	.word	0x48001400
 80015e0:	48000800 	.word	0x48000800
 80015e4:	2000008c 	.word	0x2000008c
 80015e8:	48000400 	.word	0x48000400

080015ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b082      	sub	sp, #8
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a04      	ldr	r2, [pc, #16]	@ (800160c <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d101      	bne.n	8001602 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015fe:	f000 fbaf 	bl	8001d60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40012c00 	.word	0x40012c00

08001610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001614:	b672      	cpsid	i
}
 8001616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <Error_Handler+0x8>

0800161c <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001622:	4b12      	ldr	r3, [pc, #72]	@ (800166c <HAL_MspInit+0x50>)
 8001624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001626:	4a11      	ldr	r2, [pc, #68]	@ (800166c <HAL_MspInit+0x50>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6613      	str	r3, [r2, #96]	@ 0x60
 800162e:	4b0f      	ldr	r3, [pc, #60]	@ (800166c <HAL_MspInit+0x50>)
 8001630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	607b      	str	r3, [r7, #4]
 8001638:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800163a:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <HAL_MspInit+0x50>)
 800163c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800163e:	4a0b      	ldr	r2, [pc, #44]	@ (800166c <HAL_MspInit+0x50>)
 8001640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001644:	6593      	str	r3, [r2, #88]	@ 0x58
 8001646:	4b09      	ldr	r3, [pc, #36]	@ (800166c <HAL_MspInit+0x50>)
 8001648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800164a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800164e:	603b      	str	r3, [r7, #0]
 8001650:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	210f      	movs	r1, #15
 8001656:	f06f 0001 	mvn.w	r0, #1
 800165a:	f002 fdf1 	bl	8004240 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800165e:	f005 ff11 	bl	8007484 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001662:	bf00      	nop
 8001664:	3708      	adds	r7, #8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	40021000 	.word	0x40021000

08001670 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b09e      	sub	sp, #120	@ 0x78
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001688:	f107 0310 	add.w	r3, r7, #16
 800168c:	2254      	movs	r2, #84	@ 0x54
 800168e:	2100      	movs	r1, #0
 8001690:	4618      	mov	r0, r3
 8001692:	f00c f949 	bl	800d928 <memset>
  if(hadc->Instance==ADC2)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a1e      	ldr	r2, [pc, #120]	@ (8001714 <HAL_ADC_MspInit+0xa4>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d134      	bne.n	800170a <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80016a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016a4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80016a6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80016aa:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016ac:	f107 0310 	add.w	r3, r7, #16
 80016b0:	4618      	mov	r0, r3
 80016b2:	f006 fc57 	bl	8007f64 <HAL_RCCEx_PeriphCLKConfig>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80016bc:	f7ff ffa8 	bl	8001610 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80016c0:	4b15      	ldr	r3, [pc, #84]	@ (8001718 <HAL_ADC_MspInit+0xa8>)
 80016c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c4:	4a14      	ldr	r2, [pc, #80]	@ (8001718 <HAL_ADC_MspInit+0xa8>)
 80016c6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016cc:	4b12      	ldr	r3, [pc, #72]	@ (8001718 <HAL_ADC_MspInit+0xa8>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016d4:	60fb      	str	r3, [r7, #12]
 80016d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001718 <HAL_ADC_MspInit+0xa8>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016dc:	4a0e      	ldr	r2, [pc, #56]	@ (8001718 <HAL_ADC_MspInit+0xa8>)
 80016de:	f043 0301 	orr.w	r3, r3, #1
 80016e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <HAL_ADC_MspInit+0xa8>)
 80016e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e8:	f003 0301 	and.w	r3, r3, #1
 80016ec:	60bb      	str	r3, [r7, #8]
 80016ee:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA5     ------> ADC2_IN13
    PA6     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80016f0:	2360      	movs	r3, #96	@ 0x60
 80016f2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016f4:	2303      	movs	r3, #3
 80016f6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001700:	4619      	mov	r1, r3
 8001702:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001706:	f002 fe83 	bl	8004410 <HAL_GPIO_Init>

  /* USER CODE END ADC2_MspInit 1 */

  }

}
 800170a:	bf00      	nop
 800170c:	3778      	adds	r7, #120	@ 0x78
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	50000100 	.word	0x50000100
 8001718:	40021000 	.word	0x40021000

0800171c <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08c      	sub	sp, #48	@ 0x30
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001724:	f107 031c 	add.w	r3, r7, #28
 8001728:	2200      	movs	r2, #0
 800172a:	601a      	str	r2, [r3, #0]
 800172c:	605a      	str	r2, [r3, #4]
 800172e:	609a      	str	r2, [r3, #8]
 8001730:	60da      	str	r2, [r3, #12]
 8001732:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP2)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a3d      	ldr	r2, [pc, #244]	@ (8001830 <HAL_COMP_MspInit+0x114>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d119      	bne.n	8001772 <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800173e:	4b3d      	ldr	r3, [pc, #244]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	4a3c      	ldr	r2, [pc, #240]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174a:	4b3a      	ldr	r3, [pc, #232]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	61bb      	str	r3, [r7, #24]
 8001754:	69bb      	ldr	r3, [r7, #24]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = BUCK_RED_SENSE_Pin;
 8001756:	2380      	movs	r3, #128	@ 0x80
 8001758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800175a:	2303      	movs	r3, #3
 800175c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_RED_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001762:	f107 031c 	add.w	r3, r7, #28
 8001766:	4619      	mov	r1, r3
 8001768:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800176c:	f002 fe50 	bl	8004410 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP6_MspInit 1 */

  /* USER CODE END COMP6_MspInit 1 */
  }

}
 8001770:	e05a      	b.n	8001828 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP3)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a30      	ldr	r2, [pc, #192]	@ (8001838 <HAL_COMP_MspInit+0x11c>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d119      	bne.n	80017b0 <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800177c:	4b2d      	ldr	r3, [pc, #180]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 800177e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001780:	4a2c      	ldr	r2, [pc, #176]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 8001782:	f043 0301 	orr.w	r3, r3, #1
 8001786:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001788:	4b2a      	ldr	r3, [pc, #168]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 800178a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	617b      	str	r3, [r7, #20]
 8001792:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BUCK_GREEN_SENSE_Pin;
 8001794:	2301      	movs	r3, #1
 8001796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001798:	2303      	movs	r3, #3
 800179a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_SENSE_GPIO_Port, &GPIO_InitStruct);
 80017a0:	f107 031c 	add.w	r3, r7, #28
 80017a4:	4619      	mov	r1, r3
 80017a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017aa:	f002 fe31 	bl	8004410 <HAL_GPIO_Init>
}
 80017ae:	e03b      	b.n	8001828 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a21      	ldr	r2, [pc, #132]	@ (800183c <HAL_COMP_MspInit+0x120>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d118      	bne.n	80017ec <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 80017bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017be:	4a1d      	ldr	r2, [pc, #116]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 80017c0:	f043 0302 	orr.w	r3, r3, #2
 80017c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 80017c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ca:	f003 0302 	and.w	r3, r3, #2
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUCK_BLUE_SENSE_Pin;
 80017d2:	2301      	movs	r3, #1
 80017d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017d6:	2303      	movs	r3, #3
 80017d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_SENSE_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 031c 	add.w	r3, r7, #28
 80017e2:	4619      	mov	r1, r3
 80017e4:	4816      	ldr	r0, [pc, #88]	@ (8001840 <HAL_COMP_MspInit+0x124>)
 80017e6:	f002 fe13 	bl	8004410 <HAL_GPIO_Init>
}
 80017ea:	e01d      	b.n	8001828 <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP6)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4a14      	ldr	r2, [pc, #80]	@ (8001844 <HAL_COMP_MspInit+0x128>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d118      	bne.n	8001828 <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 80017f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 80017fc:	f043 0302 	orr.w	r3, r3, #2
 8001800:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001802:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <HAL_COMP_MspInit+0x118>)
 8001804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUCKBOOST_I_IN_SENSE_Pin;
 800180e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001812:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001814:	2303      	movs	r3, #3
 8001816:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001818:	2300      	movs	r3, #0
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCKBOOST_I_IN_SENSE_GPIO_Port, &GPIO_InitStruct);
 800181c:	f107 031c 	add.w	r3, r7, #28
 8001820:	4619      	mov	r1, r3
 8001822:	4807      	ldr	r0, [pc, #28]	@ (8001840 <HAL_COMP_MspInit+0x124>)
 8001824:	f002 fdf4 	bl	8004410 <HAL_GPIO_Init>
}
 8001828:	bf00      	nop
 800182a:	3730      	adds	r7, #48	@ 0x30
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40010204 	.word	0x40010204
 8001834:	40021000 	.word	0x40021000
 8001838:	40010208 	.word	0x40010208
 800183c:	4001020c 	.word	0x4001020c
 8001840:	48000400 	.word	0x48000400
 8001844:	40010214 	.word	0x40010214

08001848 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b084      	sub	sp, #16
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a11      	ldr	r2, [pc, #68]	@ (800189c <HAL_HRTIM_MspInit+0x54>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d11b      	bne.n	8001892 <HAL_HRTIM_MspInit+0x4a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 800185a:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <HAL_HRTIM_MspInit+0x58>)
 800185c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800185e:	4a10      	ldr	r2, [pc, #64]	@ (80018a0 <HAL_HRTIM_MspInit+0x58>)
 8001860:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001864:	6613      	str	r3, [r2, #96]	@ 0x60
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <HAL_HRTIM_MspInit+0x58>)
 8001868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800186a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	68fb      	ldr	r3, [r7, #12]
    /* HRTIM1 interrupt Init */
    HAL_NVIC_SetPriority(HRTIM1_Master_IRQn, 5, 0);
 8001872:	2200      	movs	r2, #0
 8001874:	2105      	movs	r1, #5
 8001876:	2043      	movs	r0, #67	@ 0x43
 8001878:	f002 fce2 	bl	8004240 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_Master_IRQn);
 800187c:	2043      	movs	r0, #67	@ 0x43
 800187e:	f002 fcf9 	bl	8004274 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(HRTIM1_TIMF_IRQn, 5, 0);
 8001882:	2200      	movs	r2, #0
 8001884:	2105      	movs	r1, #5
 8001886:	204a      	movs	r0, #74	@ 0x4a
 8001888:	f002 fcda 	bl	8004240 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(HRTIM1_TIMF_IRQn);
 800188c:	204a      	movs	r0, #74	@ 0x4a
 800188e:	f002 fcf1 	bl	8004274 <HAL_NVIC_EnableIRQ>

  /* USER CODE END HRTIM1_MspInit 1 */

  }

}
 8001892:	bf00      	nop
 8001894:	3710      	adds	r7, #16
 8001896:	46bd      	mov	sp, r7
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	40016800 	.word	0x40016800
 80018a0:	40021000 	.word	0x40021000

080018a4 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08a      	sub	sp, #40	@ 0x28
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ac:	f107 0314 	add.w	r3, r7, #20
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a37      	ldr	r2, [pc, #220]	@ (80019a0 <HAL_HRTIM_MspPostInit+0xfc>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d167      	bne.n	8001996 <HAL_HRTIM_MspPostInit+0xf2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c6:	4b37      	ldr	r3, [pc, #220]	@ (80019a4 <HAL_HRTIM_MspPostInit+0x100>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ca:	4a36      	ldr	r2, [pc, #216]	@ (80019a4 <HAL_HRTIM_MspPostInit+0x100>)
 80018cc:	f043 0302 	orr.w	r3, r3, #2
 80018d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018d2:	4b34      	ldr	r3, [pc, #208]	@ (80019a4 <HAL_HRTIM_MspPostInit+0x100>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	613b      	str	r3, [r7, #16]
 80018dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018de:	4b31      	ldr	r3, [pc, #196]	@ (80019a4 <HAL_HRTIM_MspPostInit+0x100>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e2:	4a30      	ldr	r2, [pc, #192]	@ (80019a4 <HAL_HRTIM_MspPostInit+0x100>)
 80018e4:	f043 0304 	orr.w	r3, r3, #4
 80018e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ea:	4b2e      	ldr	r3, [pc, #184]	@ (80019a4 <HAL_HRTIM_MspPostInit+0x100>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ee:	f003 0304 	and.w	r3, r3, #4
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018f6:	4b2b      	ldr	r3, [pc, #172]	@ (80019a4 <HAL_HRTIM_MspPostInit+0x100>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fa:	4a2a      	ldr	r2, [pc, #168]	@ (80019a4 <HAL_HRTIM_MspPostInit+0x100>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001902:	4b28      	ldr	r3, [pc, #160]	@ (80019a4 <HAL_HRTIM_MspPostInit+0x100>)
 8001904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	60bb      	str	r3, [r7, #8]
 800190c:	68bb      	ldr	r3, [r7, #8]
    PC6     ------> HRTIM1_CHF1
    PC7     ------> HRTIM1_CHF2
    PC8     ------> HRTIM1_CHE1
    PA8     ------> HRTIM1_CHA1
    */
    GPIO_InitStruct.Pin = BUCKBOOST_P1_DRIVE_Pin|BUCKBOOST_N1_DRIVE_Pin|BUCKBOOST_N2_DRIVE_Pin|BUCKBOOST_P2_DRIVE_Pin;
 800190e:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001912:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001914:	2302      	movs	r3, #2
 8001916:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191c:	2303      	movs	r3, #3
 800191e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001920:	230d      	movs	r3, #13
 8001922:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	4619      	mov	r1, r3
 800192a:	481f      	ldr	r0, [pc, #124]	@ (80019a8 <HAL_HRTIM_MspPostInit+0x104>)
 800192c:	f002 fd70 	bl	8004410 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_RED_DRIVE_Pin|RC_TP4_Pin;
 8001930:	23c0      	movs	r3, #192	@ 0xc0
 8001932:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001934:	2302      	movs	r3, #2
 8001936:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193c:	2303      	movs	r3, #3
 800193e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001940:	230d      	movs	r3, #13
 8001942:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001944:	f107 0314 	add.w	r3, r7, #20
 8001948:	4619      	mov	r1, r3
 800194a:	4818      	ldr	r0, [pc, #96]	@ (80019ac <HAL_HRTIM_MspPostInit+0x108>)
 800194c:	f002 fd60 	bl	8004410 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_GREEN_DRIVE_Pin;
 8001950:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001954:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195e:	2303      	movs	r3, #3
 8001960:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_HRTIM1;
 8001962:	2303      	movs	r3, #3
 8001964:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_GREEN_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001966:	f107 0314 	add.w	r3, r7, #20
 800196a:	4619      	mov	r1, r3
 800196c:	480f      	ldr	r0, [pc, #60]	@ (80019ac <HAL_HRTIM_MspPostInit+0x108>)
 800196e:	f002 fd4f 	bl	8004410 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUCK_BLUE_DRIVE_Pin;
 8001972:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001976:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001978:	2302      	movs	r3, #2
 800197a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8001984:	230d      	movs	r3, #13
 8001986:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUCK_BLUE_DRIVE_GPIO_Port, &GPIO_InitStruct);
 8001988:	f107 0314 	add.w	r3, r7, #20
 800198c:	4619      	mov	r1, r3
 800198e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001992:	f002 fd3d 	bl	8004410 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001996:	bf00      	nop
 8001998:	3728      	adds	r7, #40	@ 0x28
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40016800 	.word	0x40016800
 80019a4:	40021000 	.word	0x40021000
 80019a8:	48000400 	.word	0x48000400
 80019ac:	48000800 	.word	0x48000800

080019b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b09e      	sub	sp, #120	@ 0x78
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c8:	f107 0310 	add.w	r3, r7, #16
 80019cc:	2254      	movs	r2, #84	@ 0x54
 80019ce:	2100      	movs	r1, #0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f00b ffa9 	bl	800d928 <memset>
  if(huart->Instance==USART3)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a23      	ldr	r2, [pc, #140]	@ (8001a68 <HAL_UART_MspInit+0xb8>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d13e      	bne.n	8001a5e <HAL_UART_MspInit+0xae>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80019e0:	2304      	movs	r3, #4
 80019e2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e8:	f107 0310 	add.w	r3, r7, #16
 80019ec:	4618      	mov	r0, r3
 80019ee:	f006 fab9 	bl	8007f64 <HAL_RCCEx_PeriphCLKConfig>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019f8:	f7ff fe0a 	bl	8001610 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80019fc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a6c <HAL_UART_MspInit+0xbc>)
 80019fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a00:	4a1a      	ldr	r2, [pc, #104]	@ (8001a6c <HAL_UART_MspInit+0xbc>)
 8001a02:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a06:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a08:	4b18      	ldr	r3, [pc, #96]	@ (8001a6c <HAL_UART_MspInit+0xbc>)
 8001a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a14:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <HAL_UART_MspInit+0xbc>)
 8001a16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a18:	4a14      	ldr	r2, [pc, #80]	@ (8001a6c <HAL_UART_MspInit+0xbc>)
 8001a1a:	f043 0304 	orr.w	r3, r3, #4
 8001a1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a20:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <HAL_UART_MspInit+0xbc>)
 8001a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a24:	f003 0304 	and.w	r3, r3, #4
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = USART3_TX_Pin|USART3_RX_Pin;
 8001a2c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a30:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a32:	2302      	movs	r3, #2
 8001a34:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a3e:	2307      	movs	r3, #7
 8001a40:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a42:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a46:	4619      	mov	r1, r3
 8001a48:	4809      	ldr	r0, [pc, #36]	@ (8001a70 <HAL_UART_MspInit+0xc0>)
 8001a4a:	f002 fce1 	bl	8004410 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001a4e:	2200      	movs	r2, #0
 8001a50:	2105      	movs	r1, #5
 8001a52:	2027      	movs	r0, #39	@ 0x27
 8001a54:	f002 fbf4 	bl	8004240 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a58:	2027      	movs	r0, #39	@ 0x27
 8001a5a:	f002 fc0b 	bl	8004274 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8001a5e:	bf00      	nop
 8001a60:	3778      	adds	r7, #120	@ 0x78
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40004800 	.word	0x40004800
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	48000800 	.word	0x48000800

08001a74 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b098      	sub	sp, #96	@ 0x60
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a7c:	f107 030c 	add.w	r3, r7, #12
 8001a80:	2254      	movs	r2, #84	@ 0x54
 8001a82:	2100      	movs	r1, #0
 8001a84:	4618      	mov	r0, r3
 8001a86:	f00b ff4f 	bl	800d928 <memset>
  if(hpcd->Instance==USB)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a15      	ldr	r2, [pc, #84]	@ (8001ae4 <HAL_PCD_MspInit+0x70>)
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d122      	bne.n	8001ada <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001a94:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a98:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a9e:	f107 030c 	add.w	r3, r7, #12
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f006 fa5e 	bl	8007f64 <HAL_RCCEx_PeriphCLKConfig>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 8001aae:	f7ff fdaf 	bl	8001610 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae8 <HAL_PCD_MspInit+0x74>)
 8001ab4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ae8 <HAL_PCD_MspInit+0x74>)
 8001ab8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001abc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001abe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae8 <HAL_PCD_MspInit+0x74>)
 8001ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ac6:	60bb      	str	r3, [r7, #8]
 8001ac8:	68bb      	ldr	r3, [r7, #8]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_IRQn, 5, 0);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2105      	movs	r1, #5
 8001ace:	2013      	movs	r0, #19
 8001ad0:	f002 fbb6 	bl	8004240 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_IRQn);
 8001ad4:	2013      	movs	r0, #19
 8001ad6:	f002 fbcd 	bl	8004274 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USB_MspInit 1 */

  }

}
 8001ada:	bf00      	nop
 8001adc:	3760      	adds	r7, #96	@ 0x60
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40005c00 	.word	0x40005c00
 8001ae8:	40021000 	.word	0x40021000

08001aec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08c      	sub	sp, #48	@ 0x30
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001af4:	2300      	movs	r3, #0
 8001af6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001afc:	4b2c      	ldr	r3, [pc, #176]	@ (8001bb0 <HAL_InitTick+0xc4>)
 8001afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b00:	4a2b      	ldr	r2, [pc, #172]	@ (8001bb0 <HAL_InitTick+0xc4>)
 8001b02:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b06:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b08:	4b29      	ldr	r3, [pc, #164]	@ (8001bb0 <HAL_InitTick+0xc4>)
 8001b0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b14:	f107 020c 	add.w	r2, r7, #12
 8001b18:	f107 0310 	add.w	r3, r7, #16
 8001b1c:	4611      	mov	r1, r2
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f006 f9a8 	bl	8007e74 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001b24:	f006 f990 	bl	8007e48 <HAL_RCC_GetPCLK2Freq>
 8001b28:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b2c:	4a21      	ldr	r2, [pc, #132]	@ (8001bb4 <HAL_InitTick+0xc8>)
 8001b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b32:	0c9b      	lsrs	r3, r3, #18
 8001b34:	3b01      	subs	r3, #1
 8001b36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001b38:	4b1f      	ldr	r3, [pc, #124]	@ (8001bb8 <HAL_InitTick+0xcc>)
 8001b3a:	4a20      	ldr	r2, [pc, #128]	@ (8001bbc <HAL_InitTick+0xd0>)
 8001b3c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001b3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001bb8 <HAL_InitTick+0xcc>)
 8001b40:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b44:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001b46:	4a1c      	ldr	r2, [pc, #112]	@ (8001bb8 <HAL_InitTick+0xcc>)
 8001b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b4a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb8 <HAL_InitTick+0xcc>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b52:	4b19      	ldr	r3, [pc, #100]	@ (8001bb8 <HAL_InitTick+0xcc>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8001b58:	4817      	ldr	r0, [pc, #92]	@ (8001bb8 <HAL_InitTick+0xcc>)
 8001b5a:	f006 fc51 	bl	8008400 <HAL_TIM_Base_Init>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001b64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d11b      	bne.n	8001ba4 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001b6c:	4812      	ldr	r0, [pc, #72]	@ (8001bb8 <HAL_InitTick+0xcc>)
 8001b6e:	f006 fca9 	bl	80084c4 <HAL_TIM_Base_Start_IT>
 8001b72:	4603      	mov	r3, r0
 8001b74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001b78:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d111      	bne.n	8001ba4 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001b80:	2019      	movs	r0, #25
 8001b82:	f002 fb77 	bl	8004274 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2b0f      	cmp	r3, #15
 8001b8a:	d808      	bhi.n	8001b9e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	6879      	ldr	r1, [r7, #4]
 8001b90:	2019      	movs	r0, #25
 8001b92:	f002 fb55 	bl	8004240 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <HAL_InitTick+0xd4>)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6013      	str	r3, [r2, #0]
 8001b9c:	e002      	b.n	8001ba4 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001ba4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3730      	adds	r7, #48	@ 0x30
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40021000 	.word	0x40021000
 8001bb4:	431bde83 	.word	0x431bde83
 8001bb8:	20000614 	.word	0x20000614
 8001bbc:	40012c00 	.word	0x40012c00
 8001bc0:	2000000c 	.word	0x2000000c

08001bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bc8:	bf00      	nop
 8001bca:	e7fd      	b.n	8001bc8 <NMI_Handler+0x4>

08001bcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bd0:	bf00      	nop
 8001bd2:	e7fd      	b.n	8001bd0 <HardFault_Handler+0x4>

08001bd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <MemManage_Handler+0x4>

08001bdc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001be0:	bf00      	nop
 8001be2:	e7fd      	b.n	8001be0 <BusFault_Handler+0x4>

08001be4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001be8:	bf00      	nop
 8001bea:	e7fd      	b.n	8001be8 <UsageFault_Handler+0x4>

08001bec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_RIGHT_Pin);
 8001bfe:	2004      	movs	r0, #4
 8001c00:	f002 fdd2 	bl	80047a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_LEFT_Pin);
 8001c0c:	2010      	movs	r0, #16
 8001c0e:	f002 fdcb 	bl	80047a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
	...

08001c18 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001c1c:	4802      	ldr	r0, [pc, #8]	@ (8001c28 <ADC1_2_IRQHandler+0x10>)
 8001c1e:	f000 fef9 	bl	8002a14 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200000a0 	.word	0x200000a0

08001c2c <USB_HP_IRQHandler>:

/**
  * @brief This function handles USB high priority interrupt remap.
  */
void USB_HP_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_IRQn 0 */

  /* USER CODE END USB_HP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001c30:	4802      	ldr	r0, [pc, #8]	@ (8001c3c <USB_HP_IRQHandler+0x10>)
 8001c32:	f004 f92b 	bl	8005e8c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_IRQn 1 */

  /* USER CODE END USB_HP_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	2000032c 	.word	0x2000032c

08001c40 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_DOWN_Pin);
 8001c44:	2020      	movs	r0, #32
 8001c46:	f002 fdaf 	bl	80047a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
	...

08001c50 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001c54:	4802      	ldr	r0, [pc, #8]	@ (8001c60 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001c56:	f006 fcad 	bl	80085b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000614 	.word	0x20000614

08001c64 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c68:	4802      	ldr	r0, [pc, #8]	@ (8001c74 <USART3_IRQHandler+0x10>)
 8001c6a:	f006 fff3 	bl	8008c54 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000298 	.word	0x20000298

08001c78 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_UP_Pin);
 8001c7c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001c80:	f002 fd92 	bl	80047a8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOYSTICK_SEL_Pin);
 8001c84:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001c88:	f002 fd8e 	bl	80047a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <HRTIM1_Master_IRQHandler>:

/**
  * @brief This function handles HRTIM master timer global interrupt.
  */
void HRTIM1_Master_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_Master_IRQn 0 */

  /* USER CODE END HRTIM1_Master_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_MASTER);
 8001c94:	2106      	movs	r1, #6
 8001c96:	4802      	ldr	r0, [pc, #8]	@ (8001ca0 <HRTIM1_Master_IRQHandler+0x10>)
 8001c98:	f003 f81f 	bl	8004cda <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_Master_IRQn 1 */

  /* USER CODE END HRTIM1_Master_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	2000019c 	.word	0x2000019c

08001ca4 <HRTIM1_TIMF_IRQHandler>:

/**
  * @brief This function handles HRTIM timer F global interrupt.
  */
void HRTIM1_TIMF_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 0 */

  /* USER CODE END HRTIM1_TIMF_IRQn 0 */
  HAL_HRTIM_IRQHandler(&hhrtim1,HRTIM_TIMERINDEX_TIMER_F);
 8001ca8:	2105      	movs	r1, #5
 8001caa:	4802      	ldr	r0, [pc, #8]	@ (8001cb4 <HRTIM1_TIMF_IRQHandler+0x10>)
 8001cac:	f003 f815 	bl	8004cda <HAL_HRTIM_IRQHandler>
  /* USER CODE BEGIN HRTIM1_TIMF_IRQn 1 */

  /* USER CODE END HRTIM1_TIMF_IRQn 1 */
}
 8001cb0:	bf00      	nop
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	2000019c 	.word	0x2000019c

08001cb8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001cbc:	4b06      	ldr	r3, [pc, #24]	@ (8001cd8 <SystemInit+0x20>)
 8001cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cc2:	4a05      	ldr	r2, [pc, #20]	@ (8001cd8 <SystemInit+0x20>)
 8001cc4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cc8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ccc:	bf00      	nop
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr
 8001cd6:	bf00      	nop
 8001cd8:	e000ed00 	.word	0xe000ed00

08001cdc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001cdc:	480d      	ldr	r0, [pc, #52]	@ (8001d14 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001cde:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ce0:	f7ff ffea 	bl	8001cb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce4:	480c      	ldr	r0, [pc, #48]	@ (8001d18 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ce6:	490d      	ldr	r1, [pc, #52]	@ (8001d1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ce8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d20 <LoopForever+0xe>)
  movs r3, #0
 8001cea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001cec:	e002      	b.n	8001cf4 <LoopCopyDataInit>

08001cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf2:	3304      	adds	r3, #4

08001cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf8:	d3f9      	bcc.n	8001cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8001d24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cfc:	4c0a      	ldr	r4, [pc, #40]	@ (8001d28 <LoopForever+0x16>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d00:	e001      	b.n	8001d06 <LoopFillZerobss>

08001d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d04:	3204      	adds	r2, #4

08001d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d08:	d3fb      	bcc.n	8001d02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d0a:	f00b fe6b 	bl	800d9e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d0e:	f7fe fc07 	bl	8000520 <main>

08001d12 <LoopForever>:

LoopForever:
    b LoopForever
 8001d12:	e7fe      	b.n	8001d12 <LoopForever>
  ldr   r0, =_estack
 8001d14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d1c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001d20:	0800dc08 	.word	0x0800dc08
  ldr r2, =_sbss
 8001d24:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001d28:	20003c9c 	.word	0x20003c9c

08001d2c <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC3_IRQHandler>

08001d2e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b082      	sub	sp, #8
 8001d32:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d34:	2300      	movs	r3, #0
 8001d36:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d38:	2003      	movs	r0, #3
 8001d3a:	f002 fa76 	bl	800422a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d3e:	200f      	movs	r0, #15
 8001d40:	f7ff fed4 	bl	8001aec <HAL_InitTick>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d002      	beq.n	8001d50 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	71fb      	strb	r3, [r7, #7]
 8001d4e:	e001      	b.n	8001d54 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d50:	f7ff fc64 	bl	800161c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d54:	79fb      	ldrb	r3, [r7, #7]

}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d64:	4b05      	ldr	r3, [pc, #20]	@ (8001d7c <HAL_IncTick+0x1c>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b05      	ldr	r3, [pc, #20]	@ (8001d80 <HAL_IncTick+0x20>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	4a03      	ldr	r2, [pc, #12]	@ (8001d7c <HAL_IncTick+0x1c>)
 8001d70:	6013      	str	r3, [r2, #0]
}
 8001d72:	bf00      	nop
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	20000660 	.word	0x20000660
 8001d80:	20000010 	.word	0x20000010

08001d84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return uwTick;
 8001d88:	4b03      	ldr	r3, [pc, #12]	@ (8001d98 <HAL_GetTick+0x14>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	20000660 	.word	0x20000660

08001d9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001da4:	f7ff ffee 	bl	8001d84 <HAL_GetTick>
 8001da8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001db4:	d004      	beq.n	8001dc0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001db6:	4b09      	ldr	r3, [pc, #36]	@ (8001ddc <HAL_Delay+0x40>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001dc0:	bf00      	nop
 8001dc2:	f7ff ffdf 	bl	8001d84 <HAL_GetTick>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	1ad3      	subs	r3, r2, r3
 8001dcc:	68fa      	ldr	r2, [r7, #12]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d8f7      	bhi.n	8001dc2 <HAL_Delay+0x26>
  {
  }
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	3710      	adds	r7, #16
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	20000010 	.word	0x20000010

08001de0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b083      	sub	sp, #12
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	431a      	orrs	r2, r3
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	609a      	str	r2, [r3, #8]
}
 8001dfa:	bf00      	nop
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr

08001e06 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
 8001e0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	431a      	orrs	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b087      	sub	sp, #28
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
 8001e54:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	3360      	adds	r3, #96	@ 0x60
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4413      	add	r3, r2
 8001e62:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	4b08      	ldr	r3, [pc, #32]	@ (8001e8c <LL_ADC_SetOffset+0x44>)
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001e72:	683a      	ldr	r2, [r7, #0]
 8001e74:	430a      	orrs	r2, r1
 8001e76:	4313      	orrs	r3, r2
 8001e78:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e80:	bf00      	nop
 8001e82:	371c      	adds	r7, #28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	03fff000 	.word	0x03fff000

08001e90 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b085      	sub	sp, #20
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	3360      	adds	r3, #96	@ 0x60
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	4413      	add	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b087      	sub	sp, #28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	3360      	adds	r3, #96	@ 0x60
 8001ecc:	461a      	mov	r2, r3
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4413      	add	r3, r2
 8001ed4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	431a      	orrs	r2, r3
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001ee6:	bf00      	nop
 8001ee8:	371c      	adds	r7, #28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b087      	sub	sp, #28
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	60f8      	str	r0, [r7, #12]
 8001efa:	60b9      	str	r1, [r7, #8]
 8001efc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	3360      	adds	r3, #96	@ 0x60
 8001f02:	461a      	mov	r2, r3
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4413      	add	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	431a      	orrs	r2, r3
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001f1c:	bf00      	nop
 8001f1e:	371c      	adds	r7, #28
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	3360      	adds	r3, #96	@ 0x60
 8001f38:	461a      	mov	r2, r3
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001f52:	bf00      	nop
 8001f54:	371c      	adds	r7, #28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
 8001f66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	431a      	orrs	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	615a      	str	r2, [r3, #20]
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d101      	bne.n	8001f9c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f98:	2301      	movs	r3, #1
 8001f9a:	e000      	b.n	8001f9e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b087      	sub	sp, #28
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	60f8      	str	r0, [r7, #12]
 8001fb2:	60b9      	str	r1, [r7, #8]
 8001fb4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	3330      	adds	r3, #48	@ 0x30
 8001fba:	461a      	mov	r2, r3
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	0a1b      	lsrs	r3, r3, #8
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	f003 030c 	and.w	r3, r3, #12
 8001fc6:	4413      	add	r3, r2
 8001fc8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	f003 031f 	and.w	r3, r3, #31
 8001fd4:	211f      	movs	r1, #31
 8001fd6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	401a      	ands	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	0e9b      	lsrs	r3, r3, #26
 8001fe2:	f003 011f 	and.w	r1, r3, #31
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	f003 031f 	and.w	r3, r3, #31
 8001fec:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff0:	431a      	orrs	r2, r3
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001ff6:	bf00      	nop
 8001ff8:	371c      	adds	r7, #28
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002002:	b480      	push	{r7}
 8002004:	b083      	sub	sp, #12
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002012:	2b00      	cmp	r3, #0
 8002014:	d101      	bne.n	800201a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002016:	2301      	movs	r3, #1
 8002018:	e000      	b.n	800201c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002028:	b480      	push	{r7}
 800202a:	b087      	sub	sp, #28
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	3314      	adds	r3, #20
 8002038:	461a      	mov	r2, r3
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	0e5b      	lsrs	r3, r3, #25
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	f003 0304 	and.w	r3, r3, #4
 8002044:	4413      	add	r3, r2
 8002046:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	0d1b      	lsrs	r3, r3, #20
 8002050:	f003 031f 	and.w	r3, r3, #31
 8002054:	2107      	movs	r1, #7
 8002056:	fa01 f303 	lsl.w	r3, r1, r3
 800205a:	43db      	mvns	r3, r3
 800205c:	401a      	ands	r2, r3
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	0d1b      	lsrs	r3, r3, #20
 8002062:	f003 031f 	and.w	r3, r3, #31
 8002066:	6879      	ldr	r1, [r7, #4]
 8002068:	fa01 f303 	lsl.w	r3, r1, r3
 800206c:	431a      	orrs	r2, r3
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002072:	bf00      	nop
 8002074:	371c      	adds	r7, #28
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
	...

08002080 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	60f8      	str	r0, [r7, #12]
 8002088:	60b9      	str	r1, [r7, #8]
 800208a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002098:	43db      	mvns	r3, r3
 800209a:	401a      	ands	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f003 0318 	and.w	r3, r3, #24
 80020a2:	4908      	ldr	r1, [pc, #32]	@ (80020c4 <LL_ADC_SetChannelSingleDiff+0x44>)
 80020a4:	40d9      	lsrs	r1, r3
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	400b      	ands	r3, r1
 80020aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ae:	431a      	orrs	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80020b6:	bf00      	nop
 80020b8:	3714      	adds	r7, #20
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr
 80020c2:	bf00      	nop
 80020c4:	0007ffff 	.word	0x0007ffff

080020c8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	f003 031f 	and.w	r3, r3, #31
}
 80020d8:	4618      	mov	r0, r3
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002110:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	6093      	str	r3, [r2, #8]
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002134:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002138:	d101      	bne.n	800213e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800215c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002160:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002184:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002188:	d101      	bne.n	800218e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800218a:	2301      	movs	r3, #1
 800218c:	e000      	b.n	8002190 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021b0:	f043 0201 	orr.w	r2, r3, #1
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021d8:	f043 0202 	orr.w	r2, r3, #2
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d101      	bne.n	8002204 <LL_ADC_IsEnabled+0x18>
 8002200:	2301      	movs	r3, #1
 8002202:	e000      	b.n	8002206 <LL_ADC_IsEnabled+0x1a>
 8002204:	2300      	movs	r3, #0
}
 8002206:	4618      	mov	r0, r3
 8002208:	370c      	adds	r7, #12
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002212:	b480      	push	{r7}
 8002214:	b083      	sub	sp, #12
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b02      	cmp	r3, #2
 8002224:	d101      	bne.n	800222a <LL_ADC_IsDisableOngoing+0x18>
 8002226:	2301      	movs	r3, #1
 8002228:	e000      	b.n	800222c <LL_ADC_IsDisableOngoing+0x1a>
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr

08002238 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002248:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800224c:	f043 0204 	orr.w	r2, r3, #4
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002254:	bf00      	nop
 8002256:	370c      	adds	r7, #12
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f003 0304 	and.w	r3, r3, #4
 8002270:	2b04      	cmp	r3, #4
 8002272:	d101      	bne.n	8002278 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002274:	2301      	movs	r3, #1
 8002276:	e000      	b.n	800227a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002278:	2300      	movs	r3, #0
}
 800227a:	4618      	mov	r0, r3
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002286:	b480      	push	{r7}
 8002288:	b083      	sub	sp, #12
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 0308 	and.w	r3, r3, #8
 8002296:	2b08      	cmp	r3, #8
 8002298:	d101      	bne.n	800229e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022ac:	b590      	push	{r4, r7, lr}
 80022ae:	b089      	sub	sp, #36	@ 0x24
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b4:	2300      	movs	r3, #0
 80022b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80022b8:	2300      	movs	r3, #0
 80022ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e1a9      	b.n	800261a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	695b      	ldr	r3, [r3, #20]
 80022ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d109      	bne.n	80022e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f7ff f9cb 	bl	8001670 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff ff19 	bl	8002124 <LL_ADC_IsDeepPowerDownEnabled>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d004      	beq.n	8002302 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff feff 	bl	8002100 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff ff34 	bl	8002174 <LL_ADC_IsInternalRegulatorEnabled>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d115      	bne.n	800233e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff ff18 	bl	800214c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800231c:	4b9c      	ldr	r3, [pc, #624]	@ (8002590 <HAL_ADC_Init+0x2e4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	099b      	lsrs	r3, r3, #6
 8002322:	4a9c      	ldr	r2, [pc, #624]	@ (8002594 <HAL_ADC_Init+0x2e8>)
 8002324:	fba2 2303 	umull	r2, r3, r2, r3
 8002328:	099b      	lsrs	r3, r3, #6
 800232a:	3301      	adds	r3, #1
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002330:	e002      	b.n	8002338 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	3b01      	subs	r3, #1
 8002336:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1f9      	bne.n	8002332 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff ff16 	bl	8002174 <LL_ADC_IsInternalRegulatorEnabled>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d10d      	bne.n	800236a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002352:	f043 0210 	orr.w	r2, r3, #16
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800235e:	f043 0201 	orr.w	r2, r3, #1
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff ff76 	bl	8002260 <LL_ADC_REG_IsConversionOngoing>
 8002374:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800237a:	f003 0310 	and.w	r3, r3, #16
 800237e:	2b00      	cmp	r3, #0
 8002380:	f040 8142 	bne.w	8002608 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	2b00      	cmp	r3, #0
 8002388:	f040 813e 	bne.w	8002608 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002390:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002394:	f043 0202 	orr.w	r2, r3, #2
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff ff23 	bl	80021ec <LL_ADC_IsEnabled>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d141      	bne.n	8002430 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023b4:	d004      	beq.n	80023c0 <HAL_ADC_Init+0x114>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a77      	ldr	r2, [pc, #476]	@ (8002598 <HAL_ADC_Init+0x2ec>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d10f      	bne.n	80023e0 <HAL_ADC_Init+0x134>
 80023c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80023c4:	f7ff ff12 	bl	80021ec <LL_ADC_IsEnabled>
 80023c8:	4604      	mov	r4, r0
 80023ca:	4873      	ldr	r0, [pc, #460]	@ (8002598 <HAL_ADC_Init+0x2ec>)
 80023cc:	f7ff ff0e 	bl	80021ec <LL_ADC_IsEnabled>
 80023d0:	4603      	mov	r3, r0
 80023d2:	4323      	orrs	r3, r4
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	bf0c      	ite	eq
 80023d8:	2301      	moveq	r3, #1
 80023da:	2300      	movne	r3, #0
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	e012      	b.n	8002406 <HAL_ADC_Init+0x15a>
 80023e0:	486e      	ldr	r0, [pc, #440]	@ (800259c <HAL_ADC_Init+0x2f0>)
 80023e2:	f7ff ff03 	bl	80021ec <LL_ADC_IsEnabled>
 80023e6:	4604      	mov	r4, r0
 80023e8:	486d      	ldr	r0, [pc, #436]	@ (80025a0 <HAL_ADC_Init+0x2f4>)
 80023ea:	f7ff feff 	bl	80021ec <LL_ADC_IsEnabled>
 80023ee:	4603      	mov	r3, r0
 80023f0:	431c      	orrs	r4, r3
 80023f2:	486c      	ldr	r0, [pc, #432]	@ (80025a4 <HAL_ADC_Init+0x2f8>)
 80023f4:	f7ff fefa 	bl	80021ec <LL_ADC_IsEnabled>
 80023f8:	4603      	mov	r3, r0
 80023fa:	4323      	orrs	r3, r4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	bf0c      	ite	eq
 8002400:	2301      	moveq	r3, #1
 8002402:	2300      	movne	r3, #0
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b00      	cmp	r3, #0
 8002408:	d012      	beq.n	8002430 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002412:	d004      	beq.n	800241e <HAL_ADC_Init+0x172>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a5f      	ldr	r2, [pc, #380]	@ (8002598 <HAL_ADC_Init+0x2ec>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d101      	bne.n	8002422 <HAL_ADC_Init+0x176>
 800241e:	4a62      	ldr	r2, [pc, #392]	@ (80025a8 <HAL_ADC_Init+0x2fc>)
 8002420:	e000      	b.n	8002424 <HAL_ADC_Init+0x178>
 8002422:	4a62      	ldr	r2, [pc, #392]	@ (80025ac <HAL_ADC_Init+0x300>)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	4619      	mov	r1, r3
 800242a:	4610      	mov	r0, r2
 800242c:	f7ff fcd8 	bl	8001de0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	7f5b      	ldrb	r3, [r3, #29]
 8002434:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800243a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002440:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002446:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800244e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002450:	4313      	orrs	r3, r2
 8002452:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800245a:	2b01      	cmp	r3, #1
 800245c:	d106      	bne.n	800246c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002462:	3b01      	subs	r3, #1
 8002464:	045b      	lsls	r3, r3, #17
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4313      	orrs	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002470:	2b00      	cmp	r3, #0
 8002472:	d009      	beq.n	8002488 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002478:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002480:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	4313      	orrs	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	4b48      	ldr	r3, [pc, #288]	@ (80025b0 <HAL_ADC_Init+0x304>)
 8002490:	4013      	ands	r3, r2
 8002492:	687a      	ldr	r2, [r7, #4]
 8002494:	6812      	ldr	r2, [r2, #0]
 8002496:	69b9      	ldr	r1, [r7, #24]
 8002498:	430b      	orrs	r3, r1
 800249a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	430a      	orrs	r2, r1
 80024b0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7ff fee5 	bl	8002286 <LL_ADC_INJ_IsConversionOngoing>
 80024bc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d17f      	bne.n	80025c4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d17c      	bne.n	80025c4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80024ce:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80024d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80024d8:	4313      	orrs	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80024e6:	f023 0302 	bic.w	r3, r3, #2
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	6812      	ldr	r2, [r2, #0]
 80024ee:	69b9      	ldr	r1, [r7, #24]
 80024f0:	430b      	orrs	r3, r1
 80024f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	691b      	ldr	r3, [r3, #16]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d017      	beq.n	800252c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	691a      	ldr	r2, [r3, #16]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800250a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002514:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002518:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	6911      	ldr	r1, [r2, #16]
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6812      	ldr	r2, [r2, #0]
 8002524:	430b      	orrs	r3, r1
 8002526:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800252a:	e013      	b.n	8002554 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	691a      	ldr	r2, [r3, #16]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800253a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	6812      	ldr	r2, [r2, #0]
 8002548:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800254c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002550:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800255a:	2b01      	cmp	r3, #1
 800255c:	d12a      	bne.n	80025b4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002568:	f023 0304 	bic.w	r3, r3, #4
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002574:	4311      	orrs	r1, r2
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800257a:	4311      	orrs	r1, r2
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002580:	430a      	orrs	r2, r1
 8002582:	431a      	orrs	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f042 0201 	orr.w	r2, r2, #1
 800258c:	611a      	str	r2, [r3, #16]
 800258e:	e019      	b.n	80025c4 <HAL_ADC_Init+0x318>
 8002590:	20000008 	.word	0x20000008
 8002594:	053e2d63 	.word	0x053e2d63
 8002598:	50000100 	.word	0x50000100
 800259c:	50000400 	.word	0x50000400
 80025a0:	50000500 	.word	0x50000500
 80025a4:	50000600 	.word	0x50000600
 80025a8:	50000300 	.word	0x50000300
 80025ac:	50000700 	.word	0x50000700
 80025b0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	691a      	ldr	r2, [r3, #16]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 0201 	bic.w	r2, r2, #1
 80025c2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d10c      	bne.n	80025e6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f023 010f 	bic.w	r1, r3, #15
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	1e5a      	subs	r2, r3, #1
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	430a      	orrs	r2, r1
 80025e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80025e4:	e007      	b.n	80025f6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 020f 	bic.w	r2, r2, #15
 80025f4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fa:	f023 0303 	bic.w	r3, r3, #3
 80025fe:	f043 0201 	orr.w	r2, r3, #1
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002606:	e007      	b.n	8002618 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800260c:	f043 0210 	orr.w	r2, r3, #16
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002618:	7ffb      	ldrb	r3, [r7, #31]
}
 800261a:	4618      	mov	r0, r3
 800261c:	3724      	adds	r7, #36	@ 0x24
 800261e:	46bd      	mov	sp, r7
 8002620:	bd90      	pop	{r4, r7, pc}
 8002622:	bf00      	nop

08002624 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b086      	sub	sp, #24
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002634:	d004      	beq.n	8002640 <HAL_ADC_Start+0x1c>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a67      	ldr	r2, [pc, #412]	@ (80027d8 <HAL_ADC_Start+0x1b4>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d101      	bne.n	8002644 <HAL_ADC_Start+0x20>
 8002640:	4b66      	ldr	r3, [pc, #408]	@ (80027dc <HAL_ADC_Start+0x1b8>)
 8002642:	e000      	b.n	8002646 <HAL_ADC_Start+0x22>
 8002644:	4b66      	ldr	r3, [pc, #408]	@ (80027e0 <HAL_ADC_Start+0x1bc>)
 8002646:	4618      	mov	r0, r3
 8002648:	f7ff fd3e 	bl	80020c8 <LL_ADC_GetMultimode>
 800264c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7ff fe04 	bl	8002260 <LL_ADC_REG_IsConversionOngoing>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	f040 80b4 	bne.w	80027c8 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002666:	2b01      	cmp	r3, #1
 8002668:	d101      	bne.n	800266e <HAL_ADC_Start+0x4a>
 800266a:	2302      	movs	r3, #2
 800266c:	e0af      	b.n	80027ce <HAL_ADC_Start+0x1aa>
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f001 f88a 	bl	8003790 <ADC_Enable>
 800267c:	4603      	mov	r3, r0
 800267e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002680:	7dfb      	ldrb	r3, [r7, #23]
 8002682:	2b00      	cmp	r3, #0
 8002684:	f040 809b 	bne.w	80027be <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800268c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002690:	f023 0301 	bic.w	r3, r3, #1
 8002694:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a4d      	ldr	r2, [pc, #308]	@ (80027d8 <HAL_ADC_Start+0x1b4>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d009      	beq.n	80026ba <HAL_ADC_Start+0x96>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a4e      	ldr	r2, [pc, #312]	@ (80027e4 <HAL_ADC_Start+0x1c0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d002      	beq.n	80026b6 <HAL_ADC_Start+0x92>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	e003      	b.n	80026be <HAL_ADC_Start+0x9a>
 80026b6:	4b4c      	ldr	r3, [pc, #304]	@ (80027e8 <HAL_ADC_Start+0x1c4>)
 80026b8:	e001      	b.n	80026be <HAL_ADC_Start+0x9a>
 80026ba:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d002      	beq.n	80026cc <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d105      	bne.n	80026d8 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026e4:	d106      	bne.n	80026f4 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026ea:	f023 0206 	bic.w	r2, r3, #6
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	661a      	str	r2, [r3, #96]	@ 0x60
 80026f2:	e002      	b.n	80026fa <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	221c      	movs	r2, #28
 8002700:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a32      	ldr	r2, [pc, #200]	@ (80027d8 <HAL_ADC_Start+0x1b4>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d009      	beq.n	8002728 <HAL_ADC_Start+0x104>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a32      	ldr	r2, [pc, #200]	@ (80027e4 <HAL_ADC_Start+0x1c0>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d002      	beq.n	8002724 <HAL_ADC_Start+0x100>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	e003      	b.n	800272c <HAL_ADC_Start+0x108>
 8002724:	4b30      	ldr	r3, [pc, #192]	@ (80027e8 <HAL_ADC_Start+0x1c4>)
 8002726:	e001      	b.n	800272c <HAL_ADC_Start+0x108>
 8002728:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	4293      	cmp	r3, r2
 8002732:	d008      	beq.n	8002746 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d005      	beq.n	8002746 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	2b05      	cmp	r3, #5
 800273e:	d002      	beq.n	8002746 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	2b09      	cmp	r3, #9
 8002744:	d114      	bne.n	8002770 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002750:	2b00      	cmp	r3, #0
 8002752:	d007      	beq.n	8002764 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002758:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800275c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff fd65 	bl	8002238 <LL_ADC_REG_StartConversion>
 800276e:	e02d      	b.n	80027cc <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002774:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a15      	ldr	r2, [pc, #84]	@ (80027d8 <HAL_ADC_Start+0x1b4>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d009      	beq.n	800279a <HAL_ADC_Start+0x176>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a16      	ldr	r2, [pc, #88]	@ (80027e4 <HAL_ADC_Start+0x1c0>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d002      	beq.n	8002796 <HAL_ADC_Start+0x172>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	e003      	b.n	800279e <HAL_ADC_Start+0x17a>
 8002796:	4b14      	ldr	r3, [pc, #80]	@ (80027e8 <HAL_ADC_Start+0x1c4>)
 8002798:	e001      	b.n	800279e <HAL_ADC_Start+0x17a>
 800279a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800279e:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d00f      	beq.n	80027cc <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80027b4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	65da      	str	r2, [r3, #92]	@ 0x5c
 80027bc:	e006      	b.n	80027cc <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80027c6:	e001      	b.n	80027cc <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80027c8:	2302      	movs	r3, #2
 80027ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80027cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3718      	adds	r7, #24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	50000100 	.word	0x50000100
 80027dc:	50000300 	.word	0x50000300
 80027e0:	50000700 	.word	0x50000700
 80027e4:	50000500 	.word	0x50000500
 80027e8:	50000400 	.word	0x50000400

080027ec <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
 80027f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80027fe:	d004      	beq.n	800280a <HAL_ADC_PollForConversion+0x1e>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a77      	ldr	r2, [pc, #476]	@ (80029e4 <HAL_ADC_PollForConversion+0x1f8>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d101      	bne.n	800280e <HAL_ADC_PollForConversion+0x22>
 800280a:	4b77      	ldr	r3, [pc, #476]	@ (80029e8 <HAL_ADC_PollForConversion+0x1fc>)
 800280c:	e000      	b.n	8002810 <HAL_ADC_PollForConversion+0x24>
 800280e:	4b77      	ldr	r3, [pc, #476]	@ (80029ec <HAL_ADC_PollForConversion+0x200>)
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff fc59 	bl	80020c8 <LL_ADC_GetMultimode>
 8002816:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	2b08      	cmp	r3, #8
 800281e:	d102      	bne.n	8002826 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002820:	2308      	movs	r3, #8
 8002822:	61fb      	str	r3, [r7, #28]
 8002824:	e037      	b.n	8002896 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d005      	beq.n	8002838 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	2b05      	cmp	r3, #5
 8002830:	d002      	beq.n	8002838 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	2b09      	cmp	r3, #9
 8002836:	d111      	bne.n	800285c <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	2b00      	cmp	r3, #0
 8002844:	d007      	beq.n	8002856 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800284a:	f043 0220 	orr.w	r2, r3, #32
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e0c1      	b.n	80029da <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002856:	2304      	movs	r3, #4
 8002858:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800285a:	e01c      	b.n	8002896 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002864:	d004      	beq.n	8002870 <HAL_ADC_PollForConversion+0x84>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a5e      	ldr	r2, [pc, #376]	@ (80029e4 <HAL_ADC_PollForConversion+0x1f8>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d101      	bne.n	8002874 <HAL_ADC_PollForConversion+0x88>
 8002870:	4b5d      	ldr	r3, [pc, #372]	@ (80029e8 <HAL_ADC_PollForConversion+0x1fc>)
 8002872:	e000      	b.n	8002876 <HAL_ADC_PollForConversion+0x8a>
 8002874:	4b5d      	ldr	r3, [pc, #372]	@ (80029ec <HAL_ADC_PollForConversion+0x200>)
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff fc34 	bl	80020e4 <LL_ADC_GetMultiDMATransfer>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d007      	beq.n	8002892 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002886:	f043 0220 	orr.w	r2, r3, #32
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e0a3      	b.n	80029da <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002892:	2304      	movs	r3, #4
 8002894:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002896:	f7ff fa75 	bl	8001d84 <HAL_GetTick>
 800289a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800289c:	e021      	b.n	80028e2 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a4:	d01d      	beq.n	80028e2 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80028a6:	f7ff fa6d 	bl	8001d84 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d302      	bcc.n	80028bc <HAL_ADC_PollForConversion+0xd0>
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d112      	bne.n	80028e2 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	4013      	ands	r3, r2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10b      	bne.n	80028e2 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ce:	f043 0204 	orr.w	r2, r3, #4
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e07b      	b.n	80029da <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	4013      	ands	r3, r2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d0d6      	beq.n	800289e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff fb3f 	bl	8001f84 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d01c      	beq.n	8002946 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	7f5b      	ldrb	r3, [r3, #29]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d118      	bne.n	8002946 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0308 	and.w	r3, r3, #8
 800291e:	2b08      	cmp	r3, #8
 8002920:	d111      	bne.n	8002946 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002926:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002932:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d105      	bne.n	8002946 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800293e:	f043 0201 	orr.w	r2, r3, #1
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a26      	ldr	r2, [pc, #152]	@ (80029e4 <HAL_ADC_PollForConversion+0x1f8>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d009      	beq.n	8002964 <HAL_ADC_PollForConversion+0x178>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a26      	ldr	r2, [pc, #152]	@ (80029f0 <HAL_ADC_PollForConversion+0x204>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d002      	beq.n	8002960 <HAL_ADC_PollForConversion+0x174>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	e003      	b.n	8002968 <HAL_ADC_PollForConversion+0x17c>
 8002960:	4b24      	ldr	r3, [pc, #144]	@ (80029f4 <HAL_ADC_PollForConversion+0x208>)
 8002962:	e001      	b.n	8002968 <HAL_ADC_PollForConversion+0x17c>
 8002964:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	4293      	cmp	r3, r2
 800296e:	d008      	beq.n	8002982 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d005      	beq.n	8002982 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	2b05      	cmp	r3, #5
 800297a:	d002      	beq.n	8002982 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	2b09      	cmp	r3, #9
 8002980:	d104      	bne.n	800298c <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	61bb      	str	r3, [r7, #24]
 800298a:	e014      	b.n	80029b6 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a14      	ldr	r2, [pc, #80]	@ (80029e4 <HAL_ADC_PollForConversion+0x1f8>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d009      	beq.n	80029aa <HAL_ADC_PollForConversion+0x1be>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a15      	ldr	r2, [pc, #84]	@ (80029f0 <HAL_ADC_PollForConversion+0x204>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d002      	beq.n	80029a6 <HAL_ADC_PollForConversion+0x1ba>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	e003      	b.n	80029ae <HAL_ADC_PollForConversion+0x1c2>
 80029a6:	4b13      	ldr	r3, [pc, #76]	@ (80029f4 <HAL_ADC_PollForConversion+0x208>)
 80029a8:	e001      	b.n	80029ae <HAL_ADC_PollForConversion+0x1c2>
 80029aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80029ae:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	2b08      	cmp	r3, #8
 80029ba:	d104      	bne.n	80029c6 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2208      	movs	r2, #8
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	e008      	b.n	80029d8 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d103      	bne.n	80029d8 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	220c      	movs	r2, #12
 80029d6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80029d8:	2300      	movs	r3, #0
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3720      	adds	r7, #32
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
 80029e2:	bf00      	nop
 80029e4:	50000100 	.word	0x50000100
 80029e8:	50000300 	.word	0x50000300
 80029ec:	50000700 	.word	0x50000700
 80029f0:	50000500 	.word	0x50000500
 80029f4:	50000400 	.word	0x50000400

080029f8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b083      	sub	sp, #12
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
	...

08002a14 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b08a      	sub	sp, #40	@ 0x28
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a38:	d004      	beq.n	8002a44 <HAL_ADC_IRQHandler+0x30>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a8e      	ldr	r2, [pc, #568]	@ (8002c78 <HAL_ADC_IRQHandler+0x264>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d101      	bne.n	8002a48 <HAL_ADC_IRQHandler+0x34>
 8002a44:	4b8d      	ldr	r3, [pc, #564]	@ (8002c7c <HAL_ADC_IRQHandler+0x268>)
 8002a46:	e000      	b.n	8002a4a <HAL_ADC_IRQHandler+0x36>
 8002a48:	4b8d      	ldr	r3, [pc, #564]	@ (8002c80 <HAL_ADC_IRQHandler+0x26c>)
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff fb3c 	bl	80020c8 <LL_ADC_GetMultimode>
 8002a50:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d017      	beq.n	8002a8c <HAL_ADC_IRQHandler+0x78>
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d012      	beq.n	8002a8c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a6a:	f003 0310 	and.w	r3, r3, #16
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d105      	bne.n	8002a7e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a76:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002a7e:	6878      	ldr	r0, [r7, #4]
 8002a80:	f001 f832 	bl	8003ae8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	2202      	movs	r2, #2
 8002a8a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f003 0304 	and.w	r3, r3, #4
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d004      	beq.n	8002aa0 <HAL_ADC_IRQHandler+0x8c>
 8002a96:	69bb      	ldr	r3, [r7, #24]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d10b      	bne.n	8002ab8 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f000 8094 	beq.w	8002bd4 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	f003 0308 	and.w	r3, r3, #8
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	f000 808e 	beq.w	8002bd4 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002abc:	f003 0310 	and.w	r3, r3, #16
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d105      	bne.n	8002ad0 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff fa55 	bl	8001f84 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d072      	beq.n	8002bc6 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a64      	ldr	r2, [pc, #400]	@ (8002c78 <HAL_ADC_IRQHandler+0x264>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d009      	beq.n	8002afe <HAL_ADC_IRQHandler+0xea>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a65      	ldr	r2, [pc, #404]	@ (8002c84 <HAL_ADC_IRQHandler+0x270>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d002      	beq.n	8002afa <HAL_ADC_IRQHandler+0xe6>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	e003      	b.n	8002b02 <HAL_ADC_IRQHandler+0xee>
 8002afa:	4b63      	ldr	r3, [pc, #396]	@ (8002c88 <HAL_ADC_IRQHandler+0x274>)
 8002afc:	e001      	b.n	8002b02 <HAL_ADC_IRQHandler+0xee>
 8002afe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6812      	ldr	r2, [r2, #0]
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d008      	beq.n	8002b1c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d005      	beq.n	8002b1c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	2b05      	cmp	r3, #5
 8002b14:	d002      	beq.n	8002b1c <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	2b09      	cmp	r3, #9
 8002b1a:	d104      	bne.n	8002b26 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	623b      	str	r3, [r7, #32]
 8002b24:	e014      	b.n	8002b50 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a53      	ldr	r2, [pc, #332]	@ (8002c78 <HAL_ADC_IRQHandler+0x264>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d009      	beq.n	8002b44 <HAL_ADC_IRQHandler+0x130>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a53      	ldr	r2, [pc, #332]	@ (8002c84 <HAL_ADC_IRQHandler+0x270>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d002      	beq.n	8002b40 <HAL_ADC_IRQHandler+0x12c>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	e003      	b.n	8002b48 <HAL_ADC_IRQHandler+0x134>
 8002b40:	4b51      	ldr	r3, [pc, #324]	@ (8002c88 <HAL_ADC_IRQHandler+0x274>)
 8002b42:	e001      	b.n	8002b48 <HAL_ADC_IRQHandler+0x134>
 8002b44:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b48:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002b50:	6a3b      	ldr	r3, [r7, #32]
 8002b52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d135      	bne.n	8002bc6 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0308 	and.w	r3, r3, #8
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	d12e      	bne.n	8002bc6 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7ff fb77 	bl	8002260 <LL_ADC_REG_IsConversionOngoing>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d11a      	bne.n	8002bae <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 020c 	bic.w	r2, r2, #12
 8002b86:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d112      	bne.n	8002bc6 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba4:	f043 0201 	orr.w	r2, r3, #1
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002bac:	e00b      	b.n	8002bc6 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bb2:	f043 0210 	orr.w	r2, r3, #16
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bbe:	f043 0201 	orr.w	r2, r3, #1
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f000 f984 	bl	8002ed4 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	220c      	movs	r2, #12
 8002bd2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	f003 0320 	and.w	r3, r3, #32
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d004      	beq.n	8002be8 <HAL_ADC_IRQHandler+0x1d4>
 8002bde:	69bb      	ldr	r3, [r7, #24]
 8002be0:	f003 0320 	and.w	r3, r3, #32
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d10b      	bne.n	8002c00 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f000 80b3 	beq.w	8002d5a <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f000 80ad 	beq.w	8002d5a <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c04:	f003 0310 	and.w	r3, r3, #16
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d105      	bne.n	8002c18 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c10:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff f9f0 	bl	8002002 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002c22:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff f9ab 	bl	8001f84 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c2e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a10      	ldr	r2, [pc, #64]	@ (8002c78 <HAL_ADC_IRQHandler+0x264>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d009      	beq.n	8002c4e <HAL_ADC_IRQHandler+0x23a>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a11      	ldr	r2, [pc, #68]	@ (8002c84 <HAL_ADC_IRQHandler+0x270>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d002      	beq.n	8002c4a <HAL_ADC_IRQHandler+0x236>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	e003      	b.n	8002c52 <HAL_ADC_IRQHandler+0x23e>
 8002c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c88 <HAL_ADC_IRQHandler+0x274>)
 8002c4c:	e001      	b.n	8002c52 <HAL_ADC_IRQHandler+0x23e>
 8002c4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6812      	ldr	r2, [r2, #0]
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d008      	beq.n	8002c6c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d005      	beq.n	8002c6c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	2b06      	cmp	r3, #6
 8002c64:	d002      	beq.n	8002c6c <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	2b07      	cmp	r3, #7
 8002c6a:	d10f      	bne.n	8002c8c <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	623b      	str	r3, [r7, #32]
 8002c74:	e01f      	b.n	8002cb6 <HAL_ADC_IRQHandler+0x2a2>
 8002c76:	bf00      	nop
 8002c78:	50000100 	.word	0x50000100
 8002c7c:	50000300 	.word	0x50000300
 8002c80:	50000700 	.word	0x50000700
 8002c84:	50000500 	.word	0x50000500
 8002c88:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a8b      	ldr	r2, [pc, #556]	@ (8002ec0 <HAL_ADC_IRQHandler+0x4ac>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d009      	beq.n	8002caa <HAL_ADC_IRQHandler+0x296>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a8a      	ldr	r2, [pc, #552]	@ (8002ec4 <HAL_ADC_IRQHandler+0x4b0>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d002      	beq.n	8002ca6 <HAL_ADC_IRQHandler+0x292>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	e003      	b.n	8002cae <HAL_ADC_IRQHandler+0x29a>
 8002ca6:	4b88      	ldr	r3, [pc, #544]	@ (8002ec8 <HAL_ADC_IRQHandler+0x4b4>)
 8002ca8:	e001      	b.n	8002cae <HAL_ADC_IRQHandler+0x29a>
 8002caa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002cae:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d047      	beq.n	8002d4c <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d007      	beq.n	8002cd6 <HAL_ADC_IRQHandler+0x2c2>
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d03f      	beq.n	8002d4c <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002ccc:	6a3b      	ldr	r3, [r7, #32]
 8002cce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d13a      	bne.n	8002d4c <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ce0:	2b40      	cmp	r3, #64	@ 0x40
 8002ce2:	d133      	bne.n	8002d4c <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002ce4:	6a3b      	ldr	r3, [r7, #32]
 8002ce6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d12e      	bne.n	8002d4c <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f7ff fac7 	bl	8002286 <LL_ADC_INJ_IsConversionOngoing>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d11a      	bne.n	8002d34 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	685a      	ldr	r2, [r3, #4]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002d0c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d12:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d112      	bne.n	8002d4c <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d2a:	f043 0201 	orr.w	r2, r3, #1
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002d32:	e00b      	b.n	8002d4c <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d38:	f043 0210 	orr.w	r2, r3, #16
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d44:	f043 0201 	orr.w	r2, r3, #1
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f000 fea3 	bl	8003a98 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2260      	movs	r2, #96	@ 0x60
 8002d58:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d011      	beq.n	8002d88 <HAL_ADC_IRQHandler+0x374>
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00c      	beq.n	8002d88 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d72:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 f8b4 	bl	8002ee8 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2280      	movs	r2, #128	@ 0x80
 8002d86:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d012      	beq.n	8002db8 <HAL_ADC_IRQHandler+0x3a4>
 8002d92:	69bb      	ldr	r3, [r7, #24]
 8002d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d00d      	beq.n	8002db8 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 fe89 	bl	8003ac0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002db6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d012      	beq.n	8002de8 <HAL_ADC_IRQHandler+0x3d4>
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00d      	beq.n	8002de8 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f000 fe7b 	bl	8003ad4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002de6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	f003 0310 	and.w	r3, r3, #16
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d043      	beq.n	8002e7a <HAL_ADC_IRQHandler+0x466>
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	f003 0310 	and.w	r3, r3, #16
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d03e      	beq.n	8002e7a <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d102      	bne.n	8002e0a <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8002e04:	2301      	movs	r3, #1
 8002e06:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e08:	e021      	b.n	8002e4e <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d015      	beq.n	8002e3c <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e18:	d004      	beq.n	8002e24 <HAL_ADC_IRQHandler+0x410>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a28      	ldr	r2, [pc, #160]	@ (8002ec0 <HAL_ADC_IRQHandler+0x4ac>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d101      	bne.n	8002e28 <HAL_ADC_IRQHandler+0x414>
 8002e24:	4b29      	ldr	r3, [pc, #164]	@ (8002ecc <HAL_ADC_IRQHandler+0x4b8>)
 8002e26:	e000      	b.n	8002e2a <HAL_ADC_IRQHandler+0x416>
 8002e28:	4b29      	ldr	r3, [pc, #164]	@ (8002ed0 <HAL_ADC_IRQHandler+0x4bc>)
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff f95a 	bl	80020e4 <LL_ADC_GetMultiDMATransfer>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00b      	beq.n	8002e4e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002e36:	2301      	movs	r3, #1
 8002e38:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e3a:	e008      	b.n	8002e4e <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f003 0301 	and.w	r3, r3, #1
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d10e      	bne.n	8002e72 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e58:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e64:	f043 0202 	orr.w	r2, r3, #2
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f000 f845 	bl	8002efc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2210      	movs	r2, #16
 8002e78:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d018      	beq.n	8002eb6 <HAL_ADC_IRQHandler+0x4a2>
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d013      	beq.n	8002eb6 <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e92:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e9e:	f043 0208 	orr.w	r2, r3, #8
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002eae:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f000 fdfb 	bl	8003aac <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002eb6:	bf00      	nop
 8002eb8:	3728      	adds	r7, #40	@ 0x28
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	50000100 	.word	0x50000100
 8002ec4:	50000500 	.word	0x50000500
 8002ec8:	50000400 	.word	0x50000400
 8002ecc:	50000300 	.word	0x50000300
 8002ed0:	50000700 	.word	0x50000700

08002ed4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b083      	sub	sp, #12
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002ef0:	bf00      	nop
 8002ef2:	370c      	adds	r7, #12
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b0b6      	sub	sp, #216	@ 0xd8
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002f20:	2300      	movs	r3, #0
 8002f22:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d102      	bne.n	8002f34 <HAL_ADC_ConfigChannel+0x24>
 8002f2e:	2302      	movs	r3, #2
 8002f30:	f000 bc13 	b.w	800375a <HAL_ADC_ConfigChannel+0x84a>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff f98d 	bl	8002260 <LL_ADC_REG_IsConversionOngoing>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f040 83f3 	bne.w	8003734 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6818      	ldr	r0, [r3, #0]
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	6859      	ldr	r1, [r3, #4]
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	f7ff f825 	bl	8001faa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff f97b 	bl	8002260 <LL_ADC_REG_IsConversionOngoing>
 8002f6a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff f987 	bl	8002286 <LL_ADC_INJ_IsConversionOngoing>
 8002f78:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f7c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f040 81d9 	bne.w	8003338 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f86:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	f040 81d4 	bne.w	8003338 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002f98:	d10f      	bne.n	8002fba <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6818      	ldr	r0, [r3, #0]
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	f7ff f83f 	bl	8002028 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7fe ffd3 	bl	8001f5e <LL_ADC_SetSamplingTimeCommonConfig>
 8002fb8:	e00e      	b.n	8002fd8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6818      	ldr	r0, [r3, #0]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	6819      	ldr	r1, [r3, #0]
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	f7ff f82e 	bl	8002028 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2100      	movs	r1, #0
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7fe ffc3 	bl	8001f5e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	695a      	ldr	r2, [r3, #20]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	08db      	lsrs	r3, r3, #3
 8002fe4:	f003 0303 	and.w	r3, r3, #3
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	fa02 f303 	lsl.w	r3, r2, r3
 8002fee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	d022      	beq.n	8003040 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6818      	ldr	r0, [r3, #0]
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	6919      	ldr	r1, [r3, #16]
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800300a:	f7fe ff1d 	bl	8001e48 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6818      	ldr	r0, [r3, #0]
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	6919      	ldr	r1, [r3, #16]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	461a      	mov	r2, r3
 800301c:	f7fe ff69 	bl	8001ef2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6818      	ldr	r0, [r3, #0]
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800302c:	2b01      	cmp	r3, #1
 800302e:	d102      	bne.n	8003036 <HAL_ADC_ConfigChannel+0x126>
 8003030:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003034:	e000      	b.n	8003038 <HAL_ADC_ConfigChannel+0x128>
 8003036:	2300      	movs	r3, #0
 8003038:	461a      	mov	r2, r3
 800303a:	f7fe ff75 	bl	8001f28 <LL_ADC_SetOffsetSaturation>
 800303e:	e17b      	b.n	8003338 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2100      	movs	r1, #0
 8003046:	4618      	mov	r0, r3
 8003048:	f7fe ff22 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 800304c:	4603      	mov	r3, r0
 800304e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003052:	2b00      	cmp	r3, #0
 8003054:	d10a      	bne.n	800306c <HAL_ADC_ConfigChannel+0x15c>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	2100      	movs	r1, #0
 800305c:	4618      	mov	r0, r3
 800305e:	f7fe ff17 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 8003062:	4603      	mov	r3, r0
 8003064:	0e9b      	lsrs	r3, r3, #26
 8003066:	f003 021f 	and.w	r2, r3, #31
 800306a:	e01e      	b.n	80030aa <HAL_ADC_ConfigChannel+0x19a>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	2100      	movs	r1, #0
 8003072:	4618      	mov	r0, r3
 8003074:	f7fe ff0c 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 8003078:	4603      	mov	r3, r0
 800307a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003082:	fa93 f3a3 	rbit	r3, r3
 8003086:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800308a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800308e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003092:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800309a:	2320      	movs	r3, #32
 800309c:	e004      	b.n	80030a8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800309e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030a2:	fab3 f383 	clz	r3, r3
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d105      	bne.n	80030c2 <HAL_ADC_ConfigChannel+0x1b2>
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	0e9b      	lsrs	r3, r3, #26
 80030bc:	f003 031f 	and.w	r3, r3, #31
 80030c0:	e018      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x1e4>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80030ce:	fa93 f3a3 	rbit	r3, r3
 80030d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80030d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80030da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80030de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80030e6:	2320      	movs	r3, #32
 80030e8:	e004      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80030ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80030ee:	fab3 f383 	clz	r3, r3
 80030f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d106      	bne.n	8003106 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2200      	movs	r2, #0
 80030fe:	2100      	movs	r1, #0
 8003100:	4618      	mov	r0, r3
 8003102:	f7fe fedb 	bl	8001ebc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2101      	movs	r1, #1
 800310c:	4618      	mov	r0, r3
 800310e:	f7fe febf 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 8003112:	4603      	mov	r3, r0
 8003114:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003118:	2b00      	cmp	r3, #0
 800311a:	d10a      	bne.n	8003132 <HAL_ADC_ConfigChannel+0x222>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2101      	movs	r1, #1
 8003122:	4618      	mov	r0, r3
 8003124:	f7fe feb4 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 8003128:	4603      	mov	r3, r0
 800312a:	0e9b      	lsrs	r3, r3, #26
 800312c:	f003 021f 	and.w	r2, r3, #31
 8003130:	e01e      	b.n	8003170 <HAL_ADC_ConfigChannel+0x260>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	2101      	movs	r1, #1
 8003138:	4618      	mov	r0, r3
 800313a:	f7fe fea9 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 800313e:	4603      	mov	r3, r0
 8003140:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003144:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003148:	fa93 f3a3 	rbit	r3, r3
 800314c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003150:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003154:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003158:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800315c:	2b00      	cmp	r3, #0
 800315e:	d101      	bne.n	8003164 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003160:	2320      	movs	r3, #32
 8003162:	e004      	b.n	800316e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8003164:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003168:	fab3 f383 	clz	r3, r3
 800316c:	b2db      	uxtb	r3, r3
 800316e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003178:	2b00      	cmp	r3, #0
 800317a:	d105      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x278>
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	0e9b      	lsrs	r3, r3, #26
 8003182:	f003 031f 	and.w	r3, r3, #31
 8003186:	e018      	b.n	80031ba <HAL_ADC_ConfigChannel+0x2aa>
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003190:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003194:	fa93 f3a3 	rbit	r3, r3
 8003198:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800319c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80031a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80031ac:	2320      	movs	r3, #32
 80031ae:	e004      	b.n	80031ba <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80031b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031b4:	fab3 f383 	clz	r3, r3
 80031b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d106      	bne.n	80031cc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2200      	movs	r2, #0
 80031c4:	2101      	movs	r1, #1
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7fe fe78 	bl	8001ebc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2102      	movs	r1, #2
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7fe fe5c 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 80031d8:	4603      	mov	r3, r0
 80031da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d10a      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x2e8>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	2102      	movs	r1, #2
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7fe fe51 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 80031ee:	4603      	mov	r3, r0
 80031f0:	0e9b      	lsrs	r3, r3, #26
 80031f2:	f003 021f 	and.w	r2, r3, #31
 80031f6:	e01e      	b.n	8003236 <HAL_ADC_ConfigChannel+0x326>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2102      	movs	r1, #2
 80031fe:	4618      	mov	r0, r3
 8003200:	f7fe fe46 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 8003204:	4603      	mov	r3, r0
 8003206:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800320e:	fa93 f3a3 	rbit	r3, r3
 8003212:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003216:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800321a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800321e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003226:	2320      	movs	r3, #32
 8003228:	e004      	b.n	8003234 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800322a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800322e:	fab3 f383 	clz	r3, r3
 8003232:	b2db      	uxtb	r3, r3
 8003234:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800323e:	2b00      	cmp	r3, #0
 8003240:	d105      	bne.n	800324e <HAL_ADC_ConfigChannel+0x33e>
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	0e9b      	lsrs	r3, r3, #26
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	e016      	b.n	800327c <HAL_ADC_ConfigChannel+0x36c>
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003256:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800325a:	fa93 f3a3 	rbit	r3, r3
 800325e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003260:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003262:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003266:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800326e:	2320      	movs	r3, #32
 8003270:	e004      	b.n	800327c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003272:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003276:	fab3 f383 	clz	r3, r3
 800327a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800327c:	429a      	cmp	r2, r3
 800327e:	d106      	bne.n	800328e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2200      	movs	r2, #0
 8003286:	2102      	movs	r1, #2
 8003288:	4618      	mov	r0, r3
 800328a:	f7fe fe17 	bl	8001ebc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2103      	movs	r1, #3
 8003294:	4618      	mov	r0, r3
 8003296:	f7fe fdfb 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 800329a:	4603      	mov	r3, r0
 800329c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10a      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x3aa>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	2103      	movs	r1, #3
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7fe fdf0 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 80032b0:	4603      	mov	r3, r0
 80032b2:	0e9b      	lsrs	r3, r3, #26
 80032b4:	f003 021f 	and.w	r2, r3, #31
 80032b8:	e017      	b.n	80032ea <HAL_ADC_ConfigChannel+0x3da>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2103      	movs	r1, #3
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7fe fde5 	bl	8001e90 <LL_ADC_GetOffsetChannel>
 80032c6:	4603      	mov	r3, r0
 80032c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80032cc:	fa93 f3a3 	rbit	r3, r3
 80032d0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80032d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80032d4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80032d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80032dc:	2320      	movs	r3, #32
 80032de:	e003      	b.n	80032e8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80032e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032e2:	fab3 f383 	clz	r3, r3
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d105      	bne.n	8003302 <HAL_ADC_ConfigChannel+0x3f2>
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	0e9b      	lsrs	r3, r3, #26
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	e011      	b.n	8003326 <HAL_ADC_ConfigChannel+0x416>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003308:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800330a:	fa93 f3a3 	rbit	r3, r3
 800330e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003310:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003312:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003314:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800331a:	2320      	movs	r3, #32
 800331c:	e003      	b.n	8003326 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800331e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003320:	fab3 f383 	clz	r3, r3
 8003324:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003326:	429a      	cmp	r2, r3
 8003328:	d106      	bne.n	8003338 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2200      	movs	r2, #0
 8003330:	2103      	movs	r1, #3
 8003332:	4618      	mov	r0, r3
 8003334:	f7fe fdc2 	bl	8001ebc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4618      	mov	r0, r3
 800333e:	f7fe ff55 	bl	80021ec <LL_ADC_IsEnabled>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	f040 813d 	bne.w	80035c4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6818      	ldr	r0, [r3, #0]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	6819      	ldr	r1, [r3, #0]
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	461a      	mov	r2, r3
 8003358:	f7fe fe92 	bl	8002080 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	4aa2      	ldr	r2, [pc, #648]	@ (80035ec <HAL_ADC_ConfigChannel+0x6dc>)
 8003362:	4293      	cmp	r3, r2
 8003364:	f040 812e 	bne.w	80035c4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10b      	bne.n	8003390 <HAL_ADC_ConfigChannel+0x480>
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	0e9b      	lsrs	r3, r3, #26
 800337e:	3301      	adds	r3, #1
 8003380:	f003 031f 	and.w	r3, r3, #31
 8003384:	2b09      	cmp	r3, #9
 8003386:	bf94      	ite	ls
 8003388:	2301      	movls	r3, #1
 800338a:	2300      	movhi	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	e019      	b.n	80033c4 <HAL_ADC_ConfigChannel+0x4b4>
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003396:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003398:	fa93 f3a3 	rbit	r3, r3
 800339c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800339e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033a0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80033a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d101      	bne.n	80033ac <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80033a8:	2320      	movs	r3, #32
 80033aa:	e003      	b.n	80033b4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80033ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033ae:	fab3 f383 	clz	r3, r3
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	3301      	adds	r3, #1
 80033b6:	f003 031f 	and.w	r3, r3, #31
 80033ba:	2b09      	cmp	r3, #9
 80033bc:	bf94      	ite	ls
 80033be:	2301      	movls	r3, #1
 80033c0:	2300      	movhi	r3, #0
 80033c2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d079      	beq.n	80034bc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d107      	bne.n	80033e4 <HAL_ADC_ConfigChannel+0x4d4>
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	0e9b      	lsrs	r3, r3, #26
 80033da:	3301      	adds	r3, #1
 80033dc:	069b      	lsls	r3, r3, #26
 80033de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033e2:	e015      	b.n	8003410 <HAL_ADC_ConfigChannel+0x500>
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80033ec:	fa93 f3a3 	rbit	r3, r3
 80033f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80033f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033f4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80033f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80033fc:	2320      	movs	r3, #32
 80033fe:	e003      	b.n	8003408 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003400:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003402:	fab3 f383 	clz	r3, r3
 8003406:	b2db      	uxtb	r3, r3
 8003408:	3301      	adds	r3, #1
 800340a:	069b      	lsls	r3, r3, #26
 800340c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003418:	2b00      	cmp	r3, #0
 800341a:	d109      	bne.n	8003430 <HAL_ADC_ConfigChannel+0x520>
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	0e9b      	lsrs	r3, r3, #26
 8003422:	3301      	adds	r3, #1
 8003424:	f003 031f 	and.w	r3, r3, #31
 8003428:	2101      	movs	r1, #1
 800342a:	fa01 f303 	lsl.w	r3, r1, r3
 800342e:	e017      	b.n	8003460 <HAL_ADC_ConfigChannel+0x550>
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003436:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003438:	fa93 f3a3 	rbit	r3, r3
 800343c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800343e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003440:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003442:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003448:	2320      	movs	r3, #32
 800344a:	e003      	b.n	8003454 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800344c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800344e:	fab3 f383 	clz	r3, r3
 8003452:	b2db      	uxtb	r3, r3
 8003454:	3301      	adds	r3, #1
 8003456:	f003 031f 	and.w	r3, r3, #31
 800345a:	2101      	movs	r1, #1
 800345c:	fa01 f303 	lsl.w	r3, r1, r3
 8003460:	ea42 0103 	orr.w	r1, r2, r3
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800346c:	2b00      	cmp	r3, #0
 800346e:	d10a      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x576>
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	0e9b      	lsrs	r3, r3, #26
 8003476:	3301      	adds	r3, #1
 8003478:	f003 021f 	and.w	r2, r3, #31
 800347c:	4613      	mov	r3, r2
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	4413      	add	r3, r2
 8003482:	051b      	lsls	r3, r3, #20
 8003484:	e018      	b.n	80034b8 <HAL_ADC_ConfigChannel+0x5a8>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800348e:	fa93 f3a3 	rbit	r3, r3
 8003492:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003496:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800349e:	2320      	movs	r3, #32
 80034a0:	e003      	b.n	80034aa <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80034a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034a4:	fab3 f383 	clz	r3, r3
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	3301      	adds	r3, #1
 80034ac:	f003 021f 	and.w	r2, r3, #31
 80034b0:	4613      	mov	r3, r2
 80034b2:	005b      	lsls	r3, r3, #1
 80034b4:	4413      	add	r3, r2
 80034b6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034b8:	430b      	orrs	r3, r1
 80034ba:	e07e      	b.n	80035ba <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d107      	bne.n	80034d8 <HAL_ADC_ConfigChannel+0x5c8>
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	0e9b      	lsrs	r3, r3, #26
 80034ce:	3301      	adds	r3, #1
 80034d0:	069b      	lsls	r3, r3, #26
 80034d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80034d6:	e015      	b.n	8003504 <HAL_ADC_ConfigChannel+0x5f4>
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034e0:	fa93 f3a3 	rbit	r3, r3
 80034e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80034e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80034ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80034f0:	2320      	movs	r3, #32
 80034f2:	e003      	b.n	80034fc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80034f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034f6:	fab3 f383 	clz	r3, r3
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	3301      	adds	r3, #1
 80034fe:	069b      	lsls	r3, r3, #26
 8003500:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800350c:	2b00      	cmp	r3, #0
 800350e:	d109      	bne.n	8003524 <HAL_ADC_ConfigChannel+0x614>
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	0e9b      	lsrs	r3, r3, #26
 8003516:	3301      	adds	r3, #1
 8003518:	f003 031f 	and.w	r3, r3, #31
 800351c:	2101      	movs	r1, #1
 800351e:	fa01 f303 	lsl.w	r3, r1, r3
 8003522:	e017      	b.n	8003554 <HAL_ADC_ConfigChannel+0x644>
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352a:	6a3b      	ldr	r3, [r7, #32]
 800352c:	fa93 f3a3 	rbit	r3, r3
 8003530:	61fb      	str	r3, [r7, #28]
  return result;
 8003532:	69fb      	ldr	r3, [r7, #28]
 8003534:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003538:	2b00      	cmp	r3, #0
 800353a:	d101      	bne.n	8003540 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800353c:	2320      	movs	r3, #32
 800353e:	e003      	b.n	8003548 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003542:	fab3 f383 	clz	r3, r3
 8003546:	b2db      	uxtb	r3, r3
 8003548:	3301      	adds	r3, #1
 800354a:	f003 031f 	and.w	r3, r3, #31
 800354e:	2101      	movs	r1, #1
 8003550:	fa01 f303 	lsl.w	r3, r1, r3
 8003554:	ea42 0103 	orr.w	r1, r2, r3
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003560:	2b00      	cmp	r3, #0
 8003562:	d10d      	bne.n	8003580 <HAL_ADC_ConfigChannel+0x670>
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	0e9b      	lsrs	r3, r3, #26
 800356a:	3301      	adds	r3, #1
 800356c:	f003 021f 	and.w	r2, r3, #31
 8003570:	4613      	mov	r3, r2
 8003572:	005b      	lsls	r3, r3, #1
 8003574:	4413      	add	r3, r2
 8003576:	3b1e      	subs	r3, #30
 8003578:	051b      	lsls	r3, r3, #20
 800357a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800357e:	e01b      	b.n	80035b8 <HAL_ADC_ConfigChannel+0x6a8>
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	fa93 f3a3 	rbit	r3, r3
 800358c:	613b      	str	r3, [r7, #16]
  return result;
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d101      	bne.n	800359c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003598:	2320      	movs	r3, #32
 800359a:	e003      	b.n	80035a4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	fab3 f383 	clz	r3, r3
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	3301      	adds	r3, #1
 80035a6:	f003 021f 	and.w	r2, r3, #31
 80035aa:	4613      	mov	r3, r2
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	4413      	add	r3, r2
 80035b0:	3b1e      	subs	r3, #30
 80035b2:	051b      	lsls	r3, r3, #20
 80035b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035b8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80035be:	4619      	mov	r1, r3
 80035c0:	f7fe fd32 	bl	8002028 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	4b09      	ldr	r3, [pc, #36]	@ (80035f0 <HAL_ADC_ConfigChannel+0x6e0>)
 80035ca:	4013      	ands	r3, r2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f000 80be 	beq.w	800374e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035da:	d004      	beq.n	80035e6 <HAL_ADC_ConfigChannel+0x6d6>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4a04      	ldr	r2, [pc, #16]	@ (80035f4 <HAL_ADC_ConfigChannel+0x6e4>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d10a      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x6ec>
 80035e6:	4b04      	ldr	r3, [pc, #16]	@ (80035f8 <HAL_ADC_ConfigChannel+0x6e8>)
 80035e8:	e009      	b.n	80035fe <HAL_ADC_ConfigChannel+0x6ee>
 80035ea:	bf00      	nop
 80035ec:	407f0000 	.word	0x407f0000
 80035f0:	80080000 	.word	0x80080000
 80035f4:	50000100 	.word	0x50000100
 80035f8:	50000300 	.word	0x50000300
 80035fc:	4b59      	ldr	r3, [pc, #356]	@ (8003764 <HAL_ADC_ConfigChannel+0x854>)
 80035fe:	4618      	mov	r0, r3
 8003600:	f7fe fc14 	bl	8001e2c <LL_ADC_GetCommonPathInternalCh>
 8003604:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a56      	ldr	r2, [pc, #344]	@ (8003768 <HAL_ADC_ConfigChannel+0x858>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d004      	beq.n	800361c <HAL_ADC_ConfigChannel+0x70c>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a55      	ldr	r2, [pc, #340]	@ (800376c <HAL_ADC_ConfigChannel+0x85c>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d13a      	bne.n	8003692 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800361c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003620:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d134      	bne.n	8003692 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003630:	d005      	beq.n	800363e <HAL_ADC_ConfigChannel+0x72e>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a4e      	ldr	r2, [pc, #312]	@ (8003770 <HAL_ADC_ConfigChannel+0x860>)
 8003638:	4293      	cmp	r3, r2
 800363a:	f040 8085 	bne.w	8003748 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003646:	d004      	beq.n	8003652 <HAL_ADC_ConfigChannel+0x742>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a49      	ldr	r2, [pc, #292]	@ (8003774 <HAL_ADC_ConfigChannel+0x864>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d101      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x746>
 8003652:	4a49      	ldr	r2, [pc, #292]	@ (8003778 <HAL_ADC_ConfigChannel+0x868>)
 8003654:	e000      	b.n	8003658 <HAL_ADC_ConfigChannel+0x748>
 8003656:	4a43      	ldr	r2, [pc, #268]	@ (8003764 <HAL_ADC_ConfigChannel+0x854>)
 8003658:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800365c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003660:	4619      	mov	r1, r3
 8003662:	4610      	mov	r0, r2
 8003664:	f7fe fbcf 	bl	8001e06 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003668:	4b44      	ldr	r3, [pc, #272]	@ (800377c <HAL_ADC_ConfigChannel+0x86c>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	099b      	lsrs	r3, r3, #6
 800366e:	4a44      	ldr	r2, [pc, #272]	@ (8003780 <HAL_ADC_ConfigChannel+0x870>)
 8003670:	fba2 2303 	umull	r2, r3, r2, r3
 8003674:	099b      	lsrs	r3, r3, #6
 8003676:	1c5a      	adds	r2, r3, #1
 8003678:	4613      	mov	r3, r2
 800367a:	005b      	lsls	r3, r3, #1
 800367c:	4413      	add	r3, r2
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003682:	e002      	b.n	800368a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	3b01      	subs	r3, #1
 8003688:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1f9      	bne.n	8003684 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003690:	e05a      	b.n	8003748 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a3b      	ldr	r2, [pc, #236]	@ (8003784 <HAL_ADC_ConfigChannel+0x874>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d125      	bne.n	80036e8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800369c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036a0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d11f      	bne.n	80036e8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a31      	ldr	r2, [pc, #196]	@ (8003774 <HAL_ADC_ConfigChannel+0x864>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d104      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x7ac>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a34      	ldr	r2, [pc, #208]	@ (8003788 <HAL_ADC_ConfigChannel+0x878>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d047      	beq.n	800374c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036c4:	d004      	beq.n	80036d0 <HAL_ADC_ConfigChannel+0x7c0>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a2a      	ldr	r2, [pc, #168]	@ (8003774 <HAL_ADC_ConfigChannel+0x864>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d101      	bne.n	80036d4 <HAL_ADC_ConfigChannel+0x7c4>
 80036d0:	4a29      	ldr	r2, [pc, #164]	@ (8003778 <HAL_ADC_ConfigChannel+0x868>)
 80036d2:	e000      	b.n	80036d6 <HAL_ADC_ConfigChannel+0x7c6>
 80036d4:	4a23      	ldr	r2, [pc, #140]	@ (8003764 <HAL_ADC_ConfigChannel+0x854>)
 80036d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036de:	4619      	mov	r1, r3
 80036e0:	4610      	mov	r0, r2
 80036e2:	f7fe fb90 	bl	8001e06 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80036e6:	e031      	b.n	800374c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a27      	ldr	r2, [pc, #156]	@ (800378c <HAL_ADC_ConfigChannel+0x87c>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d12d      	bne.n	800374e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80036f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80036f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d127      	bne.n	800374e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a1c      	ldr	r2, [pc, #112]	@ (8003774 <HAL_ADC_ConfigChannel+0x864>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d022      	beq.n	800374e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003710:	d004      	beq.n	800371c <HAL_ADC_ConfigChannel+0x80c>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a17      	ldr	r2, [pc, #92]	@ (8003774 <HAL_ADC_ConfigChannel+0x864>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d101      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x810>
 800371c:	4a16      	ldr	r2, [pc, #88]	@ (8003778 <HAL_ADC_ConfigChannel+0x868>)
 800371e:	e000      	b.n	8003722 <HAL_ADC_ConfigChannel+0x812>
 8003720:	4a10      	ldr	r2, [pc, #64]	@ (8003764 <HAL_ADC_ConfigChannel+0x854>)
 8003722:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003726:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800372a:	4619      	mov	r1, r3
 800372c:	4610      	mov	r0, r2
 800372e:	f7fe fb6a 	bl	8001e06 <LL_ADC_SetCommonPathInternalCh>
 8003732:	e00c      	b.n	800374e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003738:	f043 0220 	orr.w	r2, r3, #32
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003746:	e002      	b.n	800374e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003748:	bf00      	nop
 800374a:	e000      	b.n	800374e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800374c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003756:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800375a:	4618      	mov	r0, r3
 800375c:	37d8      	adds	r7, #216	@ 0xd8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	50000700 	.word	0x50000700
 8003768:	c3210000 	.word	0xc3210000
 800376c:	90c00010 	.word	0x90c00010
 8003770:	50000600 	.word	0x50000600
 8003774:	50000100 	.word	0x50000100
 8003778:	50000300 	.word	0x50000300
 800377c:	20000008 	.word	0x20000008
 8003780:	053e2d63 	.word	0x053e2d63
 8003784:	c7520000 	.word	0xc7520000
 8003788:	50000500 	.word	0x50000500
 800378c:	cb840000 	.word	0xcb840000

08003790 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003798:	2300      	movs	r3, #0
 800379a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7fe fd23 	bl	80021ec <LL_ADC_IsEnabled>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d176      	bne.n	800389a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689a      	ldr	r2, [r3, #8]
 80037b2:	4b3c      	ldr	r3, [pc, #240]	@ (80038a4 <ADC_Enable+0x114>)
 80037b4:	4013      	ands	r3, r2
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00d      	beq.n	80037d6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037be:	f043 0210 	orr.w	r2, r3, #16
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037ca:	f043 0201 	orr.w	r2, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80037d2:	2301      	movs	r3, #1
 80037d4:	e062      	b.n	800389c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4618      	mov	r0, r3
 80037dc:	f7fe fcde 	bl	800219c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037e8:	d004      	beq.n	80037f4 <ADC_Enable+0x64>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a2e      	ldr	r2, [pc, #184]	@ (80038a8 <ADC_Enable+0x118>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d101      	bne.n	80037f8 <ADC_Enable+0x68>
 80037f4:	4b2d      	ldr	r3, [pc, #180]	@ (80038ac <ADC_Enable+0x11c>)
 80037f6:	e000      	b.n	80037fa <ADC_Enable+0x6a>
 80037f8:	4b2d      	ldr	r3, [pc, #180]	@ (80038b0 <ADC_Enable+0x120>)
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7fe fb16 	bl	8001e2c <LL_ADC_GetCommonPathInternalCh>
 8003800:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003802:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003806:	2b00      	cmp	r3, #0
 8003808:	d013      	beq.n	8003832 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800380a:	4b2a      	ldr	r3, [pc, #168]	@ (80038b4 <ADC_Enable+0x124>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	099b      	lsrs	r3, r3, #6
 8003810:	4a29      	ldr	r2, [pc, #164]	@ (80038b8 <ADC_Enable+0x128>)
 8003812:	fba2 2303 	umull	r2, r3, r2, r3
 8003816:	099b      	lsrs	r3, r3, #6
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	4613      	mov	r3, r2
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	4413      	add	r3, r2
 8003820:	009b      	lsls	r3, r3, #2
 8003822:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003824:	e002      	b.n	800382c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	3b01      	subs	r3, #1
 800382a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d1f9      	bne.n	8003826 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003832:	f7fe faa7 	bl	8001d84 <HAL_GetTick>
 8003836:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003838:	e028      	b.n	800388c <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f7fe fcd4 	bl	80021ec <LL_ADC_IsEnabled>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d104      	bne.n	8003854 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4618      	mov	r0, r3
 8003850:	f7fe fca4 	bl	800219c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003854:	f7fe fa96 	bl	8001d84 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b02      	cmp	r3, #2
 8003860:	d914      	bls.n	800388c <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0301 	and.w	r3, r3, #1
 800386c:	2b01      	cmp	r3, #1
 800386e:	d00d      	beq.n	800388c <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003874:	f043 0210 	orr.w	r2, r3, #16
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003880:	f043 0201 	orr.w	r2, r3, #1
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e007      	b.n	800389c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b01      	cmp	r3, #1
 8003898:	d1cf      	bne.n	800383a <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	8000003f 	.word	0x8000003f
 80038a8:	50000100 	.word	0x50000100
 80038ac:	50000300 	.word	0x50000300
 80038b0:	50000700 	.word	0x50000700
 80038b4:	20000008 	.word	0x20000008
 80038b8:	053e2d63 	.word	0x053e2d63

080038bc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7fe fca2 	bl	8002212 <LL_ADC_IsDisableOngoing>
 80038ce:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fe fc89 	bl	80021ec <LL_ADC_IsEnabled>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d047      	beq.n	8003970 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d144      	bne.n	8003970 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	f003 030d 	and.w	r3, r3, #13
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d10c      	bne.n	800390e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7fe fc63 	bl	80021c4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	2203      	movs	r2, #3
 8003904:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003906:	f7fe fa3d 	bl	8001d84 <HAL_GetTick>
 800390a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800390c:	e029      	b.n	8003962 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003912:	f043 0210 	orr.w	r2, r3, #16
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800391e:	f043 0201 	orr.w	r2, r3, #1
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e023      	b.n	8003972 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800392a:	f7fe fa2b 	bl	8001d84 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	2b02      	cmp	r3, #2
 8003936:	d914      	bls.n	8003962 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00d      	beq.n	8003962 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800394a:	f043 0210 	orr.w	r2, r3, #16
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003956:	f043 0201 	orr.w	r2, r3, #1
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e007      	b.n	8003972 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689b      	ldr	r3, [r3, #8]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d1dc      	bne.n	800392a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}

0800397a <LL_ADC_StartCalibration>:
{
 800397a:	b480      	push	{r7}
 800397c:	b083      	sub	sp, #12
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
 8003982:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800398c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003996:	4313      	orrs	r3, r2
 8003998:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	609a      	str	r2, [r3, #8]
}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <LL_ADC_IsCalibrationOnGoing>:
{
 80039ac:	b480      	push	{r7}
 80039ae:	b083      	sub	sp, #12
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80039bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80039c0:	d101      	bne.n	80039c6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80039c2:	2301      	movs	r3, #1
 80039c4:	e000      	b.n	80039c8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	370c      	adds	r7, #12
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr

080039d4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80039de:	2300      	movs	r3, #0
 80039e0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d101      	bne.n	80039f0 <HAL_ADCEx_Calibration_Start+0x1c>
 80039ec:	2302      	movs	r3, #2
 80039ee:	e04d      	b.n	8003a8c <HAL_ADCEx_Calibration_Start+0xb8>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2201      	movs	r2, #1
 80039f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f7ff ff5f 	bl	80038bc <ADC_Disable>
 80039fe:	4603      	mov	r3, r0
 8003a00:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d136      	bne.n	8003a76 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a0c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003a10:	f023 0302 	bic.w	r3, r3, #2
 8003a14:	f043 0202 	orr.w	r2, r3, #2
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6839      	ldr	r1, [r7, #0]
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7ff ffa9 	bl	800397a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003a28:	e014      	b.n	8003a54 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	4a18      	ldr	r2, [pc, #96]	@ (8003a94 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d90d      	bls.n	8003a54 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a3c:	f023 0312 	bic.w	r3, r3, #18
 8003a40:	f043 0210 	orr.w	r2, r3, #16
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e01b      	b.n	8003a8c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff ffa7 	bl	80039ac <LL_ADC_IsCalibrationOnGoing>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1e2      	bne.n	8003a2a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a68:	f023 0303 	bic.w	r3, r3, #3
 8003a6c:	f043 0201 	orr.w	r2, r3, #1
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a74:	e005      	b.n	8003a82 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a7a:	f043 0210 	orr.w	r2, r3, #16
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3710      	adds	r7, #16
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	0004de01 	.word	0x0004de01

08003a98 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003aa0:	bf00      	nop
 8003aa2:	370c      	adds	r7, #12
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr

08003aac <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003ab4:	bf00      	nop
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003adc:	bf00      	nop
 8003ade:	370c      	adds	r7, #12
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr

08003ae8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003b04:	4b05      	ldr	r3, [pc, #20]	@ (8003b1c <LL_EXTI_EnableIT_0_31+0x20>)
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	4904      	ldr	r1, [pc, #16]	@ (8003b1c <LL_EXTI_EnableIT_0_31+0x20>)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	600b      	str	r3, [r1, #0]
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr
 8003b1c:	40010400 	.word	0x40010400

08003b20 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b083      	sub	sp, #12
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003b28:	4b05      	ldr	r3, [pc, #20]	@ (8003b40 <LL_EXTI_EnableIT_32_63+0x20>)
 8003b2a:	6a1a      	ldr	r2, [r3, #32]
 8003b2c:	4904      	ldr	r1, [pc, #16]	@ (8003b40 <LL_EXTI_EnableIT_32_63+0x20>)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	620b      	str	r3, [r1, #32]
}
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr
 8003b40:	40010400 	.word	0x40010400

08003b44 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003b4c:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <LL_EXTI_DisableIT_0_31+0x24>)
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	43db      	mvns	r3, r3
 8003b54:	4904      	ldr	r1, [pc, #16]	@ (8003b68 <LL_EXTI_DisableIT_0_31+0x24>)
 8003b56:	4013      	ands	r3, r2
 8003b58:	600b      	str	r3, [r1, #0]
}
 8003b5a:	bf00      	nop
 8003b5c:	370c      	adds	r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	40010400 	.word	0x40010400

08003b6c <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003b74:	4b06      	ldr	r3, [pc, #24]	@ (8003b90 <LL_EXTI_DisableIT_32_63+0x24>)
 8003b76:	6a1a      	ldr	r2, [r3, #32]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	43db      	mvns	r3, r3
 8003b7c:	4904      	ldr	r1, [pc, #16]	@ (8003b90 <LL_EXTI_DisableIT_32_63+0x24>)
 8003b7e:	4013      	ands	r3, r2
 8003b80:	620b      	str	r3, [r1, #32]
}
 8003b82:	bf00      	nop
 8003b84:	370c      	adds	r7, #12
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	40010400 	.word	0x40010400

08003b94 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b083      	sub	sp, #12
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003b9c:	4b05      	ldr	r3, [pc, #20]	@ (8003bb4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	4904      	ldr	r1, [pc, #16]	@ (8003bb4 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	604b      	str	r3, [r1, #4]

}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	40010400 	.word	0x40010400

08003bb8 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003bc0:	4b05      	ldr	r3, [pc, #20]	@ (8003bd8 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003bc2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bc4:	4904      	ldr	r1, [pc, #16]	@ (8003bd8 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	40010400 	.word	0x40010400

08003bdc <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003be4:	4b06      	ldr	r3, [pc, #24]	@ (8003c00 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003be6:	685a      	ldr	r2, [r3, #4]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	43db      	mvns	r3, r3
 8003bec:	4904      	ldr	r1, [pc, #16]	@ (8003c00 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003bee:	4013      	ands	r3, r2
 8003bf0:	604b      	str	r3, [r1, #4]
}
 8003bf2:	bf00      	nop
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	40010400 	.word	0x40010400

08003c04 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8003c0c:	4b06      	ldr	r3, [pc, #24]	@ (8003c28 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003c0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	43db      	mvns	r3, r3
 8003c14:	4904      	ldr	r1, [pc, #16]	@ (8003c28 <LL_EXTI_DisableEvent_32_63+0x24>)
 8003c16:	4013      	ands	r3, r2
 8003c18:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	40010400 	.word	0x40010400

08003c2c <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003c34:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003c36:	689a      	ldr	r2, [r3, #8]
 8003c38:	4904      	ldr	r1, [pc, #16]	@ (8003c4c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	608b      	str	r3, [r1, #8]

}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	40010400 	.word	0x40010400

08003c50 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8003c58:	4b05      	ldr	r3, [pc, #20]	@ (8003c70 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003c5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003c5c:	4904      	ldr	r1, [pc, #16]	@ (8003c70 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	40010400 	.word	0x40010400

08003c74 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b083      	sub	sp, #12
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003c7c:	4b06      	ldr	r3, [pc, #24]	@ (8003c98 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	43db      	mvns	r3, r3
 8003c84:	4904      	ldr	r1, [pc, #16]	@ (8003c98 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003c86:	4013      	ands	r3, r2
 8003c88:	608b      	str	r3, [r1, #8]

}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	40010400 	.word	0x40010400

08003c9c <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003ca4:	4b06      	ldr	r3, [pc, #24]	@ (8003cc0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003ca6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	43db      	mvns	r3, r3
 8003cac:	4904      	ldr	r1, [pc, #16]	@ (8003cc0 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003cae:	4013      	ands	r3, r2
 8003cb0:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003cb2:	bf00      	nop
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
 8003cbe:	bf00      	nop
 8003cc0:	40010400 	.word	0x40010400

08003cc4 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003ccc:	4b05      	ldr	r3, [pc, #20]	@ (8003ce4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003cce:	68da      	ldr	r2, [r3, #12]
 8003cd0:	4904      	ldr	r1, [pc, #16]	@ (8003ce4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	60cb      	str	r3, [r1, #12]
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr
 8003ce4:	40010400 	.word	0x40010400

08003ce8 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003cf0:	4b05      	ldr	r3, [pc, #20]	@ (8003d08 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf4:	4904      	ldr	r1, [pc, #16]	@ (8003d08 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr
 8003d08:	40010400 	.word	0x40010400

08003d0c <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003d14:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003d16:	68da      	ldr	r2, [r3, #12]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	43db      	mvns	r3, r3
 8003d1c:	4904      	ldr	r1, [pc, #16]	@ (8003d30 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003d1e:	4013      	ands	r3, r2
 8003d20:	60cb      	str	r3, [r1, #12]
}
 8003d22:	bf00      	nop
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	40010400 	.word	0x40010400

08003d34 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8003d3c:	4b06      	ldr	r3, [pc, #24]	@ (8003d58 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003d3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	43db      	mvns	r3, r3
 8003d44:	4904      	ldr	r1, [pc, #16]	@ (8003d58 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8003d46:	4013      	ands	r3, r2
 8003d48:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8003d4a:	bf00      	nop
 8003d4c:	370c      	adds	r7, #12
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	40010400 	.word	0x40010400

08003d5c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003d64:	4a04      	ldr	r2, [pc, #16]	@ (8003d78 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6153      	str	r3, [r2, #20]
}
 8003d6a:	bf00      	nop
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop
 8003d78:	40010400 	.word	0x40010400

08003d7c <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 8003d84:	4a04      	ldr	r2, [pc, #16]	@ (8003d98 <LL_EXTI_ClearFlag_32_63+0x1c>)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8003d8a:	bf00      	nop
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr
 8003d96:	bf00      	nop
 8003d98:	40010400 	.word	0x40010400

08003d9c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b088      	sub	sp, #32
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003da4:	2300      	movs	r3, #0
 8003da6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003da8:	2300      	movs	r3, #0
 8003daa:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d102      	bne.n	8003db8 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	77fb      	strb	r3, [r7, #31]
 8003db6:	e181      	b.n	80040bc <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003dc2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003dc6:	d102      	bne.n	8003dce <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	77fb      	strb	r3, [r7, #31]
 8003dcc:	e176      	b.n	80040bc <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	7f5b      	ldrb	r3, [r3, #29]
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d108      	bne.n	8003dea <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003de4:	6878      	ldr	r0, [r7, #4]
 8003de6:	f7fd fc99 	bl	800171c <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003df4:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	695b      	ldr	r3, [r3, #20]
 8003e04:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	68db      	ldr	r3, [r3, #12]
 8003e0a:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003e10:	4313      	orrs	r3, r2
 8003e12:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	4b90      	ldr	r3, [pc, #576]	@ (800405c <HAL_COMP_Init+0x2c0>)
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	687a      	ldr	r2, [r7, #4]
 8003e20:	6812      	ldr	r2, [r2, #0]
 8003e22:	6979      	ldr	r1, [r7, #20]
 8003e24:	430b      	orrs	r3, r1
 8003e26:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d016      	beq.n	8003e64 <HAL_COMP_Init+0xc8>
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d113      	bne.n	8003e64 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e3c:	4b88      	ldr	r3, [pc, #544]	@ (8004060 <HAL_COMP_Init+0x2c4>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	099b      	lsrs	r3, r3, #6
 8003e42:	4a88      	ldr	r2, [pc, #544]	@ (8004064 <HAL_COMP_Init+0x2c8>)
 8003e44:	fba2 2303 	umull	r2, r3, r2, r3
 8003e48:	099b      	lsrs	r3, r3, #6
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	4413      	add	r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003e56:	e002      	b.n	8003e5e <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1f9      	bne.n	8003e58 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a7f      	ldr	r2, [pc, #508]	@ (8004068 <HAL_COMP_Init+0x2cc>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d028      	beq.n	8003ec0 <HAL_COMP_Init+0x124>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a7e      	ldr	r2, [pc, #504]	@ (800406c <HAL_COMP_Init+0x2d0>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d020      	beq.n	8003eba <HAL_COMP_Init+0x11e>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a7c      	ldr	r2, [pc, #496]	@ (8004070 <HAL_COMP_Init+0x2d4>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d018      	beq.n	8003eb4 <HAL_COMP_Init+0x118>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a7b      	ldr	r2, [pc, #492]	@ (8004074 <HAL_COMP_Init+0x2d8>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d010      	beq.n	8003eae <HAL_COMP_Init+0x112>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a79      	ldr	r2, [pc, #484]	@ (8004078 <HAL_COMP_Init+0x2dc>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d008      	beq.n	8003ea8 <HAL_COMP_Init+0x10c>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a78      	ldr	r2, [pc, #480]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d101      	bne.n	8003ea4 <HAL_COMP_Init+0x108>
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e00f      	b.n	8003ec4 <HAL_COMP_Init+0x128>
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	e00d      	b.n	8003ec4 <HAL_COMP_Init+0x128>
 8003ea8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003eac:	e00a      	b.n	8003ec4 <HAL_COMP_Init+0x128>
 8003eae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003eb2:	e007      	b.n	8003ec4 <HAL_COMP_Init+0x128>
 8003eb4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003eb8:	e004      	b.n	8003ec4 <HAL_COMP_Init+0x128>
 8003eba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003ebe:	e001      	b.n	8003ec4 <HAL_COMP_Init+0x128>
 8003ec0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003ec4:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	f003 0303 	and.w	r3, r3, #3
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f000 80b6 	beq.w	8004040 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d011      	beq.n	8003f04 <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a65      	ldr	r2, [pc, #404]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d004      	beq.n	8003ef4 <HAL_COMP_Init+0x158>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a64      	ldr	r2, [pc, #400]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d103      	bne.n	8003efc <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8003ef4:	6938      	ldr	r0, [r7, #16]
 8003ef6:	f7ff feab 	bl	8003c50 <LL_EXTI_EnableRisingTrig_32_63>
 8003efa:	e014      	b.n	8003f26 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003efc:	6938      	ldr	r0, [r7, #16]
 8003efe:	f7ff fe95 	bl	8003c2c <LL_EXTI_EnableRisingTrig_0_31>
 8003f02:	e010      	b.n	8003f26 <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a5c      	ldr	r2, [pc, #368]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d004      	beq.n	8003f18 <HAL_COMP_Init+0x17c>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a5b      	ldr	r2, [pc, #364]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d103      	bne.n	8003f20 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8003f18:	6938      	ldr	r0, [r7, #16]
 8003f1a:	f7ff febf 	bl	8003c9c <LL_EXTI_DisableRisingTrig_32_63>
 8003f1e:	e002      	b.n	8003f26 <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003f20:	6938      	ldr	r0, [r7, #16]
 8003f22:	f7ff fea7 	bl	8003c74 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699b      	ldr	r3, [r3, #24]
 8003f2a:	f003 0320 	and.w	r3, r3, #32
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d011      	beq.n	8003f56 <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a51      	ldr	r2, [pc, #324]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d004      	beq.n	8003f46 <HAL_COMP_Init+0x1aa>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4a4f      	ldr	r2, [pc, #316]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d103      	bne.n	8003f4e <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8003f46:	6938      	ldr	r0, [r7, #16]
 8003f48:	f7ff fece 	bl	8003ce8 <LL_EXTI_EnableFallingTrig_32_63>
 8003f4c:	e014      	b.n	8003f78 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003f4e:	6938      	ldr	r0, [r7, #16]
 8003f50:	f7ff feb8 	bl	8003cc4 <LL_EXTI_EnableFallingTrig_0_31>
 8003f54:	e010      	b.n	8003f78 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a48      	ldr	r2, [pc, #288]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d004      	beq.n	8003f6a <HAL_COMP_Init+0x1ce>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a46      	ldr	r2, [pc, #280]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d103      	bne.n	8003f72 <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8003f6a:	6938      	ldr	r0, [r7, #16]
 8003f6c:	f7ff fee2 	bl	8003d34 <LL_EXTI_DisableFallingTrig_32_63>
 8003f70:	e002      	b.n	8003f78 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003f72:	6938      	ldr	r0, [r7, #16]
 8003f74:	f7ff feca 	bl	8003d0c <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a3f      	ldr	r2, [pc, #252]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d004      	beq.n	8003f8c <HAL_COMP_Init+0x1f0>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a3e      	ldr	r2, [pc, #248]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d103      	bne.n	8003f94 <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8003f8c:	6938      	ldr	r0, [r7, #16]
 8003f8e:	f7ff fef5 	bl	8003d7c <LL_EXTI_ClearFlag_32_63>
 8003f92:	e002      	b.n	8003f9a <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 8003f94:	6938      	ldr	r0, [r7, #16]
 8003f96:	f7ff fee1 	bl	8003d5c <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d011      	beq.n	8003fca <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a34      	ldr	r2, [pc, #208]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d004      	beq.n	8003fba <HAL_COMP_Init+0x21e>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a32      	ldr	r2, [pc, #200]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d103      	bne.n	8003fc2 <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 8003fba:	6938      	ldr	r0, [r7, #16]
 8003fbc:	f7ff fdfc 	bl	8003bb8 <LL_EXTI_EnableEvent_32_63>
 8003fc0:	e014      	b.n	8003fec <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 8003fc2:	6938      	ldr	r0, [r7, #16]
 8003fc4:	f7ff fde6 	bl	8003b94 <LL_EXTI_EnableEvent_0_31>
 8003fc8:	e010      	b.n	8003fec <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a2b      	ldr	r2, [pc, #172]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d004      	beq.n	8003fde <HAL_COMP_Init+0x242>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a29      	ldr	r2, [pc, #164]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d103      	bne.n	8003fe6 <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8003fde:	6938      	ldr	r0, [r7, #16]
 8003fe0:	f7ff fe10 	bl	8003c04 <LL_EXTI_DisableEvent_32_63>
 8003fe4:	e002      	b.n	8003fec <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8003fe6:	6938      	ldr	r0, [r7, #16]
 8003fe8:	f7ff fdf8 	bl	8003bdc <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	f003 0301 	and.w	r3, r3, #1
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d011      	beq.n	800401c <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d004      	beq.n	800400c <HAL_COMP_Init+0x270>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4a1e      	ldr	r2, [pc, #120]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d103      	bne.n	8004014 <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800400c:	6938      	ldr	r0, [r7, #16]
 800400e:	f7ff fd87 	bl	8003b20 <LL_EXTI_EnableIT_32_63>
 8004012:	e04b      	b.n	80040ac <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8004014:	6938      	ldr	r0, [r7, #16]
 8004016:	f7ff fd71 	bl	8003afc <LL_EXTI_EnableIT_0_31>
 800401a:	e047      	b.n	80040ac <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a16      	ldr	r2, [pc, #88]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d004      	beq.n	8004030 <HAL_COMP_Init+0x294>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a15      	ldr	r2, [pc, #84]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d103      	bne.n	8004038 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8004030:	6938      	ldr	r0, [r7, #16]
 8004032:	f7ff fd9b 	bl	8003b6c <LL_EXTI_DisableIT_32_63>
 8004036:	e039      	b.n	80040ac <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8004038:	6938      	ldr	r0, [r7, #16]
 800403a:	f7ff fd83 	bl	8003b44 <LL_EXTI_DisableIT_0_31>
 800403e:	e035      	b.n	80040ac <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a0d      	ldr	r2, [pc, #52]	@ (800407c <HAL_COMP_Init+0x2e0>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d004      	beq.n	8004054 <HAL_COMP_Init+0x2b8>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a0c      	ldr	r2, [pc, #48]	@ (8004080 <HAL_COMP_Init+0x2e4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d117      	bne.n	8004084 <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8004054:	6938      	ldr	r0, [r7, #16]
 8004056:	f7ff fdd5 	bl	8003c04 <LL_EXTI_DisableEvent_32_63>
 800405a:	e016      	b.n	800408a <HAL_COMP_Init+0x2ee>
 800405c:	ff007e0f 	.word	0xff007e0f
 8004060:	20000008 	.word	0x20000008
 8004064:	053e2d63 	.word	0x053e2d63
 8004068:	40010200 	.word	0x40010200
 800406c:	40010204 	.word	0x40010204
 8004070:	40010208 	.word	0x40010208
 8004074:	4001020c 	.word	0x4001020c
 8004078:	40010210 	.word	0x40010210
 800407c:	40010214 	.word	0x40010214
 8004080:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8004084:	6938      	ldr	r0, [r7, #16]
 8004086:	f7ff fda9 	bl	8003bdc <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a0e      	ldr	r2, [pc, #56]	@ (80040c8 <HAL_COMP_Init+0x32c>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d004      	beq.n	800409e <HAL_COMP_Init+0x302>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a0c      	ldr	r2, [pc, #48]	@ (80040cc <HAL_COMP_Init+0x330>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d103      	bne.n	80040a6 <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 800409e:	6938      	ldr	r0, [r7, #16]
 80040a0:	f7ff fd64 	bl	8003b6c <LL_EXTI_DisableIT_32_63>
 80040a4:	e002      	b.n	80040ac <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80040a6:	6938      	ldr	r0, [r7, #16]
 80040a8:	f7ff fd4c 	bl	8003b44 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	7f5b      	ldrb	r3, [r3, #29]
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d102      	bne.n	80040bc <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2201      	movs	r2, #1
 80040ba:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80040bc:	7ffb      	ldrb	r3, [r7, #31]
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3720      	adds	r7, #32
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40010214 	.word	0x40010214
 80040cc:	40010218 	.word	0x40010218

080040d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b085      	sub	sp, #20
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f003 0307 	and.w	r3, r3, #7
 80040de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004114 <__NVIC_SetPriorityGrouping+0x44>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040ec:	4013      	ands	r3, r2
 80040ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80040fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004100:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004102:	4a04      	ldr	r2, [pc, #16]	@ (8004114 <__NVIC_SetPriorityGrouping+0x44>)
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	60d3      	str	r3, [r2, #12]
}
 8004108:	bf00      	nop
 800410a:	3714      	adds	r7, #20
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	e000ed00 	.word	0xe000ed00

08004118 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800411c:	4b04      	ldr	r3, [pc, #16]	@ (8004130 <__NVIC_GetPriorityGrouping+0x18>)
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	0a1b      	lsrs	r3, r3, #8
 8004122:	f003 0307 	and.w	r3, r3, #7
}
 8004126:	4618      	mov	r0, r3
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr
 8004130:	e000ed00 	.word	0xe000ed00

08004134 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
 800413a:	4603      	mov	r3, r0
 800413c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800413e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004142:	2b00      	cmp	r3, #0
 8004144:	db0b      	blt.n	800415e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004146:	79fb      	ldrb	r3, [r7, #7]
 8004148:	f003 021f 	and.w	r2, r3, #31
 800414c:	4907      	ldr	r1, [pc, #28]	@ (800416c <__NVIC_EnableIRQ+0x38>)
 800414e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004152:	095b      	lsrs	r3, r3, #5
 8004154:	2001      	movs	r0, #1
 8004156:	fa00 f202 	lsl.w	r2, r0, r2
 800415a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800415e:	bf00      	nop
 8004160:	370c      	adds	r7, #12
 8004162:	46bd      	mov	sp, r7
 8004164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	e000e100 	.word	0xe000e100

08004170 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004170:	b480      	push	{r7}
 8004172:	b083      	sub	sp, #12
 8004174:	af00      	add	r7, sp, #0
 8004176:	4603      	mov	r3, r0
 8004178:	6039      	str	r1, [r7, #0]
 800417a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800417c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004180:	2b00      	cmp	r3, #0
 8004182:	db0a      	blt.n	800419a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	b2da      	uxtb	r2, r3
 8004188:	490c      	ldr	r1, [pc, #48]	@ (80041bc <__NVIC_SetPriority+0x4c>)
 800418a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418e:	0112      	lsls	r2, r2, #4
 8004190:	b2d2      	uxtb	r2, r2
 8004192:	440b      	add	r3, r1
 8004194:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004198:	e00a      	b.n	80041b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	b2da      	uxtb	r2, r3
 800419e:	4908      	ldr	r1, [pc, #32]	@ (80041c0 <__NVIC_SetPriority+0x50>)
 80041a0:	79fb      	ldrb	r3, [r7, #7]
 80041a2:	f003 030f 	and.w	r3, r3, #15
 80041a6:	3b04      	subs	r3, #4
 80041a8:	0112      	lsls	r2, r2, #4
 80041aa:	b2d2      	uxtb	r2, r2
 80041ac:	440b      	add	r3, r1
 80041ae:	761a      	strb	r2, [r3, #24]
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr
 80041bc:	e000e100 	.word	0xe000e100
 80041c0:	e000ed00 	.word	0xe000ed00

080041c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b089      	sub	sp, #36	@ 0x24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f003 0307 	and.w	r3, r3, #7
 80041d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	f1c3 0307 	rsb	r3, r3, #7
 80041de:	2b04      	cmp	r3, #4
 80041e0:	bf28      	it	cs
 80041e2:	2304      	movcs	r3, #4
 80041e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	3304      	adds	r3, #4
 80041ea:	2b06      	cmp	r3, #6
 80041ec:	d902      	bls.n	80041f4 <NVIC_EncodePriority+0x30>
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	3b03      	subs	r3, #3
 80041f2:	e000      	b.n	80041f6 <NVIC_EncodePriority+0x32>
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041f8:	f04f 32ff 	mov.w	r2, #4294967295
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004202:	43da      	mvns	r2, r3
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	401a      	ands	r2, r3
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800420c:	f04f 31ff 	mov.w	r1, #4294967295
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	fa01 f303 	lsl.w	r3, r1, r3
 8004216:	43d9      	mvns	r1, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800421c:	4313      	orrs	r3, r2
         );
}
 800421e:	4618      	mov	r0, r3
 8004220:	3724      	adds	r7, #36	@ 0x24
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr

0800422a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b082      	sub	sp, #8
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7ff ff4c 	bl	80040d0 <__NVIC_SetPriorityGrouping>
}
 8004238:	bf00      	nop
 800423a:	3708      	adds	r7, #8
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	4603      	mov	r3, r0
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
 800424c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800424e:	f7ff ff63 	bl	8004118 <__NVIC_GetPriorityGrouping>
 8004252:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	68b9      	ldr	r1, [r7, #8]
 8004258:	6978      	ldr	r0, [r7, #20]
 800425a:	f7ff ffb3 	bl	80041c4 <NVIC_EncodePriority>
 800425e:	4602      	mov	r2, r0
 8004260:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004264:	4611      	mov	r1, r2
 8004266:	4618      	mov	r0, r3
 8004268:	f7ff ff82 	bl	8004170 <__NVIC_SetPriority>
}
 800426c:	bf00      	nop
 800426e:	3718      	adds	r7, #24
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}

08004274 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b082      	sub	sp, #8
 8004278:	af00      	add	r7, sp, #0
 800427a:	4603      	mov	r3, r0
 800427c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800427e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004282:	4618      	mov	r0, r3
 8004284:	f7ff ff56 	bl	8004134 <__NVIC_EnableIRQ>
}
 8004288:	bf00      	nop
 800428a:	3708      	adds	r7, #8
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004298:	2300      	movs	r3, #0
 800429a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d005      	beq.n	80042b4 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2204      	movs	r2, #4
 80042ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	73fb      	strb	r3, [r7, #15]
 80042b2:	e037      	b.n	8004324 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f022 020e 	bic.w	r2, r2, #14
 80042c2:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042ce:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042d2:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f022 0201 	bic.w	r2, r2, #1
 80042e2:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042e8:	f003 021f 	and.w	r2, r3, #31
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f0:	2101      	movs	r1, #1
 80042f2:	fa01 f202 	lsl.w	r2, r1, r2
 80042f6:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004300:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00c      	beq.n	8004324 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004314:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004318:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004322:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004334:	7bfb      	ldrb	r3, [r7, #15]
}
 8004336:	4618      	mov	r0, r3
 8004338:	3714      	adds	r7, #20
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004342:	b580      	push	{r7, lr}
 8004344:	b084      	sub	sp, #16
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d00d      	beq.n	8004376 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2204      	movs	r2, #4
 800435e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	73fb      	strb	r3, [r7, #15]
 8004374:	e047      	b.n	8004406 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f022 020e 	bic.w	r2, r2, #14
 8004384:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f022 0201 	bic.w	r2, r2, #1
 8004394:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043aa:	f003 021f 	and.w	r2, r3, #31
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b2:	2101      	movs	r1, #1
 80043b4:	fa01 f202 	lsl.w	r2, r1, r2
 80043b8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80043c2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00c      	beq.n	80043e6 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043da:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80043e4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2201      	movs	r2, #1
 80043ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d003      	beq.n	8004406 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	4798      	blx	r3
    }
  }
  return status;
 8004406:	7bfb      	ldrb	r3, [r7, #15]
}
 8004408:	4618      	mov	r0, r3
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004410:	b480      	push	{r7}
 8004412:	b087      	sub	sp, #28
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800441a:	2300      	movs	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800441e:	e15a      	b.n	80046d6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681a      	ldr	r2, [r3, #0]
 8004424:	2101      	movs	r1, #1
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	fa01 f303 	lsl.w	r3, r1, r3
 800442c:	4013      	ands	r3, r2
 800442e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2b00      	cmp	r3, #0
 8004434:	f000 814c 	beq.w	80046d0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f003 0303 	and.w	r3, r3, #3
 8004440:	2b01      	cmp	r3, #1
 8004442:	d005      	beq.n	8004450 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800444c:	2b02      	cmp	r3, #2
 800444e:	d130      	bne.n	80044b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	005b      	lsls	r3, r3, #1
 800445a:	2203      	movs	r2, #3
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4013      	ands	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	693a      	ldr	r2, [r7, #16]
 8004476:	4313      	orrs	r3, r2
 8004478:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004486:	2201      	movs	r2, #1
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	43db      	mvns	r3, r3
 8004490:	693a      	ldr	r2, [r7, #16]
 8004492:	4013      	ands	r3, r2
 8004494:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	091b      	lsrs	r3, r3, #4
 800449c:	f003 0201 	and.w	r2, r3, #1
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	fa02 f303 	lsl.w	r3, r2, r3
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	693a      	ldr	r2, [r7, #16]
 80044b0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f003 0303 	and.w	r3, r3, #3
 80044ba:	2b03      	cmp	r3, #3
 80044bc:	d017      	beq.n	80044ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	2203      	movs	r2, #3
 80044ca:	fa02 f303 	lsl.w	r3, r2, r3
 80044ce:	43db      	mvns	r3, r3
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	4013      	ands	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	689a      	ldr	r2, [r3, #8]
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	fa02 f303 	lsl.w	r3, r2, r3
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	f003 0303 	and.w	r3, r3, #3
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d123      	bne.n	8004542 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	08da      	lsrs	r2, r3, #3
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	3208      	adds	r2, #8
 8004502:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004506:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	f003 0307 	and.w	r3, r3, #7
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	220f      	movs	r2, #15
 8004512:	fa02 f303 	lsl.w	r3, r2, r3
 8004516:	43db      	mvns	r3, r3
 8004518:	693a      	ldr	r2, [r7, #16]
 800451a:	4013      	ands	r3, r2
 800451c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	691a      	ldr	r2, [r3, #16]
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	fa02 f303 	lsl.w	r3, r2, r3
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	4313      	orrs	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	08da      	lsrs	r2, r3, #3
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	3208      	adds	r2, #8
 800453c:	6939      	ldr	r1, [r7, #16]
 800453e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	005b      	lsls	r3, r3, #1
 800454c:	2203      	movs	r2, #3
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	43db      	mvns	r3, r3
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	4013      	ands	r3, r2
 8004558:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f003 0203 	and.w	r2, r3, #3
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	4313      	orrs	r3, r2
 800456e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800457e:	2b00      	cmp	r3, #0
 8004580:	f000 80a6 	beq.w	80046d0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004584:	4b5b      	ldr	r3, [pc, #364]	@ (80046f4 <HAL_GPIO_Init+0x2e4>)
 8004586:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004588:	4a5a      	ldr	r2, [pc, #360]	@ (80046f4 <HAL_GPIO_Init+0x2e4>)
 800458a:	f043 0301 	orr.w	r3, r3, #1
 800458e:	6613      	str	r3, [r2, #96]	@ 0x60
 8004590:	4b58      	ldr	r3, [pc, #352]	@ (80046f4 <HAL_GPIO_Init+0x2e4>)
 8004592:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	60bb      	str	r3, [r7, #8]
 800459a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800459c:	4a56      	ldr	r2, [pc, #344]	@ (80046f8 <HAL_GPIO_Init+0x2e8>)
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	089b      	lsrs	r3, r3, #2
 80045a2:	3302      	adds	r3, #2
 80045a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f003 0303 	and.w	r3, r3, #3
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	220f      	movs	r2, #15
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	43db      	mvns	r3, r3
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	4013      	ands	r3, r2
 80045be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80045c6:	d01f      	beq.n	8004608 <HAL_GPIO_Init+0x1f8>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a4c      	ldr	r2, [pc, #304]	@ (80046fc <HAL_GPIO_Init+0x2ec>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d019      	beq.n	8004604 <HAL_GPIO_Init+0x1f4>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a4b      	ldr	r2, [pc, #300]	@ (8004700 <HAL_GPIO_Init+0x2f0>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d013      	beq.n	8004600 <HAL_GPIO_Init+0x1f0>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a4a      	ldr	r2, [pc, #296]	@ (8004704 <HAL_GPIO_Init+0x2f4>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d00d      	beq.n	80045fc <HAL_GPIO_Init+0x1ec>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	4a49      	ldr	r2, [pc, #292]	@ (8004708 <HAL_GPIO_Init+0x2f8>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d007      	beq.n	80045f8 <HAL_GPIO_Init+0x1e8>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4a48      	ldr	r2, [pc, #288]	@ (800470c <HAL_GPIO_Init+0x2fc>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d101      	bne.n	80045f4 <HAL_GPIO_Init+0x1e4>
 80045f0:	2305      	movs	r3, #5
 80045f2:	e00a      	b.n	800460a <HAL_GPIO_Init+0x1fa>
 80045f4:	2306      	movs	r3, #6
 80045f6:	e008      	b.n	800460a <HAL_GPIO_Init+0x1fa>
 80045f8:	2304      	movs	r3, #4
 80045fa:	e006      	b.n	800460a <HAL_GPIO_Init+0x1fa>
 80045fc:	2303      	movs	r3, #3
 80045fe:	e004      	b.n	800460a <HAL_GPIO_Init+0x1fa>
 8004600:	2302      	movs	r3, #2
 8004602:	e002      	b.n	800460a <HAL_GPIO_Init+0x1fa>
 8004604:	2301      	movs	r3, #1
 8004606:	e000      	b.n	800460a <HAL_GPIO_Init+0x1fa>
 8004608:	2300      	movs	r3, #0
 800460a:	697a      	ldr	r2, [r7, #20]
 800460c:	f002 0203 	and.w	r2, r2, #3
 8004610:	0092      	lsls	r2, r2, #2
 8004612:	4093      	lsls	r3, r2
 8004614:	693a      	ldr	r2, [r7, #16]
 8004616:	4313      	orrs	r3, r2
 8004618:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800461a:	4937      	ldr	r1, [pc, #220]	@ (80046f8 <HAL_GPIO_Init+0x2e8>)
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	089b      	lsrs	r3, r3, #2
 8004620:	3302      	adds	r3, #2
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004628:	4b39      	ldr	r3, [pc, #228]	@ (8004710 <HAL_GPIO_Init+0x300>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	43db      	mvns	r3, r3
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	4013      	ands	r3, r2
 8004636:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004640:	2b00      	cmp	r3, #0
 8004642:	d003      	beq.n	800464c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	4313      	orrs	r3, r2
 800464a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800464c:	4a30      	ldr	r2, [pc, #192]	@ (8004710 <HAL_GPIO_Init+0x300>)
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004652:	4b2f      	ldr	r3, [pc, #188]	@ (8004710 <HAL_GPIO_Init+0x300>)
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	43db      	mvns	r3, r3
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4013      	ands	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d003      	beq.n	8004676 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	4313      	orrs	r3, r2
 8004674:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004676:	4a26      	ldr	r2, [pc, #152]	@ (8004710 <HAL_GPIO_Init+0x300>)
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800467c:	4b24      	ldr	r3, [pc, #144]	@ (8004710 <HAL_GPIO_Init+0x300>)
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	43db      	mvns	r3, r3
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	4013      	ands	r3, r2
 800468a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d003      	beq.n	80046a0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	4313      	orrs	r3, r2
 800469e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046a0:	4a1b      	ldr	r2, [pc, #108]	@ (8004710 <HAL_GPIO_Init+0x300>)
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80046a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004710 <HAL_GPIO_Init+0x300>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	43db      	mvns	r3, r3
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	4013      	ands	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80046ca:	4a11      	ldr	r2, [pc, #68]	@ (8004710 <HAL_GPIO_Init+0x300>)
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	3301      	adds	r3, #1
 80046d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	fa22 f303 	lsr.w	r3, r2, r3
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	f47f ae9d 	bne.w	8004420 <HAL_GPIO_Init+0x10>
  }
}
 80046e6:	bf00      	nop
 80046e8:	bf00      	nop
 80046ea:	371c      	adds	r7, #28
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr
 80046f4:	40021000 	.word	0x40021000
 80046f8:	40010000 	.word	0x40010000
 80046fc:	48000400 	.word	0x48000400
 8004700:	48000800 	.word	0x48000800
 8004704:	48000c00 	.word	0x48000c00
 8004708:	48001000 	.word	0x48001000
 800470c:	48001400 	.word	0x48001400
 8004710:	40010400 	.word	0x40010400

08004714 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	691a      	ldr	r2, [r3, #16]
 8004724:	887b      	ldrh	r3, [r7, #2]
 8004726:	4013      	ands	r3, r2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d002      	beq.n	8004732 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800472c:	2301      	movs	r3, #1
 800472e:	73fb      	strb	r3, [r7, #15]
 8004730:	e001      	b.n	8004736 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004732:	2300      	movs	r3, #0
 8004734:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004736:	7bfb      	ldrb	r3, [r7, #15]
}
 8004738:	4618      	mov	r0, r3
 800473a:	3714      	adds	r7, #20
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr

08004744 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	460b      	mov	r3, r1
 800474e:	807b      	strh	r3, [r7, #2]
 8004750:	4613      	mov	r3, r2
 8004752:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004754:	787b      	ldrb	r3, [r7, #1]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800475a:	887a      	ldrh	r2, [r7, #2]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004760:	e002      	b.n	8004768 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004762:	887a      	ldrh	r2, [r7, #2]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004774:	b480      	push	{r7}
 8004776:	b085      	sub	sp, #20
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	460b      	mov	r3, r1
 800477e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004786:	887a      	ldrh	r2, [r7, #2]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	4013      	ands	r3, r2
 800478c:	041a      	lsls	r2, r3, #16
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	43d9      	mvns	r1, r3
 8004792:	887b      	ldrh	r3, [r7, #2]
 8004794:	400b      	ands	r3, r1
 8004796:	431a      	orrs	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	619a      	str	r2, [r3, #24]
}
 800479c:	bf00      	nop
 800479e:	3714      	adds	r7, #20
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	4603      	mov	r3, r0
 80047b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80047b2:	4b08      	ldr	r3, [pc, #32]	@ (80047d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047b4:	695a      	ldr	r2, [r3, #20]
 80047b6:	88fb      	ldrh	r3, [r7, #6]
 80047b8:	4013      	ands	r3, r2
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d006      	beq.n	80047cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047be:	4a05      	ldr	r2, [pc, #20]	@ (80047d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047c0:	88fb      	ldrh	r3, [r7, #6]
 80047c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047c4:	88fb      	ldrh	r3, [r7, #6]
 80047c6:	4618      	mov	r0, r3
 80047c8:	f000 f806 	bl	80047d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80047cc:	bf00      	nop
 80047ce:	3708      	adds	r7, #8
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	40010400 	.word	0x40010400

080047d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	4603      	mov	r3, r0
 80047e0:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80047e2:	bf00      	nop
 80047e4:	370c      	adds	r7, #12
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
	...

080047f0 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e0be      	b.n	8004980 <HAL_HRTIM_Init+0x190>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2202      	movs	r2, #2
 8004806:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2200      	movs	r2, #0
 800481e:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2200      	movs	r2, #0
 8004826:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
  hhrtim->hdmaTimerF = (DMA_HandleTypeDef *)NULL;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	2b00      	cmp	r3, #0
 800484c:	d02e      	beq.n	80048ac <HAL_HRTIM_Init+0xbc>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a4d      	ldr	r2, [pc, #308]	@ (8004988 <HAL_HRTIM_Init+0x198>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d10b      	bne.n	8004870 <HAL_HRTIM_Init+0x80>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8004858:	4b4c      	ldr	r3, [pc, #304]	@ (800498c <HAL_HRTIM_Init+0x19c>)
 800485a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800485c:	4a4b      	ldr	r2, [pc, #300]	@ (800498c <HAL_HRTIM_Init+0x19c>)
 800485e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004862:	6613      	str	r3, [r2, #96]	@ 0x60
 8004864:	4b49      	ldr	r3, [pc, #292]	@ (800498c <HAL_HRTIM_Init+0x19c>)
 8004866:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004868:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800486c:	60fb      	str	r3, [r7, #12]
 800486e:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800487e:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	691b      	ldr	r3, [r3, #16]
 8004884:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004888:	693a      	ldr	r2, [r7, #16]
 800488a:	4313      	orrs	r3, r2
 800488c:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004894:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f7fc ffcb 	bl	8001848 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d012      	beq.n	80048e4 <HAL_HRTIM_Init+0xf4>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048cc:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048d6:	693a      	ldr	r2, [r7, #16]
 80048d8:	4313      	orrs	r3, r2
 80048da:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	693a      	ldr	r2, [r7, #16]
 80048e2:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 80048f4:	2300      	movs	r3, #0
 80048f6:	75fb      	strb	r3, [r7, #23]
 80048f8:	e03e      	b.n	8004978 <HAL_HRTIM_Init+0x188>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 80048fa:	7dfa      	ldrb	r2, [r7, #23]
 80048fc:	6879      	ldr	r1, [r7, #4]
 80048fe:	4613      	mov	r3, r2
 8004900:	00db      	lsls	r3, r3, #3
 8004902:	1a9b      	subs	r3, r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	440b      	add	r3, r1
 8004908:	3318      	adds	r3, #24
 800490a:	2200      	movs	r2, #0
 800490c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 800490e:	7dfa      	ldrb	r2, [r7, #23]
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	4613      	mov	r3, r2
 8004914:	00db      	lsls	r3, r3, #3
 8004916:	1a9b      	subs	r3, r3, r2
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	440b      	add	r3, r1
 800491c:	331c      	adds	r3, #28
 800491e:	2200      	movs	r2, #0
 8004920:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8004922:	7dfa      	ldrb	r2, [r7, #23]
 8004924:	6879      	ldr	r1, [r7, #4]
 8004926:	4613      	mov	r3, r2
 8004928:	00db      	lsls	r3, r3, #3
 800492a:	1a9b      	subs	r3, r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	440b      	add	r3, r1
 8004930:	3320      	adds	r3, #32
 8004932:	2200      	movs	r2, #0
 8004934:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8004936:	7dfa      	ldrb	r2, [r7, #23]
 8004938:	6879      	ldr	r1, [r7, #4]
 800493a:	4613      	mov	r3, r2
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	1a9b      	subs	r3, r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	440b      	add	r3, r1
 8004944:	3324      	adds	r3, #36	@ 0x24
 8004946:	2200      	movs	r2, #0
 8004948:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 800494a:	7dfa      	ldrb	r2, [r7, #23]
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	4613      	mov	r3, r2
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	3328      	adds	r3, #40	@ 0x28
 800495a:	2200      	movs	r2, #0
 800495c:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 800495e:	7dfa      	ldrb	r2, [r7, #23]
 8004960:	6879      	ldr	r1, [r7, #4]
 8004962:	4613      	mov	r3, r2
 8004964:	00db      	lsls	r3, r3, #3
 8004966:	1a9b      	subs	r3, r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	440b      	add	r3, r1
 800496c:	3330      	adds	r3, #48	@ 0x30
 800496e:	2200      	movs	r2, #0
 8004970:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8004972:	7dfb      	ldrb	r3, [r7, #23]
 8004974:	3301      	adds	r3, #1
 8004976:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8004978:	7dfb      	ldrb	r3, [r7, #23]
 800497a:	2b06      	cmp	r3, #6
 800497c:	d9bd      	bls.n	80048fa <HAL_HRTIM_Init+0x10a>
  }

  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	40016800 	.word	0x40016800
 800498c:	40021000 	.word	0x40021000

08004990 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t CalibrationRate)
{
 8004990:	b480      	push	{r7}
 8004992:	b083      	sub	sp, #12
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d101      	bne.n	80049a8 <HAL_HRTIM_DLLCalibrationStart+0x18>
 80049a4:	2302      	movs	r3, #2
 80049a6:	e045      	b.n	8004a34 <HAL_HRTIM_DLLCalibrationStart+0xa4>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2201      	movs	r2, #1
 80049ac:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2202      	movs	r2, #2
 80049b4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049be:	d114      	bne.n	80049ea <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f022 0202 	bic.w	r2, r2, #2
 80049d0:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f042 0201 	orr.w	r2, r2, #1
 80049e4:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
 80049e8:	e01f      	b.n	8004a2a <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f042 0202 	orr.w	r2, r2, #2
 80049fa:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f8d3 33cc 	ldr.w	r3, [r3, #972]	@ 0x3cc
 8004a06:	f023 010c 	bic.w	r1, r3, #12
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	683a      	ldr	r2, [r7, #0]
 8004a10:	430a      	orrs	r2, r1
 8004a12:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f8d3 23cc 	ldr.w	r2, [r3, #972]	@ 0x3cc
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f042 0201 	orr.w	r2, r2, #1
 8004a26:	f8c3 23cc 	str.w	r2, [r3, #972]	@ 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	370c      	adds	r7, #12
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr

08004a40 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef *hhrtim,
                                                  uint32_t Timeout)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8004a4a:	f7fd f99b 	bl	8001d84 <HAL_GetTick>
 8004a4e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004a50:	e014      	b.n	8004a7c <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a58:	d010      	beq.n	8004a7c <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004a5a:	f7fd f993 	bl	8001d84 <HAL_GetTick>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	683a      	ldr	r2, [r7, #0]
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d302      	bcc.n	8004a70 <HAL_HRTIM_PollForDLLCalibration+0x30>
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d105      	bne.n	8004a7c <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2207      	movs	r2, #7
 8004a74:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
        return HAL_TIMEOUT;
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e011      	b.n	8004aa0 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while (__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 8004a84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a8c:	d1e1      	bne.n	8004a52 <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}

08004aa8 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	b084      	sub	sp, #16
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d101      	bne.n	8004ac4 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	e015      	b.n	8004af0 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	2b06      	cmp	r3, #6
 8004ad0:	d104      	bne.n	8004adc <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8004ad2:	6879      	ldr	r1, [r7, #4]
 8004ad4:	68f8      	ldr	r0, [r7, #12]
 8004ad6:	f000 fa19 	bl	8004f0c <HRTIM_MasterBase_Config>
 8004ada:	e004      	b.n	8004ae6 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	68b9      	ldr	r1, [r7, #8]
 8004ae0:	68f8      	ldr	r0, [r7, #12]
 8004ae2:	f000 fa42 	bl	8004f6a <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2201      	movs	r2, #1
 8004aea:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  return HAL_OK;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d101      	bne.n	8004b14 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8004b10:	2302      	movs	r3, #2
 8004b12:	e07a      	b.n	8004c0a <HAL_HRTIM_WaveformTimerConfig+0x112>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d101      	bne.n	8004b22 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8004b1e:	2302      	movs	r3, #2
 8004b20:	e073      	b.n	8004c0a <HAL_HRTIM_WaveformTimerConfig+0x112>
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2201      	movs	r2, #1
 8004b26:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	2b06      	cmp	r3, #6
 8004b36:	d104      	bne.n	8004b42 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8004b38:	6879      	ldr	r1, [r7, #4]
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f000 fa55 	bl	8004fea <HRTIM_MasterWaveform_Config>
 8004b40:	e004      	b.n	8004b4c <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));
    assert_param(IS_HRTIM_TIMSYNCUPDATE(pTimerCfg->ReSyncUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	68b9      	ldr	r1, [r7, #8]
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f000 faec 	bl	8005124 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6819      	ldr	r1, [r3, #0]
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	4613      	mov	r3, r2
 8004b56:	00db      	lsls	r3, r3, #3
 8004b58:	1a9b      	subs	r3, r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	4403      	add	r3, r0
 8004b5e:	3320      	adds	r3, #32
 8004b60:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6859      	ldr	r1, [r3, #4]
 8004b66:	68f8      	ldr	r0, [r7, #12]
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	00db      	lsls	r3, r3, #3
 8004b6e:	1a9b      	subs	r3, r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	4403      	add	r3, r0
 8004b74:	3324      	adds	r3, #36	@ 0x24
 8004b76:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6899      	ldr	r1, [r3, #8]
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	4613      	mov	r3, r2
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	1a9b      	subs	r3, r3, r2
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	4403      	add	r3, r0
 8004b8a:	3328      	adds	r3, #40	@ 0x28
 8004b8c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	68d9      	ldr	r1, [r3, #12]
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	4613      	mov	r3, r2
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	1a9b      	subs	r3, r3, r2
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	4403      	add	r3, r0
 8004ba0:	332c      	adds	r3, #44	@ 0x2c
 8004ba2:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6919      	ldr	r1, [r3, #16]
 8004ba8:	68f8      	ldr	r0, [r7, #12]
 8004baa:	68ba      	ldr	r2, [r7, #8]
 8004bac:	4613      	mov	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	1a9b      	subs	r3, r3, r2
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	4403      	add	r3, r0
 8004bb6:	3330      	adds	r3, #48	@ 0x30
 8004bb8:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004bba:	68b9      	ldr	r1, [r7, #8]
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 fd7f 	bl	80056c0 <HRTIM_ForceRegistersUpdate>

  /* Configure slave timer update re-synchronization */
  if ((TimerIdx != HRTIM_TIMERINDEX_MASTER)
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	2b06      	cmp	r3, #6
 8004bc6:	d017      	beq.n	8004bf8 <HAL_HRTIM_WaveformTimerConfig+0x100>
      && (pTimerCfg->UpdateGating == HRTIM_UPDATEGATING_INDEPENDENT))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d113      	bne.n	8004bf8 <HAL_HRTIM_WaveformTimerConfig+0x100>
  {
    MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR,
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	01db      	lsls	r3, r3, #7
 8004bda:	4413      	add	r3, r2
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004be6:	025b      	lsls	r3, r3, #9
 8004be8:	68f9      	ldr	r1, [r7, #12]
 8004bea:	6809      	ldr	r1, [r1, #0]
 8004bec:	431a      	orrs	r2, r3
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	01db      	lsls	r3, r3, #7
 8004bf4:	440b      	add	r3, r1
 8004bf6:	601a      	str	r2, [r3, #0]
               HRTIM_TIMCR_RSYNCU_Msk,
               pTimerCfg->ReSyncUpdate << HRTIM_TIMCR_RSYNCU_Pos);
  }

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <HAL_HRTIM_WaveformTimerControl>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerControl(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b084      	sub	sp, #16
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	60f8      	str	r0, [r7, #12]
 8004c1a:	60b9      	str	r1, [r7, #8]
 8004c1c:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_TIMERGTCMP1(pTimerCtl->GreaterCMP1));
  assert_param(IS_HRTIM_DUALDAC_RESET(pTimerCtl->DualChannelDacReset));
  assert_param(IS_HRTIM_DUALDAC_STEP(pTimerCtl->DualChannelDacStep));
  assert_param(IS_HRTIM_DUALDAC_ENABLE(pTimerCtl->DualChannelDacEnable));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d101      	bne.n	8004c2e <HAL_HRTIM_WaveformTimerControl+0x1c>
  {
    return HAL_BUSY;
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	e020      	b.n	8004c70 <HAL_HRTIM_WaveformTimerControl+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d101      	bne.n	8004c3c <HAL_HRTIM_WaveformTimerControl+0x2a>
 8004c38:	2302      	movs	r3, #2
 8004c3a:	e019      	b.n	8004c70 <HAL_HRTIM_WaveformTimerControl+0x5e>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2201      	movs	r2, #1
 8004c40:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2202      	movs	r2, #2
 8004c48:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure timing unit */
  HRTIM_TimingUnitWaveform_Control(hhrtim, TimerIdx, pTimerCtl);
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	68b9      	ldr	r1, [r7, #8]
 8004c50:	68f8      	ldr	r0, [r7, #12]
 8004c52:	f000 fbed 	bl	8005430 <HRTIM_TimingUnitWaveform_Control>

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8004c56:	68b9      	ldr	r1, [r7, #8]
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f000 fd31 	bl	80056c0 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004c6e:	2300      	movs	r3, #0
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3710      	adds	r7, #16
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
 8004c84:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f893 30dd 	ldrb.w	r3, [r3, #221]	@ 0xdd
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	2b02      	cmp	r3, #2
 8004c90:	d101      	bne.n	8004c96 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 8004c92:	2302      	movs	r3, #2
 8004c94:	e01d      	b.n	8004cd2 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f893 30dc 	ldrb.w	r3, [r3, #220]	@ 0xdc
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d101      	bne.n	8004ca4 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	e016      	b.n	8004cd2 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2202      	movs	r2, #2
 8004cb0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	68b9      	ldr	r1, [r7, #8]
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	f000 fc18 	bl	80054f0 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3710      	adds	r7, #16
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_HRTIM_IRQHandler>:
  *                   This parameter can be any value of HRTIM_Timer_Index
  * @retval None
  */
void HAL_HRTIM_IRQHandler(HRTIM_HandleTypeDef *hhrtim,
                          uint32_t TimerIdx)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b082      	sub	sp, #8
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
 8004ce2:	6039      	str	r1, [r7, #0]
  /* HRTIM interrupts handling */
  if (TimerIdx == HRTIM_TIMERINDEX_COMMON)
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	2bff      	cmp	r3, #255	@ 0xff
 8004ce8:	d103      	bne.n	8004cf2 <HAL_HRTIM_IRQHandler+0x18>
  {
    HRTIM_HRTIM_ISR(hhrtim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 fd56 	bl	800579c <HRTIM_HRTIM_ISR>
  {
    /* Timing unit related interrupts handling */
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
  }

}
 8004cf0:	e00a      	b.n	8004d08 <HAL_HRTIM_IRQHandler+0x2e>
  else if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	2b06      	cmp	r3, #6
 8004cf6:	d103      	bne.n	8004d00 <HAL_HRTIM_IRQHandler+0x26>
    HRTIM_Master_ISR(hhrtim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 fddf 	bl	80058bc <HRTIM_Master_ISR>
}
 8004cfe:	e003      	b.n	8004d08 <HAL_HRTIM_IRQHandler+0x2e>
    HRTIM_Timer_ISR(hhrtim, TimerIdx);
 8004d00:	6839      	ldr	r1, [r7, #0]
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f000 fe9f 	bl	8005a46 <HRTIM_Timer_ISR>
}
 8004d08:	bf00      	nop
 8004d0a:	3708      	adds	r7, #8
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <HAL_HRTIM_Fault1Callback>:
  * @brief  Callback function invoked when a fault 1 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle  * @retval None
  * @retval None
  */
__weak void HAL_HRTIM_Fault1Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault1Callback could be implemented in the user file
   */
}
 8004d18:	bf00      	nop
 8004d1a:	370c      	adds	r7, #12
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <HAL_HRTIM_Fault2Callback>:
  * @brief  Callback function invoked when a fault 2 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault2Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault2Callback could be implemented in the user file
   */
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <HAL_HRTIM_Fault3Callback>:
  * @brief  Callback function invoked when a fault 3 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault3Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault3Callback could be implemented in the user file
   */
}
 8004d40:	bf00      	nop
 8004d42:	370c      	adds	r7, #12
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <HAL_HRTIM_Fault4Callback>:
  * @brief  Callback function invoked when a fault 4 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault4Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault4Callback could be implemented in the user file
   */
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <HAL_HRTIM_Fault5Callback>:
  * @brief  Callback function invoked when a fault 5 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault5Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b083      	sub	sp, #12
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault5Callback could be implemented in the user file
   */
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <HAL_HRTIM_Fault6Callback>:
  * @brief  Callback function invoked when a fault 6 interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_Fault6Callback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Fault6Callback could be implemented in the user file
   */
}
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d86:	4770      	bx	lr

08004d88 <HAL_HRTIM_SystemFaultCallback>:
  * @brief  Callback function invoked when a system fault interrupt occurred
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SystemFaultCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SystemFaultCallback could be implemented in the user file
   */
}
 8004d90:	bf00      	nop
 8004d92:	370c      	adds	r7, #12
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <HAL_HRTIM_DLLCalibrationReadyCallback>:
  * @brief  Callback function invoked when the DLL calibration is completed
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_DLLCalibrationReadyCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b083      	sub	sp, #12
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_DLLCalibrationCallback could be implemented in the user file
   */
}
 8004da4:	bf00      	nop
 8004da6:	370c      	adds	r7, #12
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <HAL_HRTIM_BurstModePeriodCallback>:
  * @brief  Callback function invoked when the end of the burst mode period is reached
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_BurstModePeriodCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_BurstModeCallback could be implemented in the user file
   */
}
 8004db8:	bf00      	nop
 8004dba:	370c      	adds	r7, #12
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_HRTIM_SynchronizationEventCallback>:
  * @brief  Callback function invoked when a synchronization input event is received
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
__weak void HAL_HRTIM_SynchronizationEventCallback(HRTIM_HandleTypeDef *hhrtim)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  UNUSED(hhrtim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_SynchronizationEventCallback could be implemented in the user file
   */
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr

08004dd8 <HAL_HRTIM_RegistersUpdateCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RegistersUpdateCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b083      	sub	sp, #12
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RegistersUpdateCallback could be implemented in the user file
   */
}
 8004de2:	bf00      	nop
 8004de4:	370c      	adds	r7, #12
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr

08004dee <HAL_HRTIM_RepetitionEventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_RepetitionEventCallback(HRTIM_HandleTypeDef *hhrtim,
                                              uint32_t TimerIdx)
{
 8004dee:	b480      	push	{r7}
 8004df0:	b083      	sub	sp, #12
 8004df2:	af00      	add	r7, sp, #0
 8004df4:	6078      	str	r0, [r7, #4]
 8004df6:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_RepetitionEventCallback could be implemented in the user file
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <HAL_HRTIM_Compare1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare1EventCallback could be implemented in the user file
   */
}
 8004e0e:	bf00      	nop
 8004e10:	370c      	adds	r7, #12
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr

08004e1a <HAL_HRTIM_Compare2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_E for timer E
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  */
__weak void HAL_HRTIM_Compare2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e1a:	b480      	push	{r7}
 8004e1c:	b083      	sub	sp, #12
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	6078      	str	r0, [r7, #4]
 8004e22:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare2EventCallback could be implemented in the user file
   */
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <HAL_HRTIM_Compare3EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare3EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare3EventCallback could be implemented in the user file
   */
}
 8004e3a:	bf00      	nop
 8004e3c:	370c      	adds	r7, #12
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr

08004e46 <HAL_HRTIM_Compare4EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Compare4EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e46:	b480      	push	{r7}
 8004e48:	b083      	sub	sp, #12
 8004e4a:	af00      	add	r7, sp, #0
 8004e4c:	6078      	str	r0, [r7, #4]
 8004e4e:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Master_Compare4EventCallback could be implemented in the user file
   */
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <HAL_HRTIM_Capture1EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture1EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture1EventCallback could be implemented in the user file
   */
}
 8004e66:	bf00      	nop
 8004e68:	370c      	adds	r7, #12
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <HAL_HRTIM_Capture2EventCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Capture2EventCallback(HRTIM_HandleTypeDef *hhrtim,
                                            uint32_t TimerIdx)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b083      	sub	sp, #12
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
 8004e7a:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Capture2EventCallback could be implemented in the user file
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_HRTIM_DelayedProtectionCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_DelayedProtectionCallback(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_DelayedProtectionCallback could be implemented in the user file
   */
}
 8004e92:	bf00      	nop
 8004e94:	370c      	adds	r7, #12
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <HAL_HRTIM_CounterResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_CounterResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b083      	sub	sp, #12
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
 8004ea6:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_CounterResetCallback could be implemented in the user file
   */
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <HAL_HRTIM_Output1SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1SetCallback could be implemented in the user file
   */
}
 8004ebe:	bf00      	nop
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr

08004eca <HAL_HRTIM_Output1ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output1ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004eca:	b480      	push	{r7}
 8004ecc:	b083      	sub	sp, #12
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
 8004ed2:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output1ResetCallback could be implemented in the user file
   */
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_HRTIM_Output2SetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2SetCallback(HRTIM_HandleTypeDef *hhrtim,
                                         uint32_t TimerIdx)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2SetCallback could be implemented in the user file
   */
}
 8004eea:	bf00      	nop
 8004eec:	370c      	adds	r7, #12
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr

08004ef6 <HAL_HRTIM_Output2ResetCallback>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
__weak void HAL_HRTIM_Output2ResetCallback(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx)
{
 8004ef6:	b480      	push	{r7}
 8004ef8:	b083      	sub	sp, #12
 8004efa:	af00      	add	r7, sp, #0
 8004efc:	6078      	str	r0, [r7, #4]
 8004efe:	6039      	str	r1, [r7, #0]
  UNUSED(TimerIdx);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HRTIM_Timer_Output2ResetCallback could be implemented in the user file
   */
}
 8004f00:	bf00      	nop
 8004f02:	370c      	adds	r7, #12
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f023 0307 	bic.w	r3, r3, #7
 8004f24:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f023 0318 	bic.w	r3, r3, #24
 8004f36:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	68fa      	ldr	r2, [r7, #12]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68fa      	ldr	r2, [r7, #12]
 8004f48:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	683a      	ldr	r2, [r7, #0]
 8004f50:	6812      	ldr	r2, [r2, #0]
 8004f52:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	6852      	ldr	r2, [r2, #4]
 8004f5c:	619a      	str	r2, [r3, #24]
}
 8004f5e:	bf00      	nop
 8004f60:	3714      	adds	r7, #20
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr

08004f6a <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	b087      	sub	sp, #28
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	60f8      	str	r0, [r7, #12]
 8004f72:	60b9      	str	r1, [r7, #8]
 8004f74:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	01db      	lsls	r3, r3, #7
 8004f80:	4413      	add	r3, r2
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f023 0307 	bic.w	r3, r3, #7
 8004f8c:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	f023 0318 	bic.w	r3, r3, #24
 8004f9e:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	697a      	ldr	r2, [r7, #20]
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68bb      	ldr	r3, [r7, #8]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	01db      	lsls	r3, r3, #7
 8004fb4:	4413      	add	r3, r2
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6819      	ldr	r1, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	01db      	lsls	r3, r3, #7
 8004fc6:	440b      	add	r3, r1
 8004fc8:	3394      	adds	r3, #148	@ 0x94
 8004fca:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6819      	ldr	r1, [r3, #0]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	685a      	ldr	r2, [r3, #4]
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	01db      	lsls	r3, r3, #7
 8004fd8:	440b      	add	r3, r1
 8004fda:	3398      	adds	r3, #152	@ 0x98
 8004fdc:	601a      	str	r2, [r3, #0]
}
 8004fde:	bf00      	nop
 8004fe0:	371c      	adds	r7, #28
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr

08004fea <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8004fea:	b480      	push	{r7}
 8004fec:	b085      	sub	sp, #20
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
 8004ff2:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005004:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f023 0320 	bic.w	r3, r3, #32
 800500c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	68fa      	ldr	r2, [r7, #12]
 8005014:	4313      	orrs	r3, r2
 8005016:	60fb      	str	r3, [r7, #12]

  /* INTLVD bits are set to 00 */
  hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800501e:	60fb      	str	r3, [r7, #12]
  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	2b20      	cmp	r3, #32
 8005026:	d003      	beq.n	8005030 <HRTIM_MasterWaveform_Config+0x46>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	699b      	ldr	r3, [r3, #24]
 800502c:	2b02      	cmp	r3, #2
 800502e:	d108      	bne.n	8005042 <HRTIM_MasterWaveform_Config+0x58>
  {
    /* INTLVD bits set to 00 */
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005036:	60fb      	str	r3, [r7, #12]
    hrtim_mcr |= (HRTIM_MCR_HALF);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f043 0320 	orr.w	r3, r3, #32
 800503e:	60fb      	str	r3, [r7, #12]
 8005040:	e021      	b.n	8005086 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	2b03      	cmp	r3, #3
 8005048:	d108      	bne.n	800505c <HRTIM_MasterWaveform_Config+0x72>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_0);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005050:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_1);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005058:	60fb      	str	r3, [r7, #12]
 800505a:	e014      	b.n	8005086 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	699b      	ldr	r3, [r3, #24]
 8005060:	2b04      	cmp	r3, #4
 8005062:	d108      	bne.n	8005076 <HRTIM_MasterWaveform_Config+0x8c>
  {
    hrtim_mcr |= (HRTIM_MCR_INTLVD_1);
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800506a:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD_0);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005072:	60fb      	str	r3, [r7, #12]
 8005074:	e007      	b.n	8005086 <HRTIM_MasterWaveform_Config+0x9c>
  }
  else
  {
    hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f023 0320 	bic.w	r3, r3, #32
 800507c:	60fb      	str	r3, [r7, #12]
    hrtim_mcr &= ~(HRTIM_MCR_INTLVD);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005084:	60fb      	str	r3, [r7, #12]
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800508c:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	69db      	ldr	r3, [r3, #28]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	4313      	orrs	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800509e:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	6a1b      	ldr	r3, [r3, #32]
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80050b0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80050c2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80050d4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	4313      	orrs	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80050e8:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050fa:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	4313      	orrs	r3, r2
 8005104:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005118:	bf00      	nop
 800511a:	3714      	adds	r7, #20
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8005124:	b480      	push	{r7}
 8005126:	b08b      	sub	sp, #44	@ 0x2c
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	3301      	adds	r3, #1
 8005138:	01db      	lsls	r3, r3, #7
 800513a:	4413      	add	r3, r2
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	6811      	ldr	r1, [r2, #0]
 8005142:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	3301      	adds	r3, #1
 800514a:	01db      	lsls	r3, r3, #7
 800514c:	440b      	add	r3, r1
 800514e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	3301      	adds	r3, #1
 8005158:	01db      	lsls	r3, r3, #7
 800515a:	4413      	add	r3, r2
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	01db      	lsls	r3, r3, #7
 8005168:	4413      	add	r3, r2
 800516a:	33e8      	adds	r3, #232	@ 0xe8
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	01db      	lsls	r3, r3, #7
 8005178:	4413      	add	r3, r2
 800517a:	33e4      	adds	r3, #228	@ 0xe4
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8005188:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 800518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518c:	f023 0320 	bic.w	r3, r3, #32
 8005190:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005198:	4313      	orrs	r3, r2
 800519a:	627b      	str	r3, [r7, #36]	@ 0x24

  if ((pTimerCfg->HalfModeEnable == HRTIM_HALFMODE_ENABLED)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	2b20      	cmp	r3, #32
 80051a2:	d003      	beq.n	80051ac <HRTIM_TimingUnitWaveform_Config+0x88>
      || (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_DUAL))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d108      	bne.n	80051be <HRTIM_TimingUnitWaveform_Config+0x9a>
  {
    /* INTLVD bits set to 00 */
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 80051ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ae:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 80051b2:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr |= (HRTIM_TIMCR_HALF);
 80051b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b6:	f043 0320 	orr.w	r3, r3, #32
 80051ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80051bc:	e021      	b.n	8005202 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_TRIPLE)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	2b03      	cmp	r3, #3
 80051c4:	d108      	bne.n	80051d8 <HRTIM_TimingUnitWaveform_Config+0xb4>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_0);
 80051c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80051cc:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_1);
 80051ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80051d6:	e014      	b.n	8005202 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else if (pTimerCfg->InterleavedMode == HRTIM_INTERLEAVED_MODE_QUAD)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	699b      	ldr	r3, [r3, #24]
 80051dc:	2b04      	cmp	r3, #4
 80051de:	d108      	bne.n	80051f2 <HRTIM_TimingUnitWaveform_Config+0xce>
  {
    hrtim_timcr |= (HRTIM_TIMCR_INTLVD_1);
 80051e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051e6:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD_0);
 80051e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80051f0:	e007      	b.n	8005202 <HRTIM_TimingUnitWaveform_Config+0xde>
  }
  else
  {
    hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	f023 0320 	bic.w	r3, r3, #32
 80051f8:	627b      	str	r3, [r7, #36]	@ 0x24
    hrtim_timcr &= ~(HRTIM_TIMCR_INTLVD);
 80051fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fc:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
 8005200:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8005202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005204:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005208:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	69db      	ldr	r3, [r3, #28]
 800520e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005210:	4313      	orrs	r3, r2
 8005212:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8005214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005216:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800521a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005222:	4313      	orrs	r3, r2
 8005224:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8005226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005228:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800522c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005232:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005234:	4313      	orrs	r3, r2
 8005236:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8005238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523a:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 800523e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005244:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005246:	4313      	orrs	r3, r2
 8005248:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 800524a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005250:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005256:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005258:	4313      	orrs	r3, r2
 800525a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 800525c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800525e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005262:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005268:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800526c:	d103      	bne.n	8005276 <HRTIM_TimingUnitWaveform_Config+0x152>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 800526e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005270:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005274:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8005276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005278:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800527c:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005284:	4313      	orrs	r3, r2
 8005286:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800528e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005294:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005296:	4313      	orrs	r3, r2
 8005298:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 800529a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529c:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 80052a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052a4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ac:	4313      	orrs	r3, r2
 80052ae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80052b6:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052c0:	69ba      	ldr	r2, [r7, #24]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80052cc:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d2:	69ba      	ldr	r2, [r7, #24]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	61bb      	str	r3, [r7, #24]

  /* Enable/Disable dead time insertion at timer level */
  hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 80052d8:	6a3b      	ldr	r3, [r7, #32]
 80052da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052de:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052e4:	6a3a      	ldr	r2, [r7, #32]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ee:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80052f2:	d004      	beq.n	80052fe <HRTIM_TimingUnitWaveform_Config+0x1da>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052f8:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 80052fc:	d103      	bne.n	8005306 <HRTIM_TimingUnitWaveform_Config+0x1e2>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005302:	2b40      	cmp	r3, #64	@ 0x40
 8005304:	d108      	bne.n	8005318 <HRTIM_TimingUnitWaveform_Config+0x1f4>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 8005306:	6a3b      	ldr	r3, [r7, #32]
 8005308:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 800530c:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005312:	6a3a      	ldr	r2, [r7, #32]
 8005314:	4313      	orrs	r3, r2
 8005316:	623b      	str	r3, [r7, #32]
  }

  /* Set the BIAR mode : one bit for both outputs */
  hrtim_timoutr &= ~(HRTIM_OUTR_BIAR);
 8005318:	6a3b      	ldr	r3, [r7, #32]
 800531a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800531e:	623b      	str	r3, [r7, #32]
  hrtim_timoutr |= (pTimerCfg->BalancedIdleAutomaticResume);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005324:	6a3a      	ldr	r2, [r7, #32]
 8005326:	4313      	orrs	r3, r2
 8005328:	623b      	str	r3, [r7, #32]

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800532e:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	2b05      	cmp	r3, #5
 8005334:	d850      	bhi.n	80053d8 <HRTIM_TimingUnitWaveform_Config+0x2b4>
 8005336:	a201      	add	r2, pc, #4	@ (adr r2, 800533c <HRTIM_TimingUnitWaveform_Config+0x218>)
 8005338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800533c:	08005355 	.word	0x08005355
 8005340:	0800536b 	.word	0x0800536b
 8005344:	08005381 	.word	0x08005381
 8005348:	08005397 	.word	0x08005397
 800534c:	080053ad 	.word	0x080053ad
 8005350:	080053c3 	.word	0x080053c3
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800535a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005360:	005b      	lsls	r3, r3, #1
 8005362:	69fa      	ldr	r2, [r7, #28]
 8005364:	4313      	orrs	r3, r2
 8005366:	61fb      	str	r3, [r7, #28]
      break;
 8005368:	e037      	b.n	80053da <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005370:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	69fa      	ldr	r2, [r7, #28]
 800537a:	4313      	orrs	r3, r2
 800537c:	61fb      	str	r3, [r7, #28]
      break;
 800537e:	e02c      	b.n	80053da <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8005386:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800538c:	00db      	lsls	r3, r3, #3
 800538e:	69fa      	ldr	r2, [r7, #28]
 8005390:	4313      	orrs	r3, r2
 8005392:	61fb      	str	r3, [r7, #28]
      break;
 8005394:	e021      	b.n	80053da <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8005396:	69fb      	ldr	r3, [r7, #28]
 8005398:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800539c:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a2:	011b      	lsls	r3, r3, #4
 80053a4:	69fa      	ldr	r2, [r7, #28]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	61fb      	str	r3, [r7, #28]
      break;
 80053aa:	e016      	b.n	80053da <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 80053ac:	69fb      	ldr	r3, [r7, #28]
 80053ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80053b2:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b8:	015b      	lsls	r3, r3, #5
 80053ba:	69fa      	ldr	r2, [r7, #28]
 80053bc:	4313      	orrs	r3, r2
 80053be:	61fb      	str	r3, [r7, #28]
      break;
 80053c0:	e00b      	b.n	80053da <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TFBM);
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80053c8:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 6U);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ce:	019b      	lsls	r3, r3, #6
 80053d0:	69fa      	ldr	r2, [r7, #28]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	61fb      	str	r3, [r7, #28]
      break;
 80053d6:	e000      	b.n	80053da <HRTIM_TimingUnitWaveform_Config+0x2b6>
    }

    default:
      break;
 80053d8:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	3301      	adds	r3, #1
 80053e2:	01db      	lsls	r3, r3, #7
 80053e4:	4413      	add	r3, r2
 80053e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053e8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	01db      	lsls	r3, r3, #7
 80053f2:	4413      	add	r3, r2
 80053f4:	33e8      	adds	r3, #232	@ 0xe8
 80053f6:	69ba      	ldr	r2, [r7, #24]
 80053f8:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	01db      	lsls	r3, r3, #7
 8005402:	4413      	add	r3, r2
 8005404:	33e4      	adds	r3, #228	@ 0xe4
 8005406:	6a3a      	ldr	r2, [r7, #32]
 8005408:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	01db      	lsls	r3, r3, #7
 8005412:	4413      	add	r3, r2
 8005414:	33d4      	adds	r3, #212	@ 0xd4
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	69fa      	ldr	r2, [r7, #28]
 8005420:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8005424:	bf00      	nop
 8005426:	372c      	adds	r7, #44	@ 0x2c
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <HRTIM_TimingUnitWaveform_Control>:
  * @retval None
  */
static void HRTIM_TimingUnitWaveform_Control(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCtlTypeDef *pTimerCtl)
{
 8005430:	b480      	push	{r7}
 8005432:	b087      	sub	sp, #28
 8005434:	af00      	add	r7, sp, #0
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr2;

  /* Configure timing unit (Timer A to Timer F) */
  hrtim_timcr2 = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	01db      	lsls	r3, r3, #7
 8005444:	4413      	add	r3, r2
 8005446:	33ec      	adds	r3, #236	@ 0xec
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	617b      	str	r3, [r7, #20]

  /* Set the UpDown counting Mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_UDM);
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	f023 0310 	bic.w	r3, r3, #16
 8005452:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= (pTimerCtl->UpDownMode << HRTIM_TIMCR2_UDM_Pos) ;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	011b      	lsls	r3, r3, #4
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]

  /* Set the TrigHalf Mode : requires the counter to be disabled */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_TRGHLF);
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005466:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->TrigHalf;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	697a      	ldr	r2, [r7, #20]
 800546e:	4313      	orrs	r3, r2
 8005470:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP1);
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005478:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP1;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	68db      	ldr	r3, [r3, #12]
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	4313      	orrs	r3, r2
 8005482:	617b      	str	r3, [r7, #20]

  /* define the compare event operating mode */
  hrtim_timcr2 &= ~(HRTIM_TIMCR2_GTCMP3);
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800548a:	617b      	str	r3, [r7, #20]
  hrtim_timcr2 |= pTimerCtl->GreaterCMP3;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	4313      	orrs	r3, r2
 8005494:	617b      	str	r3, [r7, #20]

  if (pTimerCtl->DualChannelDacEnable == HRTIM_TIMER_DCDE_ENABLED)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d11a      	bne.n	80054d4 <HRTIM_TimingUnitWaveform_Control+0xa4>
  {
    /* Set the DualChannel DAC Reset trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDR);
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	f023 0304 	bic.w	r3, r3, #4
 80054a4:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacReset;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	691b      	ldr	r3, [r3, #16]
 80054aa:	697a      	ldr	r2, [r7, #20]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	617b      	str	r3, [r7, #20]

    /* Set the DualChannel DAC Step trigger : requires DCDE enabled */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDS);
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	f023 0302 	bic.w	r3, r3, #2
 80054b6:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacStep;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	697a      	ldr	r2, [r7, #20]
 80054be:	4313      	orrs	r3, r2
 80054c0:	617b      	str	r3, [r7, #20]

    /* Enable the DualChannel DAC trigger */
    hrtim_timcr2 &= ~(HRTIM_TIMCR2_DCDE);
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	f023 0301 	bic.w	r3, r3, #1
 80054c8:	617b      	str	r3, [r7, #20]
    hrtim_timcr2 |= pTimerCtl->DualChannelDacEnable;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	699b      	ldr	r3, [r3, #24]
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	4313      	orrs	r3, r2
 80054d2:	617b      	str	r3, [r7, #20]
  }
  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR2  = hrtim_timcr2;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	01db      	lsls	r3, r3, #7
 80054dc:	4413      	add	r3, r2
 80054de:	33ec      	adds	r3, #236	@ 0xec
 80054e0:	697a      	ldr	r2, [r7, #20]
 80054e2:	601a      	str	r2, [r3, #0]

}
 80054e4:	bf00      	nop
 80054e6:	371c      	adds	r7, #28
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b089      	sub	sp, #36	@ 0x24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
 80054fc:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	01db      	lsls	r3, r3, #7
 800550a:	4413      	add	r3, r2
 800550c:	33e4      	adds	r3, #228	@ 0xe4
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	01db      	lsls	r3, r3, #7
 800551a:	4413      	add	r3, r2
 800551c:	33b8      	adds	r3, #184	@ 0xb8
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	617b      	str	r3, [r7, #20]

  switch (Output)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005528:	d05d      	beq.n	80055e6 <HRTIM_OutputConfig+0xf6>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005530:	d86e      	bhi.n	8005610 <HRTIM_OutputConfig+0x120>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005538:	d042      	beq.n	80055c0 <HRTIM_OutputConfig+0xd0>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005540:	d866      	bhi.n	8005610 <HRTIM_OutputConfig+0x120>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005548:	d04d      	beq.n	80055e6 <HRTIM_OutputConfig+0xf6>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005550:	d85e      	bhi.n	8005610 <HRTIM_OutputConfig+0x120>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005558:	d032      	beq.n	80055c0 <HRTIM_OutputConfig+0xd0>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005560:	d856      	bhi.n	8005610 <HRTIM_OutputConfig+0x120>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b80      	cmp	r3, #128	@ 0x80
 8005566:	d03e      	beq.n	80055e6 <HRTIM_OutputConfig+0xf6>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b80      	cmp	r3, #128	@ 0x80
 800556c:	d850      	bhi.n	8005610 <HRTIM_OutputConfig+0x120>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b40      	cmp	r3, #64	@ 0x40
 8005572:	d025      	beq.n	80055c0 <HRTIM_OutputConfig+0xd0>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b40      	cmp	r3, #64	@ 0x40
 8005578:	d84a      	bhi.n	8005610 <HRTIM_OutputConfig+0x120>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d01f      	beq.n	80055c0 <HRTIM_OutputConfig+0xd0>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d044      	beq.n	8005610 <HRTIM_OutputConfig+0x120>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2b20      	cmp	r3, #32
 800558a:	d841      	bhi.n	8005610 <HRTIM_OutputConfig+0x120>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b02      	cmp	r3, #2
 8005590:	d33e      	bcc.n	8005610 <HRTIM_OutputConfig+0x120>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	3b02      	subs	r3, #2
 8005596:	2201      	movs	r2, #1
 8005598:	409a      	lsls	r2, r3
 800559a:	4b48      	ldr	r3, [pc, #288]	@ (80056bc <HRTIM_OutputConfig+0x1cc>)
 800559c:	4013      	ands	r3, r2
 800559e:	2b00      	cmp	r3, #0
 80055a0:	bf14      	ite	ne
 80055a2:	2301      	movne	r3, #1
 80055a4:	2300      	moveq	r3, #0
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d11c      	bne.n	80055e6 <HRTIM_OutputConfig+0xf6>
 80055ac:	f244 0304 	movw	r3, #16388	@ 0x4004
 80055b0:	4013      	ands	r3, r2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	bf14      	ite	ne
 80055b6:	2301      	movne	r3, #1
 80055b8:	2300      	moveq	r3, #0
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d027      	beq.n	8005610 <HRTIM_OutputConfig+0x120>
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    case HRTIM_OUTPUT_TF1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	6819      	ldr	r1, [r3, #0]
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	01db      	lsls	r3, r3, #7
 80055cc:	440b      	add	r3, r1
 80055ce:	33bc      	adds	r3, #188	@ 0xbc
 80055d0:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	6819      	ldr	r1, [r3, #0]
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	689a      	ldr	r2, [r3, #8]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	01db      	lsls	r3, r3, #7
 80055de:	440b      	add	r3, r1
 80055e0:	33c0      	adds	r3, #192	@ 0xc0
 80055e2:	601a      	str	r2, [r3, #0]
      break;
 80055e4:	e015      	b.n	8005612 <HRTIM_OutputConfig+0x122>
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    case HRTIM_OUTPUT_TF2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6819      	ldr	r1, [r3, #0]
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	01db      	lsls	r3, r3, #7
 80055f2:	440b      	add	r3, r1
 80055f4:	33c4      	adds	r3, #196	@ 0xc4
 80055f6:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6819      	ldr	r1, [r3, #0]
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	01db      	lsls	r3, r3, #7
 8005604:	440b      	add	r3, r1
 8005606:	33c8      	adds	r3, #200	@ 0xc8
 8005608:	601a      	str	r2, [r3, #0]
      shift = 16U;
 800560a:	2310      	movs	r3, #16
 800560c:	61bb      	str	r3, [r7, #24]
      break;
 800560e:	e000      	b.n	8005612 <HRTIM_OutputConfig+0x122>
    }

    default:
      break;
 8005610:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8005612:	22fe      	movs	r2, #254	@ 0xfe
 8005614:	69bb      	ldr	r3, [r7, #24]
 8005616:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 800561a:	43db      	mvns	r3, r3
 800561c:	69fa      	ldr	r2, [r7, #28]
 800561e:	4013      	ands	r3, r2
 8005620:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681a      	ldr	r2, [r3, #0]
 8005626:	69bb      	ldr	r3, [r7, #24]
 8005628:	fa02 f303 	lsl.w	r3, r2, r3
 800562c:	69fa      	ldr	r2, [r7, #28]
 800562e:	4313      	orrs	r3, r2
 8005630:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	68da      	ldr	r2, [r3, #12]
 8005636:	69bb      	ldr	r3, [r7, #24]
 8005638:	fa02 f303 	lsl.w	r3, r2, r3
 800563c:	69fa      	ldr	r2, [r7, #28]
 800563e:	4313      	orrs	r3, r2
 8005640:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	691a      	ldr	r2, [r3, #16]
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	69fa      	ldr	r2, [r7, #28]
 800564e:	4313      	orrs	r3, r2
 8005650:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	695a      	ldr	r2, [r3, #20]
 8005656:	69bb      	ldr	r3, [r7, #24]
 8005658:	fa02 f303 	lsl.w	r3, r2, r3
 800565c:	69fa      	ldr	r2, [r7, #28]
 800565e:	4313      	orrs	r3, r2
 8005660:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	699a      	ldr	r2, [r3, #24]
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	69fa      	ldr	r2, [r7, #28]
 800566e:	4313      	orrs	r3, r2
 8005670:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	691b      	ldr	r3, [r3, #16]
 8005676:	2b08      	cmp	r3, #8
 8005678:	d111      	bne.n	800569e <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10c      	bne.n	800569e <HRTIM_OutputConfig+0x1ae>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800568a:	2b00      	cmp	r3, #0
 800568c:	d107      	bne.n	800569e <HRTIM_OutputConfig+0x1ae>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	69da      	ldr	r2, [r3, #28]
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	fa02 f303 	lsl.w	r3, r2, r3
 8005698:	69fa      	ldr	r2, [r7, #28]
 800569a:	4313      	orrs	r3, r2
 800569c:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	01db      	lsls	r3, r3, #7
 80056a6:	4413      	add	r3, r2
 80056a8:	33e4      	adds	r3, #228	@ 0xe4
 80056aa:	69fa      	ldr	r2, [r7, #28]
 80056ac:	601a      	str	r2, [r3, #0]
}
 80056ae:	bf00      	nop
 80056b0:	3724      	adds	r7, #36	@ 0x24
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	40000041 	.word	0x40000041

080056c0 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	2b06      	cmp	r3, #6
 80056ce:	d85e      	bhi.n	800578e <HRTIM_ForceRegistersUpdate+0xce>
 80056d0:	a201      	add	r2, pc, #4	@ (adr r2, 80056d8 <HRTIM_ForceRegistersUpdate+0x18>)
 80056d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056d6:	bf00      	nop
 80056d8:	0800570b 	.word	0x0800570b
 80056dc:	08005721 	.word	0x08005721
 80056e0:	08005737 	.word	0x08005737
 80056e4:	0800574d 	.word	0x0800574d
 80056e8:	08005763 	.word	0x08005763
 80056ec:	08005779 	.word	0x08005779
 80056f0:	080056f5 	.word	0x080056f5
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f042 0201 	orr.w	r2, r2, #1
 8005704:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005708:	e042      	b.n	8005790 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f042 0202 	orr.w	r2, r2, #2
 800571a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800571e:	e037      	b.n	8005790 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f042 0204 	orr.w	r2, r2, #4
 8005730:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005734:	e02c      	b.n	8005790 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f042 0208 	orr.w	r2, r2, #8
 8005746:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800574a:	e021      	b.n	8005790 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f042 0210 	orr.w	r2, r2, #16
 800575c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005760:	e016      	b.n	8005790 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f042 0220 	orr.w	r2, r2, #32
 8005772:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8005776:	e00b      	b.n	8005790 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    case HRTIM_TIMERINDEX_TIMER_F:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TFSWU;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005788:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800578c:	e000      	b.n	8005790 <HRTIM_ForceRegistersUpdate+0xd0>
    }

    default:
      break;
 800578e:	bf00      	nop
  }
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <HRTIM_HRTIM_ISR>:
  * @brief  HRTIM interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_HRTIM_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80057ac:	60fb      	str	r3, [r7, #12]
  uint32_t ierits   = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 80057b6:	60bb      	str	r3, [r7, #8]

  /* Fault 1 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT1) != (uint32_t)RESET)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00c      	beq.n	80057dc <HRTIM_HRTIM_ISR+0x40>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT1) != (uint32_t)RESET)
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	f003 0301 	and.w	r3, r3, #1
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d007      	beq.n	80057dc <HRTIM_HRTIM_ISR+0x40>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT1);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault1Callback(hhrtim);
#else
      HAL_HRTIM_Fault1Callback(hhrtim);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f7ff fa9a 	bl	8004d10 <HAL_HRTIM_Fault1Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 2 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT2) != (uint32_t)RESET)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f003 0302 	and.w	r3, r3, #2
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00c      	beq.n	8005800 <HRTIM_HRTIM_ISR+0x64>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT2) != (uint32_t)RESET)
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	f003 0302 	and.w	r3, r3, #2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d007      	beq.n	8005800 <HRTIM_HRTIM_ISR+0x64>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT2);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	2202      	movs	r2, #2
 80057f6:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault2Callback(hhrtim);
#else
      HAL_HRTIM_Fault2Callback(hhrtim);
 80057fa:	6878      	ldr	r0, [r7, #4]
 80057fc:	f7ff fa92 	bl	8004d24 <HAL_HRTIM_Fault2Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 3 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT3) != (uint32_t)RESET)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f003 0304 	and.w	r3, r3, #4
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00c      	beq.n	8005824 <HRTIM_HRTIM_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT3) != (uint32_t)RESET)
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	f003 0304 	and.w	r3, r3, #4
 8005810:	2b00      	cmp	r3, #0
 8005812:	d007      	beq.n	8005824 <HRTIM_HRTIM_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT3);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2204      	movs	r2, #4
 800581a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault3Callback(hhrtim);
#else
      HAL_HRTIM_Fault3Callback(hhrtim);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f7ff fa8a 	bl	8004d38 <HAL_HRTIM_Fault3Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 4 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT4) != (uint32_t)RESET)
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f003 0308 	and.w	r3, r3, #8
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00c      	beq.n	8005848 <HRTIM_HRTIM_ISR+0xac>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT4) != (uint32_t)RESET)
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	f003 0308 	and.w	r3, r3, #8
 8005834:	2b00      	cmp	r3, #0
 8005836:	d007      	beq.n	8005848 <HRTIM_HRTIM_ISR+0xac>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT4);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2208      	movs	r2, #8
 800583e:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault4Callback(hhrtim);
#else
      HAL_HRTIM_Fault4Callback(hhrtim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f7ff fa82 	bl	8004d4c <HAL_HRTIM_Fault4Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 5 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT5) != (uint32_t)RESET)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f003 0310 	and.w	r3, r3, #16
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00c      	beq.n	800586c <HRTIM_HRTIM_ISR+0xd0>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT5) != (uint32_t)RESET)
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	f003 0310 	and.w	r3, r3, #16
 8005858:	2b00      	cmp	r3, #0
 800585a:	d007      	beq.n	800586c <HRTIM_HRTIM_ISR+0xd0>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT5);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2210      	movs	r2, #16
 8005862:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 5 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault5Callback(hhrtim);
#else
      HAL_HRTIM_Fault5Callback(hhrtim);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f7ff fa7a 	bl	8004d60 <HAL_HRTIM_Fault5Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Fault 6 event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_FLT6) != (uint32_t)RESET)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00c      	beq.n	8005890 <HRTIM_HRTIM_ISR+0xf4>
  {
    if ((uint32_t)(ierits & HRTIM_IT_FLT6) != (uint32_t)RESET)
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587c:	2b00      	cmp	r3, #0
 800587e:	d007      	beq.n	8005890 <HRTIM_HRTIM_ISR+0xf4>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_FLT6);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	2240      	movs	r2, #64	@ 0x40
 8005886:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Fault 6 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Fault6Callback(hhrtim);
#else
      HAL_HRTIM_Fault6Callback(hhrtim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f7ff fa72 	bl	8004d74 <HAL_HRTIM_Fault6Callback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* System fault event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_SYSFLT) != (uint32_t)RESET)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f003 0320 	and.w	r3, r3, #32
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00c      	beq.n	80058b4 <HRTIM_HRTIM_ISR+0x118>
  {
    if ((uint32_t)(ierits & HRTIM_IT_SYSFLT) != (uint32_t)RESET)
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	f003 0320 	and.w	r3, r3, #32
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d007      	beq.n	80058b4 <HRTIM_HRTIM_ISR+0x118>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_SYSFLT);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	2220      	movs	r2, #32
 80058aa:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SystemFaultCallback(hhrtim);
#else
      HAL_HRTIM_SystemFaultCallback(hhrtim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f7ff fa6a 	bl	8004d88 <HAL_HRTIM_SystemFaultCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 80058b4:	bf00      	nop
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HRTIM_Master_ISR>:
  * @brief  Master timer interrupts service routine
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval None
  */
static void HRTIM_Master_ISR(HRTIM_HandleTypeDef *hhrtim)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b086      	sub	sp, #24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hhrtim->Instance->sCommonRegs.ISR);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f8d3 3388 	ldr.w	r3, [r3, #904]	@ 0x388
 80058cc:	617b      	str	r3, [r7, #20]
  uint32_t ierits    = READ_REG(hhrtim->Instance->sCommonRegs.IER);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f8d3 3390 	ldr.w	r3, [r3, #912]	@ 0x390
 80058d6:	613b      	str	r3, [r7, #16]
  uint32_t misrflags = READ_REG(hhrtim->Instance->sMasterRegs.MISR);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	60fb      	str	r3, [r7, #12]
  uint32_t mdierits  = READ_REG(hhrtim->Instance->sMasterRegs.MDIER);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	60bb      	str	r3, [r7, #8]

  /* DLL calibration ready event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_DLLRDY) != (uint32_t)RESET)
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d015      	beq.n	800591e <HRTIM_Master_ISR+0x62>
  {
    if ((uint32_t)(ierits & HRTIM_IT_DLLRDY) != (uint32_t)RESET)
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d010      	beq.n	800591e <HRTIM_Master_ISR+0x62>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_DLLRDY);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005904:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Set HRTIM State */
      hhrtim->State = HAL_HRTIM_STATE_READY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

      /* Process unlocked */
      __HAL_UNLOCK(hhrtim);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

      /* Invoke System fault event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DLLCalibrationReadyCallback(hhrtim);
#else
      HAL_HRTIM_DLLCalibrationReadyCallback(hhrtim);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f7ff fa3f 	bl	8004d9c <HAL_HRTIM_DLLCalibrationReadyCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Burst mode period event */
  if ((uint32_t)(isrflags & HRTIM_FLAG_BMPER) != (uint32_t)RESET)
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00d      	beq.n	8005944 <HRTIM_Master_ISR+0x88>
  {
    if ((uint32_t)(ierits & HRTIM_IT_BMPER) != (uint32_t)RESET)
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800592e:	2b00      	cmp	r3, #0
 8005930:	d008      	beq.n	8005944 <HRTIM_Master_ISR+0x88>
    {
      __HAL_HRTIM_CLEAR_IT(hhrtim, HRTIM_IT_BMPER);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800593a:	f8c3 238c 	str.w	r2, [r3, #908]	@ 0x38c

      /* Invoke Burst mode period event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->BurstModePeriodCallback(hhrtim);
#else
      HAL_HRTIM_BurstModePeriodCallback(hhrtim);
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f7ff fa36 	bl	8004db0 <HAL_HRTIM_BurstModePeriodCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 1 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP1) != (uint32_t)RESET)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	2b00      	cmp	r3, #0
 800594c:	d00c      	beq.n	8005968 <HRTIM_Master_ISR+0xac>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP1) != (uint32_t)RESET)
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b00      	cmp	r3, #0
 8005956:	d007      	beq.n	8005968 <HRTIM_Master_ISR+0xac>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP1);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2201      	movs	r2, #1
 800595e:	609a      	str	r2, [r3, #8]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005960:	2106      	movs	r1, #6
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f7ff fa4e 	bl	8004e04 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 2 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP2) != (uint32_t)RESET)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f003 0302 	and.w	r3, r3, #2
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00c      	beq.n	800598c <HRTIM_Master_ISR+0xd0>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP2) != (uint32_t)RESET)
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	f003 0302 	and.w	r3, r3, #2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d007      	beq.n	800598c <HRTIM_Master_ISR+0xd0>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP2);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2202      	movs	r2, #2
 8005982:	609a      	str	r2, [r3, #8]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005984:	2106      	movs	r1, #6
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f7ff fa47 	bl	8004e1a <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 3 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP3) != (uint32_t)RESET)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f003 0304 	and.w	r3, r3, #4
 8005992:	2b00      	cmp	r3, #0
 8005994:	d00c      	beq.n	80059b0 <HRTIM_Master_ISR+0xf4>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP3) != (uint32_t)RESET)
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	f003 0304 	and.w	r3, r3, #4
 800599c:	2b00      	cmp	r3, #0
 800599e:	d007      	beq.n	80059b0 <HRTIM_Master_ISR+0xf4>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP3);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2204      	movs	r2, #4
 80059a6:	609a      	str	r2, [r3, #8]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80059a8:	2106      	movs	r1, #6
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7ff fa40 	bl	8004e30 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer compare 4 event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MCMP4) != (uint32_t)RESET)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f003 0308 	and.w	r3, r3, #8
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00c      	beq.n	80059d4 <HRTIM_Master_ISR+0x118>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MCMP4) != (uint32_t)RESET)
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	f003 0308 	and.w	r3, r3, #8
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d007      	beq.n	80059d4 <HRTIM_Master_ISR+0x118>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MCMP4);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2208      	movs	r2, #8
 80059ca:	609a      	str	r2, [r3, #8]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80059cc:	2106      	movs	r1, #6
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f7ff fa39 	bl	8004e46 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer repetition event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MREP) != (uint32_t)RESET)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f003 0310 	and.w	r3, r3, #16
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d00c      	beq.n	80059f8 <HRTIM_Master_ISR+0x13c>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MREP) != (uint32_t)RESET)
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	f003 0310 	and.w	r3, r3, #16
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d007      	beq.n	80059f8 <HRTIM_Master_ISR+0x13c>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MREP);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2210      	movs	r2, #16
 80059ee:	609a      	str	r2, [r3, #8]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 80059f0:	2106      	movs	r1, #6
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f7ff f9fb 	bl	8004dee <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Synchronization input event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_SYNC) != (uint32_t)RESET)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f003 0320 	and.w	r3, r3, #32
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00b      	beq.n	8005a1a <HRTIM_Master_ISR+0x15e>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_SYNC) != (uint32_t)RESET)
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	f003 0320 	and.w	r3, r3, #32
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d006      	beq.n	8005a1a <HRTIM_Master_ISR+0x15e>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_SYNC);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2220      	movs	r2, #32
 8005a12:	609a      	str	r2, [r3, #8]

      /* Invoke synchronization event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->SynchronizationEventCallback(hhrtim);
#else
      HAL_HRTIM_SynchronizationEventCallback(hhrtim);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7ff f9d5 	bl	8004dc4 <HAL_HRTIM_SynchronizationEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Master timer registers update event */
  if ((uint32_t)(misrflags & HRTIM_MASTER_FLAG_MUPD) != (uint32_t)RESET)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00c      	beq.n	8005a3e <HRTIM_Master_ISR+0x182>
  {
    if ((uint32_t)(mdierits & HRTIM_MASTER_IT_MUPD) != (uint32_t)RESET)
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d007      	beq.n	8005a3e <HRTIM_Master_ISR+0x182>
    {
      __HAL_HRTIM_MASTER_CLEAR_IT(hhrtim, HRTIM_MASTER_IT_MUPD);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	2240      	movs	r2, #64	@ 0x40
 8005a34:	609a      	str	r2, [r3, #8]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, HRTIM_TIMERINDEX_MASTER);
 8005a36:	2106      	movs	r1, #6
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f7ff f9cd 	bl	8004dd8 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a3e:	bf00      	nop
 8005a40:	3718      	adds	r7, #24
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}

08005a46 <HRTIM_Timer_ISR>:
  *                   @arg HRTIM_TIMERINDEX_TIMER_F for timer F
  * @retval None
  */
static void HRTIM_Timer_ISR(HRTIM_HandleTypeDef *hhrtim,
                            uint32_t TimerIdx)
{
 8005a46:	b580      	push	{r7, lr}
 8005a48:	b084      	sub	sp, #16
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
 8005a4e:	6039      	str	r1, [r7, #0]
  uint32_t tisrflags = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxISR);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	3301      	adds	r3, #1
 8005a58:	01db      	lsls	r3, r3, #7
 8005a5a:	4413      	add	r3, r2
 8005a5c:	3304      	adds	r3, #4
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	60fb      	str	r3, [r7, #12]
  uint32_t tdierits  = READ_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxDIER);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	01db      	lsls	r3, r3, #7
 8005a6a:	4413      	add	r3, r2
 8005a6c:	338c      	adds	r3, #140	@ 0x8c
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	60bb      	str	r3, [r7, #8]

  /* Timer compare 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP1) != (uint32_t)RESET)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f003 0301 	and.w	r3, r3, #1
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d010      	beq.n	8005a9e <HRTIM_Timer_ISR+0x58>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP1) != (uint32_t)RESET)
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	f003 0301 	and.w	r3, r3, #1
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d00b      	beq.n	8005a9e <HRTIM_Timer_ISR+0x58>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP1);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	01db      	lsls	r3, r3, #7
 8005a8e:	4413      	add	r3, r2
 8005a90:	3388      	adds	r3, #136	@ 0x88
 8005a92:	2201      	movs	r2, #1
 8005a94:	601a      	str	r2, [r3, #0]

      /* Invoke compare 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare1EventCallback(hhrtim, TimerIdx);
 8005a96:	6839      	ldr	r1, [r7, #0]
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f7ff f9b3 	bl	8004e04 <HAL_HRTIM_Compare1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP2) != (uint32_t)RESET)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f003 0302 	and.w	r3, r3, #2
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d010      	beq.n	8005aca <HRTIM_Timer_ISR+0x84>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP2) != (uint32_t)RESET)
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d00b      	beq.n	8005aca <HRTIM_Timer_ISR+0x84>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP2);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	01db      	lsls	r3, r3, #7
 8005aba:	4413      	add	r3, r2
 8005abc:	3388      	adds	r3, #136	@ 0x88
 8005abe:	2202      	movs	r2, #2
 8005ac0:	601a      	str	r2, [r3, #0]

      /* Invoke compare 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare2EventCallback(hhrtim, TimerIdx);
 8005ac2:	6839      	ldr	r1, [r7, #0]
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7ff f9a8 	bl	8004e1a <HAL_HRTIM_Compare2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 3 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP3) != (uint32_t)RESET)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f003 0304 	and.w	r3, r3, #4
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d010      	beq.n	8005af6 <HRTIM_Timer_ISR+0xb0>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP3) != (uint32_t)RESET)
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	f003 0304 	and.w	r3, r3, #4
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00b      	beq.n	8005af6 <HRTIM_Timer_ISR+0xb0>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP3);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	01db      	lsls	r3, r3, #7
 8005ae6:	4413      	add	r3, r2
 8005ae8:	3388      	adds	r3, #136	@ 0x88
 8005aea:	2204      	movs	r2, #4
 8005aec:	601a      	str	r2, [r3, #0]

      /* Invoke compare 3 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare3EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare3EventCallback(hhrtim, TimerIdx);
 8005aee:	6839      	ldr	r1, [r7, #0]
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f7ff f99d 	bl	8004e30 <HAL_HRTIM_Compare3EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer compare 4 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CMP4) != (uint32_t)RESET)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f003 0308 	and.w	r3, r3, #8
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d010      	beq.n	8005b22 <HRTIM_Timer_ISR+0xdc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CMP4) != (uint32_t)RESET)
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	f003 0308 	and.w	r3, r3, #8
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00b      	beq.n	8005b22 <HRTIM_Timer_ISR+0xdc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CMP4);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	01db      	lsls	r3, r3, #7
 8005b12:	4413      	add	r3, r2
 8005b14:	3388      	adds	r3, #136	@ 0x88
 8005b16:	2208      	movs	r2, #8
 8005b18:	601a      	str	r2, [r3, #0]

      /* Invoke compare 4 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Compare4EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Compare4EventCallback(hhrtim, TimerIdx);
 8005b1a:	6839      	ldr	r1, [r7, #0]
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f7ff f992 	bl	8004e46 <HAL_HRTIM_Compare4EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer repetition event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_REP) != (uint32_t)RESET)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f003 0310 	and.w	r3, r3, #16
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d010      	beq.n	8005b4e <HRTIM_Timer_ISR+0x108>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_REP) != (uint32_t)RESET)
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	f003 0310 	and.w	r3, r3, #16
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00b      	beq.n	8005b4e <HRTIM_Timer_ISR+0x108>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_REP);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	01db      	lsls	r3, r3, #7
 8005b3e:	4413      	add	r3, r2
 8005b40:	3388      	adds	r3, #136	@ 0x88
 8005b42:	2210      	movs	r2, #16
 8005b44:	601a      	str	r2, [r3, #0]

      /* Invoke repetition event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RepetitionEventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RepetitionEventCallback(hhrtim, TimerIdx);
 8005b46:	6839      	ldr	r1, [r7, #0]
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f7ff f950 	bl	8004dee <HAL_HRTIM_RepetitionEventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer registers update event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_UPD) != (uint32_t)RESET)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d010      	beq.n	8005b7a <HRTIM_Timer_ISR+0x134>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_UPD) != (uint32_t)RESET)
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00b      	beq.n	8005b7a <HRTIM_Timer_ISR+0x134>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_UPD);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	01db      	lsls	r3, r3, #7
 8005b6a:	4413      	add	r3, r2
 8005b6c:	3388      	adds	r3, #136	@ 0x88
 8005b6e:	2240      	movs	r2, #64	@ 0x40
 8005b70:	601a      	str	r2, [r3, #0]

      /* Invoke registers update event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->RegistersUpdateCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_RegistersUpdateCallback(hhrtim, TimerIdx);
 8005b72:	6839      	ldr	r1, [r7, #0]
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f7ff f92f 	bl	8004dd8 <HAL_HRTIM_RegistersUpdateCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 1 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT1) != (uint32_t)RESET)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d010      	beq.n	8005ba6 <HRTIM_Timer_ISR+0x160>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT1) != (uint32_t)RESET)
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00b      	beq.n	8005ba6 <HRTIM_Timer_ISR+0x160>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT1);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	01db      	lsls	r3, r3, #7
 8005b96:	4413      	add	r3, r2
 8005b98:	3388      	adds	r3, #136	@ 0x88
 8005b9a:	2280      	movs	r2, #128	@ 0x80
 8005b9c:	601a      	str	r2, [r3, #0]

      /* Invoke capture 1 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture1EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture1EventCallback(hhrtim, TimerIdx);
 8005b9e:	6839      	ldr	r1, [r7, #0]
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f7ff f95b 	bl	8004e5c <HAL_HRTIM_Capture1EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer capture 2 event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_CPT2) != (uint32_t)RESET)
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d011      	beq.n	8005bd4 <HRTIM_Timer_ISR+0x18e>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_CPT2) != (uint32_t)RESET)
 8005bb0:	68bb      	ldr	r3, [r7, #8]
 8005bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00c      	beq.n	8005bd4 <HRTIM_Timer_ISR+0x18e>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_CPT2);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	01db      	lsls	r3, r3, #7
 8005bc2:	4413      	add	r3, r2
 8005bc4:	3388      	adds	r3, #136	@ 0x88
 8005bc6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bca:	601a      	str	r2, [r3, #0]

      /* Invoke capture 2 event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Capture2EventCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Capture2EventCallback(hhrtim, TimerIdx);
 8005bcc:	6839      	ldr	r1, [r7, #0]
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f7ff f94f 	bl	8004e72 <HAL_HRTIM_Capture2EventCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET1) != (uint32_t)RESET)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d011      	beq.n	8005c02 <HRTIM_Timer_ISR+0x1bc>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET1) != (uint32_t)RESET)
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00c      	beq.n	8005c02 <HRTIM_Timer_ISR+0x1bc>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET1);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	01db      	lsls	r3, r3, #7
 8005bf0:	4413      	add	r3, r2
 8005bf2:	3388      	adds	r3, #136	@ 0x88
 8005bf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bf8:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1SetCallback(hhrtim, TimerIdx);
 8005bfa:	6839      	ldr	r1, [r7, #0]
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f7ff f959 	bl	8004eb4 <HAL_HRTIM_Output1SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 1 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST1) != (uint32_t)RESET)
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d011      	beq.n	8005c30 <HRTIM_Timer_ISR+0x1ea>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST1) != (uint32_t)RESET)
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00c      	beq.n	8005c30 <HRTIM_Timer_ISR+0x1ea>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST1);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	01db      	lsls	r3, r3, #7
 8005c1e:	4413      	add	r3, r2
 8005c20:	3388      	adds	r3, #136	@ 0x88
 8005c22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005c26:	601a      	str	r2, [r3, #0]

      /* Invoke output 1 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output1ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output1ResetCallback(hhrtim, TimerIdx);
 8005c28:	6839      	ldr	r1, [r7, #0]
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7ff f94d 	bl	8004eca <HAL_HRTIM_Output1ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 set event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_SET2) != (uint32_t)RESET)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d011      	beq.n	8005c5e <HRTIM_Timer_ISR+0x218>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_SET2) != (uint32_t)RESET)
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00c      	beq.n	8005c5e <HRTIM_Timer_ISR+0x218>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_SET2);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	01db      	lsls	r3, r3, #7
 8005c4c:	4413      	add	r3, r2
 8005c4e:	3388      	adds	r3, #136	@ 0x88
 8005c50:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c54:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 set event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2SetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2SetCallback(hhrtim, TimerIdx);
 8005c56:	6839      	ldr	r1, [r7, #0]
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f7ff f941 	bl	8004ee0 <HAL_HRTIM_Output2SetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer output 2 reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST2) != (uint32_t)RESET)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d011      	beq.n	8005c8c <HRTIM_Timer_ISR+0x246>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST2) != (uint32_t)RESET)
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00c      	beq.n	8005c8c <HRTIM_Timer_ISR+0x246>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST2);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	01db      	lsls	r3, r3, #7
 8005c7a:	4413      	add	r3, r2
 8005c7c:	3388      	adds	r3, #136	@ 0x88
 8005c7e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005c82:	601a      	str	r2, [r3, #0]

      /* Invoke output 2 reset event callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->Output2ResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_Output2ResetCallback(hhrtim, TimerIdx);
 8005c84:	6839      	ldr	r1, [r7, #0]
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f7ff f935 	bl	8004ef6 <HAL_HRTIM_Output2ResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Timer reset event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_RST) != (uint32_t)RESET)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d011      	beq.n	8005cba <HRTIM_Timer_ISR+0x274>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_RST) != (uint32_t)RESET)
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00c      	beq.n	8005cba <HRTIM_Timer_ISR+0x274>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_RST);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	01db      	lsls	r3, r3, #7
 8005ca8:	4413      	add	r3, r2
 8005caa:	3388      	adds	r3, #136	@ 0x88
 8005cac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005cb0:	601a      	str	r2, [r3, #0]

      /* Invoke timer reset callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->CounterResetCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_CounterResetCallback(hhrtim, TimerIdx);
 8005cb2:	6839      	ldr	r1, [r7, #0]
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f7ff f8f2 	bl	8004e9e <HAL_HRTIM_CounterResetCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }

  /* Delayed protection event */
  if ((uint32_t)(tisrflags & HRTIM_TIM_FLAG_DLYPRT) != (uint32_t)RESET)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d011      	beq.n	8005ce8 <HRTIM_Timer_ISR+0x2a2>
  {
    if ((uint32_t)(tdierits & HRTIM_TIM_IT_DLYPRT) != (uint32_t)RESET)
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00c      	beq.n	8005ce8 <HRTIM_Timer_ISR+0x2a2>
    {
      __HAL_HRTIM_TIMER_CLEAR_IT(hhrtim, TimerIdx, HRTIM_TIM_IT_DLYPRT);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	683b      	ldr	r3, [r7, #0]
 8005cd4:	01db      	lsls	r3, r3, #7
 8005cd6:	4413      	add	r3, r2
 8005cd8:	3388      	adds	r3, #136	@ 0x88
 8005cda:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005cde:	601a      	str	r2, [r3, #0]

      /* Invoke delayed protection callback */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
      hhrtim->DelayedProtectionCallback(hhrtim, TimerIdx);
#else
      HAL_HRTIM_DelayedProtectionCallback(hhrtim, TimerIdx);
 8005ce0:	6839      	ldr	r1, [r7, #0]
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7ff f8d0 	bl	8004e88 <HAL_HRTIM_DelayedProtectionCallback>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ce8:	bf00      	nop
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d101      	bne.n	8005d02 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e0c0      	b.n	8005e84 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8005d08:	b2db      	uxtb	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d106      	bne.n	8005d1c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2200      	movs	r2, #0
 8005d12:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fb feac 	bl	8001a74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2203      	movs	r2, #3
 8005d20:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f004 f96f 	bl	800a00c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d2e:	2300      	movs	r3, #0
 8005d30:	73fb      	strb	r3, [r7, #15]
 8005d32:	e03e      	b.n	8005db2 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005d34:	7bfa      	ldrb	r2, [r7, #15]
 8005d36:	6879      	ldr	r1, [r7, #4]
 8005d38:	4613      	mov	r3, r2
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	4413      	add	r3, r2
 8005d3e:	00db      	lsls	r3, r3, #3
 8005d40:	440b      	add	r3, r1
 8005d42:	3311      	adds	r3, #17
 8005d44:	2201      	movs	r2, #1
 8005d46:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005d48:	7bfa      	ldrb	r2, [r7, #15]
 8005d4a:	6879      	ldr	r1, [r7, #4]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	4413      	add	r3, r2
 8005d52:	00db      	lsls	r3, r3, #3
 8005d54:	440b      	add	r3, r1
 8005d56:	3310      	adds	r3, #16
 8005d58:	7bfa      	ldrb	r2, [r7, #15]
 8005d5a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005d5c:	7bfa      	ldrb	r2, [r7, #15]
 8005d5e:	6879      	ldr	r1, [r7, #4]
 8005d60:	4613      	mov	r3, r2
 8005d62:	009b      	lsls	r3, r3, #2
 8005d64:	4413      	add	r3, r2
 8005d66:	00db      	lsls	r3, r3, #3
 8005d68:	440b      	add	r3, r1
 8005d6a:	3313      	adds	r3, #19
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005d70:	7bfa      	ldrb	r2, [r7, #15]
 8005d72:	6879      	ldr	r1, [r7, #4]
 8005d74:	4613      	mov	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	4413      	add	r3, r2
 8005d7a:	00db      	lsls	r3, r3, #3
 8005d7c:	440b      	add	r3, r1
 8005d7e:	3320      	adds	r3, #32
 8005d80:	2200      	movs	r2, #0
 8005d82:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005d84:	7bfa      	ldrb	r2, [r7, #15]
 8005d86:	6879      	ldr	r1, [r7, #4]
 8005d88:	4613      	mov	r3, r2
 8005d8a:	009b      	lsls	r3, r3, #2
 8005d8c:	4413      	add	r3, r2
 8005d8e:	00db      	lsls	r3, r3, #3
 8005d90:	440b      	add	r3, r1
 8005d92:	3324      	adds	r3, #36	@ 0x24
 8005d94:	2200      	movs	r2, #0
 8005d96:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005d98:	7bfb      	ldrb	r3, [r7, #15]
 8005d9a:	6879      	ldr	r1, [r7, #4]
 8005d9c:	1c5a      	adds	r2, r3, #1
 8005d9e:	4613      	mov	r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	4413      	add	r3, r2
 8005da4:	00db      	lsls	r3, r3, #3
 8005da6:	440b      	add	r3, r1
 8005da8:	2200      	movs	r2, #0
 8005daa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005dac:	7bfb      	ldrb	r3, [r7, #15]
 8005dae:	3301      	adds	r3, #1
 8005db0:	73fb      	strb	r3, [r7, #15]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	791b      	ldrb	r3, [r3, #4]
 8005db6:	7bfa      	ldrb	r2, [r7, #15]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d3bb      	bcc.n	8005d34 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	73fb      	strb	r3, [r7, #15]
 8005dc0:	e044      	b.n	8005e4c <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005dc2:	7bfa      	ldrb	r2, [r7, #15]
 8005dc4:	6879      	ldr	r1, [r7, #4]
 8005dc6:	4613      	mov	r3, r2
 8005dc8:	009b      	lsls	r3, r3, #2
 8005dca:	4413      	add	r3, r2
 8005dcc:	00db      	lsls	r3, r3, #3
 8005dce:	440b      	add	r3, r1
 8005dd0:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005dd8:	7bfa      	ldrb	r2, [r7, #15]
 8005dda:	6879      	ldr	r1, [r7, #4]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	009b      	lsls	r3, r3, #2
 8005de0:	4413      	add	r3, r2
 8005de2:	00db      	lsls	r3, r3, #3
 8005de4:	440b      	add	r3, r1
 8005de6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8005dea:	7bfa      	ldrb	r2, [r7, #15]
 8005dec:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005dee:	7bfa      	ldrb	r2, [r7, #15]
 8005df0:	6879      	ldr	r1, [r7, #4]
 8005df2:	4613      	mov	r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4413      	add	r3, r2
 8005df8:	00db      	lsls	r3, r3, #3
 8005dfa:	440b      	add	r3, r1
 8005dfc:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8005e00:	2200      	movs	r2, #0
 8005e02:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005e04:	7bfa      	ldrb	r2, [r7, #15]
 8005e06:	6879      	ldr	r1, [r7, #4]
 8005e08:	4613      	mov	r3, r2
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	4413      	add	r3, r2
 8005e0e:	00db      	lsls	r3, r3, #3
 8005e10:	440b      	add	r3, r1
 8005e12:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8005e16:	2200      	movs	r2, #0
 8005e18:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005e1a:	7bfa      	ldrb	r2, [r7, #15]
 8005e1c:	6879      	ldr	r1, [r7, #4]
 8005e1e:	4613      	mov	r3, r2
 8005e20:	009b      	lsls	r3, r3, #2
 8005e22:	4413      	add	r3, r2
 8005e24:	00db      	lsls	r3, r3, #3
 8005e26:	440b      	add	r3, r1
 8005e28:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005e30:	7bfa      	ldrb	r2, [r7, #15]
 8005e32:	6879      	ldr	r1, [r7, #4]
 8005e34:	4613      	mov	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4413      	add	r3, r2
 8005e3a:	00db      	lsls	r3, r3, #3
 8005e3c:	440b      	add	r3, r1
 8005e3e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8005e42:	2200      	movs	r2, #0
 8005e44:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e46:	7bfb      	ldrb	r3, [r7, #15]
 8005e48:	3301      	adds	r3, #1
 8005e4a:	73fb      	strb	r3, [r7, #15]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	791b      	ldrb	r3, [r3, #4]
 8005e50:	7bfa      	ldrb	r2, [r7, #15]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d3b5      	bcc.n	8005dc2 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6818      	ldr	r0, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	3304      	adds	r3, #4
 8005e5e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8005e62:	f004 f8ee 	bl	800a042 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	7a9b      	ldrb	r3, [r3, #10]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d102      	bne.n	8005e82 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f001 fa26 	bl	80072ce <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f004 feb3 	bl	800ac04 <USB_ReadInterrupts>
 8005e9e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d003      	beq.n	8005eb2 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 f983 	bl	80061b6 <PCD_EP_ISR_Handler>

    return;
 8005eb0:	e110      	b.n	80060d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d013      	beq.n	8005ee4 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005ec4:	b29a      	uxth	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ece:	b292      	uxth	r2, r2
 8005ed0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f000 f92c 	bl	8006132 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005eda:	2100      	movs	r1, #0
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 f946 	bl	800616e <HAL_PCD_SetAddress>

    return;
 8005ee2:	e0f7      	b.n	80060d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00c      	beq.n	8005f08 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005ef6:	b29a      	uxth	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005f00:	b292      	uxth	r2, r2
 8005f02:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005f06:	e0e5      	b.n	80060d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d00c      	beq.n	8005f2c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005f1a:	b29a      	uxth	r2, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f24:	b292      	uxth	r2, r2
 8005f26:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005f2a:	e0d3      	b.n	80060d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d034      	beq.n	8005fa0 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005f3e:	b29a      	uxth	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f022 0204 	bic.w	r2, r2, #4
 8005f48:	b292      	uxth	r2, r2
 8005f4a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f022 0208 	bic.w	r2, r2, #8
 8005f60:	b292      	uxth	r2, r2
 8005f62:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d107      	bne.n	8005f80 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005f78:	2100      	movs	r1, #0
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f001 f9d1 	bl	8007322 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	f000 f8ea 	bl	800615a <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005f8e:	b29a      	uxth	r2, r3
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005f98:	b292      	uxth	r2, r2
 8005f9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8005f9e:	e099      	b.n	80060d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d027      	beq.n	8005ffa <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005fb2:	b29a      	uxth	r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f042 0208 	orr.w	r2, r2, #8
 8005fbc:	b292      	uxth	r2, r2
 8005fbe:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005fca:	b29a      	uxth	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005fd4:	b292      	uxth	r2, r2
 8005fd6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f042 0204 	orr.w	r2, r2, #4
 8005fec:	b292      	uxth	r2, r2
 8005fee:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f000 f8a7 	bl	8006146 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005ff8:	e06c      	b.n	80060d4 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006000:	2b00      	cmp	r3, #0
 8006002:	d040      	beq.n	8006086 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800600c:	b29a      	uxth	r2, r3
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006016:	b292      	uxth	r2, r2
 8006018:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006022:	2b00      	cmp	r3, #0
 8006024:	d12b      	bne.n	800607e <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800602e:	b29a      	uxth	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f042 0204 	orr.w	r2, r2, #4
 8006038:	b292      	uxth	r2, r2
 800603a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006046:	b29a      	uxth	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f042 0208 	orr.w	r2, r2, #8
 8006050:	b292      	uxth	r2, r2
 8006052:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2201      	movs	r2, #1
 800605a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006066:	b29b      	uxth	r3, r3
 8006068:	089b      	lsrs	r3, r3, #2
 800606a:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006074:	2101      	movs	r1, #1
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f001 f953 	bl	8007322 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800607c:	e02a      	b.n	80060d4 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f861 	bl	8006146 <HAL_PCD_SuspendCallback>
    return;
 8006084:	e026      	b.n	80060d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800608c:	2b00      	cmp	r3, #0
 800608e:	d00f      	beq.n	80060b0 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006098:	b29a      	uxth	r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80060a2:	b292      	uxth	r2, r2
 80060a4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 f838 	bl	800611e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80060ae:	e011      	b.n	80060d4 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00c      	beq.n	80060d4 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80060c2:	b29a      	uxth	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060cc:	b292      	uxth	r2, r2
 80060ce:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80060d2:	bf00      	nop
  }
}
 80060d4:	3710      	adds	r7, #16
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}

080060da <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80060da:	b480      	push	{r7}
 80060dc:	b083      	sub	sp, #12
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
 80060e2:	460b      	mov	r3, r1
 80060e4:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 80060e6:	bf00      	nop
 80060e8:	370c      	adds	r7, #12
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b083      	sub	sp, #12
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
 80060fa:	460b      	mov	r3, r1
 80060fc:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 80060fe:	bf00      	nop
 8006100:	370c      	adds	r7, #12
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 800610a:	b480      	push	{r7}
 800610c:	b083      	sub	sp, #12
 800610e:	af00      	add	r7, sp, #0
 8006110:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8006112:	bf00      	nop
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr

0800611e <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800611e:	b480      	push	{r7}
 8006120:	b083      	sub	sp, #12
 8006122:	af00      	add	r7, sp, #0
 8006124:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8006126:	bf00      	nop
 8006128:	370c      	adds	r7, #12
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr

08006132 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8006132:	b480      	push	{r7}
 8006134:	b083      	sub	sp, #12
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 800613a:	bf00      	nop
 800613c:	370c      	adds	r7, #12
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr

08006146 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8006146:	b480      	push	{r7}
 8006148:	b083      	sub	sp, #12
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 800614e:	bf00      	nop
 8006150:	370c      	adds	r7, #12
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr

0800615a <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 800615a:	b480      	push	{r7}
 800615c:	b083      	sub	sp, #12
 800615e:	af00      	add	r7, sp, #0
 8006160:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8006162:	bf00      	nop
 8006164:	370c      	adds	r7, #12
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr

0800616e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800616e:	b580      	push	{r7, lr}
 8006170:	b082      	sub	sp, #8
 8006172:	af00      	add	r7, sp, #0
 8006174:	6078      	str	r0, [r7, #4]
 8006176:	460b      	mov	r3, r1
 8006178:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006180:	2b01      	cmp	r3, #1
 8006182:	d101      	bne.n	8006188 <HAL_PCD_SetAddress+0x1a>
 8006184:	2302      	movs	r3, #2
 8006186:	e012      	b.n	80061ae <HAL_PCD_SetAddress+0x40>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	78fa      	ldrb	r2, [r7, #3]
 8006194:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	78fa      	ldrb	r2, [r7, #3]
 800619c:	4611      	mov	r1, r2
 800619e:	4618      	mov	r0, r3
 80061a0:	f004 fd1c 	bl	800abdc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80061ac:	2300      	movs	r3, #0
}
 80061ae:	4618      	mov	r0, r3
 80061b0:	3708      	adds	r7, #8
 80061b2:	46bd      	mov	sp, r7
 80061b4:	bd80      	pop	{r7, pc}

080061b6 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80061b6:	b580      	push	{r7, lr}
 80061b8:	b092      	sub	sp, #72	@ 0x48
 80061ba:	af00      	add	r7, sp, #0
 80061bc:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80061be:	e333      	b.n	8006828 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80061c8:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80061ca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	f003 030f 	and.w	r3, r3, #15
 80061d2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 80061d6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f040 8108 	bne.w	80063f0 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80061e0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80061e2:	f003 0310 	and.w	r3, r3, #16
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d14c      	bne.n	8006284 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	881b      	ldrh	r3, [r3, #0]
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80061f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061fa:	813b      	strh	r3, [r7, #8]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681a      	ldr	r2, [r3, #0]
 8006200:	893b      	ldrh	r3, [r7, #8]
 8006202:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006206:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800620a:	b29b      	uxth	r3, r3
 800620c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	3310      	adds	r3, #16
 8006212:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800621c:	b29b      	uxth	r3, r3
 800621e:	461a      	mov	r2, r3
 8006220:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006222:	781b      	ldrb	r3, [r3, #0]
 8006224:	00db      	lsls	r3, r3, #3
 8006226:	4413      	add	r3, r2
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	6812      	ldr	r2, [r2, #0]
 800622c:	4413      	add	r3, r2
 800622e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006232:	881b      	ldrh	r3, [r3, #0]
 8006234:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800623a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800623c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800623e:	695a      	ldr	r2, [r3, #20]
 8006240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006242:	69db      	ldr	r3, [r3, #28]
 8006244:	441a      	add	r2, r3
 8006246:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006248:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800624a:	2100      	movs	r1, #0
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f7ff ff50 	bl	80060f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	7b1b      	ldrb	r3, [r3, #12]
 8006256:	b2db      	uxtb	r3, r3
 8006258:	2b00      	cmp	r3, #0
 800625a:	f000 82e5 	beq.w	8006828 <PCD_EP_ISR_Handler+0x672>
 800625e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	2b00      	cmp	r3, #0
 8006264:	f040 82e0 	bne.w	8006828 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	7b1b      	ldrb	r3, [r3, #12]
 800626c:	b2db      	uxtb	r3, r3
 800626e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006272:	b2da      	uxtb	r2, r3
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	731a      	strb	r2, [r3, #12]
 8006282:	e2d1      	b.n	8006828 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800628a:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	881b      	ldrh	r3, [r3, #0]
 8006292:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006294:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006296:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800629a:	2b00      	cmp	r3, #0
 800629c:	d032      	beq.n	8006304 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	461a      	mov	r2, r3
 80062aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062ac:	781b      	ldrb	r3, [r3, #0]
 80062ae:	00db      	lsls	r3, r3, #3
 80062b0:	4413      	add	r3, r2
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	6812      	ldr	r2, [r2, #0]
 80062b6:	4413      	add	r3, r2
 80062b8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80062bc:	881b      	ldrh	r3, [r3, #0]
 80062be:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80062c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062c4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6818      	ldr	r0, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80062d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062d2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80062d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062d6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80062d8:	b29b      	uxth	r3, r3
 80062da:	f004 fce5 	bl	800aca8 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	881b      	ldrh	r3, [r3, #0]
 80062e4:	b29a      	uxth	r2, r3
 80062e6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80062ea:	4013      	ands	r3, r2
 80062ec:	817b      	strh	r3, [r7, #10]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	897a      	ldrh	r2, [r7, #10]
 80062f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80062f8:	b292      	uxth	r2, r2
 80062fa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7ff ff04 	bl	800610a <HAL_PCD_SetupStageCallback>
 8006302:	e291      	b.n	8006828 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006304:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006308:	2b00      	cmp	r3, #0
 800630a:	f280 828d 	bge.w	8006828 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	881b      	ldrh	r3, [r3, #0]
 8006314:	b29a      	uxth	r2, r3
 8006316:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800631a:	4013      	ands	r3, r2
 800631c:	81fb      	strh	r3, [r7, #14]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	89fa      	ldrh	r2, [r7, #14]
 8006324:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006328:	b292      	uxth	r2, r2
 800632a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006334:	b29b      	uxth	r3, r3
 8006336:	461a      	mov	r2, r3
 8006338:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	00db      	lsls	r3, r3, #3
 800633e:	4413      	add	r3, r2
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	6812      	ldr	r2, [r2, #0]
 8006344:	4413      	add	r3, r2
 8006346:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800634a:	881b      	ldrh	r3, [r3, #0]
 800634c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006352:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006354:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006356:	69db      	ldr	r3, [r3, #28]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d019      	beq.n	8006390 <PCD_EP_ISR_Handler+0x1da>
 800635c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800635e:	695b      	ldr	r3, [r3, #20]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d015      	beq.n	8006390 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	6818      	ldr	r0, [r3, #0]
 8006368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800636a:	6959      	ldr	r1, [r3, #20]
 800636c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800636e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006370:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006372:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006374:	b29b      	uxth	r3, r3
 8006376:	f004 fc97 	bl	800aca8 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800637a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800637c:	695a      	ldr	r2, [r3, #20]
 800637e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006380:	69db      	ldr	r3, [r3, #28]
 8006382:	441a      	add	r2, r3
 8006384:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006386:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006388:	2100      	movs	r1, #0
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7ff fea5 	bl	80060da <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	881b      	ldrh	r3, [r3, #0]
 8006396:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006398:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800639a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f040 8242 	bne.w	8006828 <PCD_EP_ISR_Handler+0x672>
 80063a4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80063a6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80063aa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80063ae:	f000 823b 	beq.w	8006828 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	881b      	ldrh	r3, [r3, #0]
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063c2:	81bb      	strh	r3, [r7, #12]
 80063c4:	89bb      	ldrh	r3, [r7, #12]
 80063c6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80063ca:	81bb      	strh	r3, [r7, #12]
 80063cc:	89bb      	ldrh	r3, [r7, #12]
 80063ce:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80063d2:	81bb      	strh	r3, [r7, #12]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	89bb      	ldrh	r3, [r7, #12]
 80063da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063e2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	8013      	strh	r3, [r2, #0]
 80063ee:	e21b      	b.n	8006828 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	461a      	mov	r2, r3
 80063f6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	4413      	add	r3, r2
 80063fe:	881b      	ldrh	r3, [r3, #0]
 8006400:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006402:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006406:	2b00      	cmp	r3, #0
 8006408:	f280 80f1 	bge.w	80065ee <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	461a      	mov	r2, r3
 8006412:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006416:	009b      	lsls	r3, r3, #2
 8006418:	4413      	add	r3, r2
 800641a:	881b      	ldrh	r3, [r3, #0]
 800641c:	b29a      	uxth	r2, r3
 800641e:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006422:	4013      	ands	r3, r2
 8006424:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	461a      	mov	r2, r3
 800642c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	4413      	add	r3, r2
 8006434:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8006436:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800643a:	b292      	uxth	r2, r2
 800643c:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800643e:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006442:	4613      	mov	r3, r2
 8006444:	009b      	lsls	r3, r3, #2
 8006446:	4413      	add	r3, r2
 8006448:	00db      	lsls	r3, r3, #3
 800644a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800644e:	687a      	ldr	r2, [r7, #4]
 8006450:	4413      	add	r3, r2
 8006452:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006454:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006456:	7b1b      	ldrb	r3, [r3, #12]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d123      	bne.n	80064a4 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006464:	b29b      	uxth	r3, r3
 8006466:	461a      	mov	r2, r3
 8006468:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800646a:	781b      	ldrb	r3, [r3, #0]
 800646c:	00db      	lsls	r3, r3, #3
 800646e:	4413      	add	r3, r2
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	6812      	ldr	r2, [r2, #0]
 8006474:	4413      	add	r3, r2
 8006476:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800647a:	881b      	ldrh	r3, [r3, #0]
 800647c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006480:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8006484:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006488:	2b00      	cmp	r3, #0
 800648a:	f000 808b 	beq.w	80065a4 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6818      	ldr	r0, [r3, #0]
 8006492:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006494:	6959      	ldr	r1, [r3, #20]
 8006496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006498:	88da      	ldrh	r2, [r3, #6]
 800649a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800649e:	f004 fc03 	bl	800aca8 <USB_ReadPMA>
 80064a2:	e07f      	b.n	80065a4 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80064a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064a6:	78db      	ldrb	r3, [r3, #3]
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d109      	bne.n	80064c0 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80064ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80064ae:	461a      	mov	r2, r3
 80064b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 f9c6 	bl	8006844 <HAL_PCD_EP_DB_Receive>
 80064b8:	4603      	mov	r3, r0
 80064ba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80064be:	e071      	b.n	80065a4 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	461a      	mov	r2, r3
 80064c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	4413      	add	r3, r2
 80064ce:	881b      	ldrh	r3, [r3, #0]
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064da:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	461a      	mov	r2, r3
 80064e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064e4:	781b      	ldrb	r3, [r3, #0]
 80064e6:	009b      	lsls	r3, r3, #2
 80064e8:	441a      	add	r2, r3
 80064ea:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80064ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	461a      	mov	r2, r3
 8006506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006508:	781b      	ldrb	r3, [r3, #0]
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4413      	add	r3, r2
 800650e:	881b      	ldrh	r3, [r3, #0]
 8006510:	b29b      	uxth	r3, r3
 8006512:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006516:	2b00      	cmp	r3, #0
 8006518:	d022      	beq.n	8006560 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006522:	b29b      	uxth	r3, r3
 8006524:	461a      	mov	r2, r3
 8006526:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006528:	781b      	ldrb	r3, [r3, #0]
 800652a:	00db      	lsls	r3, r3, #3
 800652c:	4413      	add	r3, r2
 800652e:	687a      	ldr	r2, [r7, #4]
 8006530:	6812      	ldr	r2, [r2, #0]
 8006532:	4413      	add	r3, r2
 8006534:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006538:	881b      	ldrh	r3, [r3, #0]
 800653a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800653e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006542:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006546:	2b00      	cmp	r3, #0
 8006548:	d02c      	beq.n	80065a4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	6818      	ldr	r0, [r3, #0]
 800654e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006550:	6959      	ldr	r1, [r3, #20]
 8006552:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006554:	891a      	ldrh	r2, [r3, #8]
 8006556:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800655a:	f004 fba5 	bl	800aca8 <USB_ReadPMA>
 800655e:	e021      	b.n	80065a4 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006568:	b29b      	uxth	r3, r3
 800656a:	461a      	mov	r2, r3
 800656c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800656e:	781b      	ldrb	r3, [r3, #0]
 8006570:	00db      	lsls	r3, r3, #3
 8006572:	4413      	add	r3, r2
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	6812      	ldr	r2, [r2, #0]
 8006578:	4413      	add	r3, r2
 800657a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800657e:	881b      	ldrh	r3, [r3, #0]
 8006580:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006584:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8006588:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800658c:	2b00      	cmp	r3, #0
 800658e:	d009      	beq.n	80065a4 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6818      	ldr	r0, [r3, #0]
 8006594:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006596:	6959      	ldr	r1, [r3, #20]
 8006598:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800659a:	895a      	ldrh	r2, [r3, #10]
 800659c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80065a0:	f004 fb82 	bl	800aca8 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80065a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065a6:	69da      	ldr	r2, [r3, #28]
 80065a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80065ac:	441a      	add	r2, r3
 80065ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065b0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80065b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065b4:	695a      	ldr	r2, [r3, #20]
 80065b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80065ba:	441a      	add	r2, r3
 80065bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065be:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80065c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065c2:	699b      	ldr	r3, [r3, #24]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d005      	beq.n	80065d4 <PCD_EP_ISR_Handler+0x41e>
 80065c8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80065cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065ce:	691b      	ldr	r3, [r3, #16]
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d206      	bcs.n	80065e2 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80065d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065d6:	781b      	ldrb	r3, [r3, #0]
 80065d8:	4619      	mov	r1, r3
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f7ff fd7d 	bl	80060da <HAL_PCD_DataOutStageCallback>
 80065e0:	e005      	b.n	80065ee <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065e8:	4618      	mov	r0, r3
 80065ea:	f003 fd48 	bl	800a07e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80065ee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80065f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f000 8117 	beq.w	8006828 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80065fa:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80065fe:	4613      	mov	r3, r2
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	4413      	add	r3, r2
 8006604:	00db      	lsls	r3, r3, #3
 8006606:	3310      	adds	r3, #16
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	4413      	add	r3, r2
 800660c:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	461a      	mov	r2, r3
 8006614:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	4413      	add	r3, r2
 800661c:	881b      	ldrh	r3, [r3, #0]
 800661e:	b29b      	uxth	r3, r3
 8006620:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006624:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006628:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	461a      	mov	r2, r3
 8006630:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006634:	009b      	lsls	r3, r3, #2
 8006636:	441a      	add	r2, r3
 8006638:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800663a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800663e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006642:	b29b      	uxth	r3, r3
 8006644:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006648:	78db      	ldrb	r3, [r3, #3]
 800664a:	2b01      	cmp	r3, #1
 800664c:	f040 80a1 	bne.w	8006792 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8006650:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006652:	2200      	movs	r2, #0
 8006654:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006656:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006658:	7b1b      	ldrb	r3, [r3, #12]
 800665a:	2b00      	cmp	r3, #0
 800665c:	f000 8092 	beq.w	8006784 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006660:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006666:	2b00      	cmp	r3, #0
 8006668:	d046      	beq.n	80066f8 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800666a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800666c:	785b      	ldrb	r3, [r3, #1]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d126      	bne.n	80066c0 <PCD_EP_ISR_Handler+0x50a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	617b      	str	r3, [r7, #20]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006680:	b29b      	uxth	r3, r3
 8006682:	461a      	mov	r2, r3
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	4413      	add	r3, r2
 8006688:	617b      	str	r3, [r7, #20]
 800668a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	00da      	lsls	r2, r3, #3
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	4413      	add	r3, r2
 8006694:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006698:	613b      	str	r3, [r7, #16]
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	881b      	ldrh	r3, [r3, #0]
 800669e:	b29b      	uxth	r3, r3
 80066a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	801a      	strh	r2, [r3, #0]
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	881b      	ldrh	r3, [r3, #0]
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066b8:	b29a      	uxth	r2, r3
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	801a      	strh	r2, [r3, #0]
 80066be:	e061      	b.n	8006784 <PCD_EP_ISR_Handler+0x5ce>
 80066c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066c2:	785b      	ldrb	r3, [r3, #1]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d15d      	bne.n	8006784 <PCD_EP_ISR_Handler+0x5ce>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	61fb      	str	r3, [r7, #28]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	461a      	mov	r2, r3
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	4413      	add	r3, r2
 80066de:	61fb      	str	r3, [r7, #28]
 80066e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	00da      	lsls	r2, r3, #3
 80066e6:	69fb      	ldr	r3, [r7, #28]
 80066e8:	4413      	add	r3, r2
 80066ea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80066ee:	61bb      	str	r3, [r7, #24]
 80066f0:	69bb      	ldr	r3, [r7, #24]
 80066f2:	2200      	movs	r2, #0
 80066f4:	801a      	strh	r2, [r3, #0]
 80066f6:	e045      	b.n	8006784 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006700:	785b      	ldrb	r3, [r3, #1]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d126      	bne.n	8006754 <PCD_EP_ISR_Handler+0x59e>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	627b      	str	r3, [r7, #36]	@ 0x24
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006714:	b29b      	uxth	r3, r3
 8006716:	461a      	mov	r2, r3
 8006718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671a:	4413      	add	r3, r2
 800671c:	627b      	str	r3, [r7, #36]	@ 0x24
 800671e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	00da      	lsls	r2, r3, #3
 8006724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006726:	4413      	add	r3, r2
 8006728:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800672c:	623b      	str	r3, [r7, #32]
 800672e:	6a3b      	ldr	r3, [r7, #32]
 8006730:	881b      	ldrh	r3, [r3, #0]
 8006732:	b29b      	uxth	r3, r3
 8006734:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006738:	b29a      	uxth	r2, r3
 800673a:	6a3b      	ldr	r3, [r7, #32]
 800673c:	801a      	strh	r2, [r3, #0]
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	881b      	ldrh	r3, [r3, #0]
 8006742:	b29b      	uxth	r3, r3
 8006744:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006748:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800674c:	b29a      	uxth	r2, r3
 800674e:	6a3b      	ldr	r3, [r7, #32]
 8006750:	801a      	strh	r2, [r3, #0]
 8006752:	e017      	b.n	8006784 <PCD_EP_ISR_Handler+0x5ce>
 8006754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006756:	785b      	ldrb	r3, [r3, #1]
 8006758:	2b01      	cmp	r3, #1
 800675a:	d113      	bne.n	8006784 <PCD_EP_ISR_Handler+0x5ce>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006764:	b29b      	uxth	r3, r3
 8006766:	461a      	mov	r2, r3
 8006768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800676a:	4413      	add	r3, r2
 800676c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800676e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	00da      	lsls	r2, r3, #3
 8006774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006776:	4413      	add	r3, r2
 8006778:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800677c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800677e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006780:	2200      	movs	r2, #0
 8006782:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006784:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	4619      	mov	r1, r3
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f7ff fcb1 	bl	80060f2 <HAL_PCD_DataInStageCallback>
 8006790:	e04a      	b.n	8006828 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006792:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006798:	2b00      	cmp	r3, #0
 800679a:	d13f      	bne.n	800681c <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	461a      	mov	r2, r3
 80067a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	00db      	lsls	r3, r3, #3
 80067ae:	4413      	add	r3, r2
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	6812      	ldr	r2, [r2, #0]
 80067b4:	4413      	add	r3, r2
 80067b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80067ba:	881b      	ldrh	r3, [r3, #0]
 80067bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067c0:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80067c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067c4:	699a      	ldr	r2, [r3, #24]
 80067c6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80067c8:	429a      	cmp	r2, r3
 80067ca:	d906      	bls.n	80067da <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80067cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ce:	699a      	ldr	r2, [r3, #24]
 80067d0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80067d2:	1ad2      	subs	r2, r2, r3
 80067d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067d6:	619a      	str	r2, [r3, #24]
 80067d8:	e002      	b.n	80067e0 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80067da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067dc:	2200      	movs	r2, #0
 80067de:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80067e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d106      	bne.n	80067f6 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80067e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067ea:	781b      	ldrb	r3, [r3, #0]
 80067ec:	4619      	mov	r1, r3
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f7ff fc7f 	bl	80060f2 <HAL_PCD_DataInStageCallback>
 80067f4:	e018      	b.n	8006828 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80067f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80067f8:	695a      	ldr	r2, [r3, #20]
 80067fa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80067fc:	441a      	add	r2, r3
 80067fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006800:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006802:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006804:	69da      	ldr	r2, [r3, #28]
 8006806:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8006808:	441a      	add	r2, r3
 800680a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800680c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006814:	4618      	mov	r0, r3
 8006816:	f003 fc32 	bl	800a07e <USB_EPStartXfer>
 800681a:	e005      	b.n	8006828 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800681c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800681e:	461a      	mov	r2, r3
 8006820:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 f917 	bl	8006a56 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006830:	b29b      	uxth	r3, r3
 8006832:	b21b      	sxth	r3, r3
 8006834:	2b00      	cmp	r3, #0
 8006836:	f6ff acc3 	blt.w	80061c0 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800683a:	2300      	movs	r3, #0
}
 800683c:	4618      	mov	r0, r3
 800683e:	3748      	adds	r7, #72	@ 0x48
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b088      	sub	sp, #32
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	4613      	mov	r3, r2
 8006850:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006852:	88fb      	ldrh	r3, [r7, #6]
 8006854:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d07c      	beq.n	8006956 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006864:	b29b      	uxth	r3, r3
 8006866:	461a      	mov	r2, r3
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	781b      	ldrb	r3, [r3, #0]
 800686c:	00db      	lsls	r3, r3, #3
 800686e:	4413      	add	r3, r2
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	6812      	ldr	r2, [r2, #0]
 8006874:	4413      	add	r3, r2
 8006876:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800687a:	881b      	ldrh	r3, [r3, #0]
 800687c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006880:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	699a      	ldr	r2, [r3, #24]
 8006886:	8b7b      	ldrh	r3, [r7, #26]
 8006888:	429a      	cmp	r2, r3
 800688a:	d306      	bcc.n	800689a <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	699a      	ldr	r2, [r3, #24]
 8006890:	8b7b      	ldrh	r3, [r7, #26]
 8006892:	1ad2      	subs	r2, r2, r3
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	619a      	str	r2, [r3, #24]
 8006898:	e002      	b.n	80068a0 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	2200      	movs	r2, #0
 800689e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	699b      	ldr	r3, [r3, #24]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d123      	bne.n	80068f0 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	461a      	mov	r2, r3
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	781b      	ldrb	r3, [r3, #0]
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	4413      	add	r3, r2
 80068b6:	881b      	ldrh	r3, [r3, #0]
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068c2:	833b      	strh	r3, [r7, #24]
 80068c4:	8b3b      	ldrh	r3, [r7, #24]
 80068c6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80068ca:	833b      	strh	r3, [r7, #24]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	461a      	mov	r2, r3
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	441a      	add	r2, r3
 80068da:	8b3b      	ldrh	r3, [r7, #24]
 80068dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068ec:	b29b      	uxth	r3, r3
 80068ee:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80068f0:	88fb      	ldrh	r3, [r7, #6]
 80068f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d01f      	beq.n	800693a <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	461a      	mov	r2, r3
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	4413      	add	r3, r2
 8006908:	881b      	ldrh	r3, [r3, #0]
 800690a:	b29b      	uxth	r3, r3
 800690c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006910:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006914:	82fb      	strh	r3, [r7, #22]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	461a      	mov	r2, r3
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	441a      	add	r2, r3
 8006924:	8afb      	ldrh	r3, [r7, #22]
 8006926:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800692a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800692e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006932:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006936:	b29b      	uxth	r3, r3
 8006938:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800693a:	8b7b      	ldrh	r3, [r7, #26]
 800693c:	2b00      	cmp	r3, #0
 800693e:	f000 8085 	beq.w	8006a4c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6818      	ldr	r0, [r3, #0]
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	6959      	ldr	r1, [r3, #20]
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	891a      	ldrh	r2, [r3, #8]
 800694e:	8b7b      	ldrh	r3, [r7, #26]
 8006950:	f004 f9aa 	bl	800aca8 <USB_ReadPMA>
 8006954:	e07a      	b.n	8006a4c <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800695e:	b29b      	uxth	r3, r3
 8006960:	461a      	mov	r2, r3
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	781b      	ldrb	r3, [r3, #0]
 8006966:	00db      	lsls	r3, r3, #3
 8006968:	4413      	add	r3, r2
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	6812      	ldr	r2, [r2, #0]
 800696e:	4413      	add	r3, r2
 8006970:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006974:	881b      	ldrh	r3, [r3, #0]
 8006976:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800697a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	699a      	ldr	r2, [r3, #24]
 8006980:	8b7b      	ldrh	r3, [r7, #26]
 8006982:	429a      	cmp	r2, r3
 8006984:	d306      	bcc.n	8006994 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	699a      	ldr	r2, [r3, #24]
 800698a:	8b7b      	ldrh	r3, [r7, #26]
 800698c:	1ad2      	subs	r2, r2, r3
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	619a      	str	r2, [r3, #24]
 8006992:	e002      	b.n	800699a <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	2200      	movs	r2, #0
 8006998:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	699b      	ldr	r3, [r3, #24]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d123      	bne.n	80069ea <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	461a      	mov	r2, r3
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	781b      	ldrb	r3, [r3, #0]
 80069ac:	009b      	lsls	r3, r3, #2
 80069ae:	4413      	add	r3, r2
 80069b0:	881b      	ldrh	r3, [r3, #0]
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069bc:	83fb      	strh	r3, [r7, #30]
 80069be:	8bfb      	ldrh	r3, [r7, #30]
 80069c0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80069c4:	83fb      	strh	r3, [r7, #30]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	461a      	mov	r2, r3
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	781b      	ldrb	r3, [r3, #0]
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	441a      	add	r2, r3
 80069d4:	8bfb      	ldrh	r3, [r7, #30]
 80069d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80069ea:	88fb      	ldrh	r3, [r7, #6]
 80069ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d11f      	bne.n	8006a34 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	461a      	mov	r2, r3
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	4413      	add	r3, r2
 8006a02:	881b      	ldrh	r3, [r3, #0]
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a0e:	83bb      	strh	r3, [r7, #28]
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	461a      	mov	r2, r3
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	781b      	ldrb	r3, [r3, #0]
 8006a1a:	009b      	lsls	r3, r3, #2
 8006a1c:	441a      	add	r2, r3
 8006a1e:	8bbb      	ldrh	r3, [r7, #28]
 8006a20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a2c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006a34:	8b7b      	ldrh	r3, [r7, #26]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d008      	beq.n	8006a4c <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6818      	ldr	r0, [r3, #0]
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	6959      	ldr	r1, [r3, #20]
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	895a      	ldrh	r2, [r3, #10]
 8006a46:	8b7b      	ldrh	r3, [r7, #26]
 8006a48:	f004 f92e 	bl	800aca8 <USB_ReadPMA>
    }
  }

  return count;
 8006a4c:	8b7b      	ldrh	r3, [r7, #26]
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3720      	adds	r7, #32
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}

08006a56 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b0a6      	sub	sp, #152	@ 0x98
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	60f8      	str	r0, [r7, #12]
 8006a5e:	60b9      	str	r1, [r7, #8]
 8006a60:	4613      	mov	r3, r2
 8006a62:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006a64:	88fb      	ldrh	r3, [r7, #6]
 8006a66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 81f7 	beq.w	8006e5e <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	781b      	ldrb	r3, [r3, #0]
 8006a80:	00db      	lsls	r3, r3, #3
 8006a82:	4413      	add	r3, r2
 8006a84:	68fa      	ldr	r2, [r7, #12]
 8006a86:	6812      	ldr	r2, [r2, #0]
 8006a88:	4413      	add	r3, r2
 8006a8a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006a8e:	881b      	ldrh	r3, [r3, #0]
 8006a90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a94:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	699a      	ldr	r2, [r3, #24]
 8006a9c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	d907      	bls.n	8006ab4 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	699a      	ldr	r2, [r3, #24]
 8006aa8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006aac:	1ad2      	subs	r2, r2, r3
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	619a      	str	r2, [r3, #24]
 8006ab2:	e002      	b.n	8006aba <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	699b      	ldr	r3, [r3, #24]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f040 80e1 	bne.w	8006c86 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	785b      	ldrb	r3, [r3, #1]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d126      	bne.n	8006b1a <HAL_PCD_EP_DB_Transmit+0xc4>
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	461a      	mov	r2, r3
 8006ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ae0:	4413      	add	r3, r2
 8006ae2:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	00da      	lsls	r2, r3, #3
 8006aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aec:	4413      	add	r3, r2
 8006aee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006af2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006af6:	881b      	ldrh	r3, [r3, #0]
 8006af8:	b29b      	uxth	r3, r3
 8006afa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006afe:	b29a      	uxth	r2, r3
 8006b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b02:	801a      	strh	r2, [r3, #0]
 8006b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b06:	881b      	ldrh	r3, [r3, #0]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b12:	b29a      	uxth	r2, r3
 8006b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b16:	801a      	strh	r2, [r3, #0]
 8006b18:	e01a      	b.n	8006b50 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	785b      	ldrb	r3, [r3, #1]
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d116      	bne.n	8006b50 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	461a      	mov	r2, r3
 8006b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b36:	4413      	add	r3, r2
 8006b38:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	00da      	lsls	r2, r3, #3
 8006b40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b42:	4413      	add	r3, r2
 8006b44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006b48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	785b      	ldrb	r3, [r3, #1]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d126      	bne.n	8006bac <HAL_PCD_EP_DB_Transmit+0x156>
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	623b      	str	r3, [r7, #32]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	461a      	mov	r2, r3
 8006b70:	6a3b      	ldr	r3, [r7, #32]
 8006b72:	4413      	add	r3, r2
 8006b74:	623b      	str	r3, [r7, #32]
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	00da      	lsls	r2, r3, #3
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	4413      	add	r3, r2
 8006b80:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006b84:	61fb      	str	r3, [r7, #28]
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	881b      	ldrh	r3, [r3, #0]
 8006b8a:	b29b      	uxth	r3, r3
 8006b8c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b90:	b29a      	uxth	r2, r3
 8006b92:	69fb      	ldr	r3, [r7, #28]
 8006b94:	801a      	strh	r2, [r3, #0]
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	881b      	ldrh	r3, [r3, #0]
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ba0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ba4:	b29a      	uxth	r2, r3
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	801a      	strh	r2, [r3, #0]
 8006baa:	e017      	b.n	8006bdc <HAL_PCD_EP_DB_Transmit+0x186>
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	785b      	ldrb	r3, [r3, #1]
 8006bb0:	2b01      	cmp	r3, #1
 8006bb2:	d113      	bne.n	8006bdc <HAL_PCD_EP_DB_Transmit+0x186>
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	461a      	mov	r2, r3
 8006bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc2:	4413      	add	r3, r2
 8006bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	00da      	lsls	r2, r3, #3
 8006bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bce:	4413      	add	r3, r2
 8006bd0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006bd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd8:	2200      	movs	r2, #0
 8006bda:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	78db      	ldrb	r3, [r3, #3]
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d123      	bne.n	8006c2c <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	461a      	mov	r2, r3
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	009b      	lsls	r3, r3, #2
 8006bf0:	4413      	add	r3, r2
 8006bf2:	881b      	ldrh	r3, [r3, #0]
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bfe:	837b      	strh	r3, [r7, #26]
 8006c00:	8b7b      	ldrh	r3, [r7, #26]
 8006c02:	f083 0320 	eor.w	r3, r3, #32
 8006c06:	837b      	strh	r3, [r7, #26]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	009b      	lsls	r3, r3, #2
 8006c14:	441a      	add	r2, r3
 8006c16:	8b7b      	ldrh	r3, [r7, #26]
 8006c18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	781b      	ldrb	r3, [r3, #0]
 8006c30:	4619      	mov	r1, r3
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f7ff fa5d 	bl	80060f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c38:	88fb      	ldrh	r3, [r7, #6]
 8006c3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d01f      	beq.n	8006c82 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	461a      	mov	r2, r3
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	4413      	add	r3, r2
 8006c50:	881b      	ldrh	r3, [r3, #0]
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c5c:	833b      	strh	r3, [r7, #24]
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	461a      	mov	r2, r3
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	781b      	ldrb	r3, [r3, #0]
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	441a      	add	r2, r3
 8006c6c:	8b3b      	ldrh	r3, [r7, #24]
 8006c6e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c72:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8006c82:	2300      	movs	r3, #0
 8006c84:	e31f      	b.n	80072c6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c86:	88fb      	ldrh	r3, [r7, #6]
 8006c88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d021      	beq.n	8006cd4 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	461a      	mov	r2, r3
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	4413      	add	r3, r2
 8006c9e:	881b      	ldrh	r3, [r3, #0]
 8006ca0:	b29b      	uxth	r3, r3
 8006ca2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ca6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006caa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	009b      	lsls	r3, r3, #2
 8006cba:	441a      	add	r2, r3
 8006cbc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006cc0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cc4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cc8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006ccc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	f040 82ca 	bne.w	8007274 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	695a      	ldr	r2, [r3, #20]
 8006ce4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006ce8:	441a      	add	r2, r3
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	69da      	ldr	r2, [r3, #28]
 8006cf2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006cf6:	441a      	add	r2, r3
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	6a1a      	ldr	r2, [r3, #32]
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	691b      	ldr	r3, [r3, #16]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d309      	bcc.n	8006d1c <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	6a1a      	ldr	r2, [r3, #32]
 8006d12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d14:	1ad2      	subs	r2, r2, r3
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	621a      	str	r2, [r3, #32]
 8006d1a:	e015      	b.n	8006d48 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	6a1b      	ldr	r3, [r3, #32]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d107      	bne.n	8006d34 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8006d24:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006d28:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8006d32:	e009      	b.n	8006d48 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	6a1b      	ldr	r3, [r3, #32]
 8006d40:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	2200      	movs	r2, #0
 8006d46:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	785b      	ldrb	r3, [r3, #1]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d15f      	bne.n	8006e10 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	461a      	mov	r2, r3
 8006d62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d64:	4413      	add	r3, r2
 8006d66:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	781b      	ldrb	r3, [r3, #0]
 8006d6c:	00da      	lsls	r2, r3, #3
 8006d6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d70:	4413      	add	r3, r2
 8006d72:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d7a:	881b      	ldrh	r3, [r3, #0]
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d82:	b29a      	uxth	r2, r3
 8006d84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d86:	801a      	strh	r2, [r3, #0]
 8006d88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d10a      	bne.n	8006da4 <HAL_PCD_EP_DB_Transmit+0x34e>
 8006d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d90:	881b      	ldrh	r3, [r3, #0]
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d9c:	b29a      	uxth	r2, r3
 8006d9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006da0:	801a      	strh	r2, [r3, #0]
 8006da2:	e051      	b.n	8006e48 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006da4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006da6:	2b3e      	cmp	r3, #62	@ 0x3e
 8006da8:	d816      	bhi.n	8006dd8 <HAL_PCD_EP_DB_Transmit+0x382>
 8006daa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006dac:	085b      	lsrs	r3, r3, #1
 8006dae:	653b      	str	r3, [r7, #80]	@ 0x50
 8006db0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d002      	beq.n	8006dc0 <HAL_PCD_EP_DB_Transmit+0x36a>
 8006dba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dc2:	881b      	ldrh	r3, [r3, #0]
 8006dc4:	b29a      	uxth	r2, r3
 8006dc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dc8:	b29b      	uxth	r3, r3
 8006dca:	029b      	lsls	r3, r3, #10
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dd4:	801a      	strh	r2, [r3, #0]
 8006dd6:	e037      	b.n	8006e48 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006dd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006dda:	095b      	lsrs	r3, r3, #5
 8006ddc:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006de0:	f003 031f 	and.w	r3, r3, #31
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d102      	bne.n	8006dee <HAL_PCD_EP_DB_Transmit+0x398>
 8006de8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dea:	3b01      	subs	r3, #1
 8006dec:	653b      	str	r3, [r7, #80]	@ 0x50
 8006dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006df0:	881b      	ldrh	r3, [r3, #0]
 8006df2:	b29a      	uxth	r2, r3
 8006df4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	029b      	lsls	r3, r3, #10
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e0c:	801a      	strh	r2, [r3, #0]
 8006e0e:	e01b      	b.n	8006e48 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	785b      	ldrb	r3, [r3, #1]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d117      	bne.n	8006e48 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	461a      	mov	r2, r3
 8006e2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e2c:	4413      	add	r3, r2
 8006e2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	781b      	ldrb	r3, [r3, #0]
 8006e34:	00da      	lsls	r2, r3, #3
 8006e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e38:	4413      	add	r3, r2
 8006e3a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e46:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6818      	ldr	r0, [r3, #0]
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	6959      	ldr	r1, [r3, #20]
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	891a      	ldrh	r2, [r3, #8]
 8006e54:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	f003 fee4 	bl	800ac24 <USB_WritePMA>
 8006e5c:	e20a      	b.n	8007274 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	461a      	mov	r2, r3
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	781b      	ldrb	r3, [r3, #0]
 8006e6e:	00db      	lsls	r3, r3, #3
 8006e70:	4413      	add	r3, r2
 8006e72:	68fa      	ldr	r2, [r7, #12]
 8006e74:	6812      	ldr	r2, [r2, #0]
 8006e76:	4413      	add	r3, r2
 8006e78:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e7c:	881b      	ldrh	r3, [r3, #0]
 8006e7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e82:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	699a      	ldr	r2, [r3, #24]
 8006e8a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d307      	bcc.n	8006ea2 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	699a      	ldr	r2, [r3, #24]
 8006e96:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8006e9a:	1ad2      	subs	r2, r2, r3
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	619a      	str	r2, [r3, #24]
 8006ea0:	e002      	b.n	8006ea8 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	699b      	ldr	r3, [r3, #24]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	f040 80f6 	bne.w	800709e <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	785b      	ldrb	r3, [r3, #1]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d126      	bne.n	8006f08 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	461a      	mov	r2, r3
 8006ecc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ece:	4413      	add	r3, r2
 8006ed0:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ed2:	68bb      	ldr	r3, [r7, #8]
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	00da      	lsls	r2, r3, #3
 8006ed8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006eda:	4413      	add	r3, r2
 8006edc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006ee0:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ee2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ee4:	881b      	ldrh	r3, [r3, #0]
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006eec:	b29a      	uxth	r2, r3
 8006eee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ef0:	801a      	strh	r2, [r3, #0]
 8006ef2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ef4:	881b      	ldrh	r3, [r3, #0]
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006efc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f00:	b29a      	uxth	r2, r3
 8006f02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006f04:	801a      	strh	r2, [r3, #0]
 8006f06:	e01a      	b.n	8006f3e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	785b      	ldrb	r3, [r3, #1]
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d116      	bne.n	8006f3e <HAL_PCD_EP_DB_Transmit+0x4e8>
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	461a      	mov	r2, r3
 8006f22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f24:	4413      	add	r3, r2
 8006f26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	781b      	ldrb	r3, [r3, #0]
 8006f2c:	00da      	lsls	r2, r3, #3
 8006f2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006f30:	4413      	add	r3, r2
 8006f32:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006f36:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	785b      	ldrb	r3, [r3, #1]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d12f      	bne.n	8006fae <HAL_PCD_EP_DB_Transmit+0x558>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	461a      	mov	r2, r3
 8006f62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f66:	4413      	add	r3, r2
 8006f68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	00da      	lsls	r2, r3, #3
 8006f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006f76:	4413      	add	r3, r2
 8006f78:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f7c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f8c:	b29a      	uxth	r2, r3
 8006f8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f92:	801a      	strh	r2, [r3, #0]
 8006f94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f98:	881b      	ldrh	r3, [r3, #0]
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006fa0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006fa4:	b29a      	uxth	r2, r3
 8006fa6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006faa:	801a      	strh	r2, [r3, #0]
 8006fac:	e01c      	b.n	8006fe8 <HAL_PCD_EP_DB_Transmit+0x592>
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	785b      	ldrb	r3, [r3, #1]
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	d118      	bne.n	8006fe8 <HAL_PCD_EP_DB_Transmit+0x592>
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006fc6:	4413      	add	r3, r2
 8006fc8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	00da      	lsls	r2, r3, #3
 8006fd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006fd6:	4413      	add	r3, r2
 8006fd8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006fdc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006fe0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006fe4:	2200      	movs	r2, #0
 8006fe6:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	78db      	ldrb	r3, [r3, #3]
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d127      	bne.n	8007040 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	68bb      	ldr	r3, [r7, #8]
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	4413      	add	r3, r2
 8006ffe:	881b      	ldrh	r3, [r3, #0]
 8007000:	b29b      	uxth	r3, r3
 8007002:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007006:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800700a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800700e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007012:	f083 0320 	eor.w	r3, r3, #32
 8007016:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	461a      	mov	r2, r3
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	441a      	add	r2, r3
 8007028:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800702c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007030:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007034:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007038:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800703c:	b29b      	uxth	r3, r3
 800703e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	4619      	mov	r1, r3
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f7ff f853 	bl	80060f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800704c:	88fb      	ldrh	r3, [r7, #6]
 800704e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007052:	2b00      	cmp	r3, #0
 8007054:	d121      	bne.n	800709a <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	461a      	mov	r2, r3
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	009b      	lsls	r3, r3, #2
 8007062:	4413      	add	r3, r2
 8007064:	881b      	ldrh	r3, [r3, #0]
 8007066:	b29b      	uxth	r3, r3
 8007068:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800706c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007070:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	461a      	mov	r2, r3
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	441a      	add	r2, r3
 8007082:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007086:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800708a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800708e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007092:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007096:	b29b      	uxth	r3, r3
 8007098:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800709a:	2300      	movs	r3, #0
 800709c:	e113      	b.n	80072c6 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800709e:	88fb      	ldrh	r3, [r7, #6]
 80070a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d121      	bne.n	80070ec <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	461a      	mov	r2, r3
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	4413      	add	r3, r2
 80070b6:	881b      	ldrh	r3, [r3, #0]
 80070b8:	b29b      	uxth	r3, r3
 80070ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070c2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	461a      	mov	r2, r3
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	781b      	ldrb	r3, [r3, #0]
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	441a      	add	r2, r3
 80070d4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80070d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80070e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	f040 80be 	bne.w	8007274 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	695a      	ldr	r2, [r3, #20]
 80070fc:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007100:	441a      	add	r2, r3
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	69da      	ldr	r2, [r3, #28]
 800710a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800710e:	441a      	add	r2, r3
 8007110:	68bb      	ldr	r3, [r7, #8]
 8007112:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	6a1a      	ldr	r2, [r3, #32]
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	691b      	ldr	r3, [r3, #16]
 800711c:	429a      	cmp	r2, r3
 800711e:	d309      	bcc.n	8007134 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	691b      	ldr	r3, [r3, #16]
 8007124:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	6a1a      	ldr	r2, [r3, #32]
 800712a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800712c:	1ad2      	subs	r2, r2, r3
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	621a      	str	r2, [r3, #32]
 8007132:	e015      	b.n	8007160 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	6a1b      	ldr	r3, [r3, #32]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d107      	bne.n	800714c <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800713c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007140:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800714a:	e009      	b.n	8007160 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	6a1b      	ldr	r3, [r3, #32]
 8007150:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	2200      	movs	r2, #0
 8007156:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	785b      	ldrb	r3, [r3, #1]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d15f      	bne.n	800722e <HAL_PCD_EP_DB_Transmit+0x7d8>
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800717c:	b29b      	uxth	r3, r3
 800717e:	461a      	mov	r2, r3
 8007180:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007182:	4413      	add	r3, r2
 8007184:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	00da      	lsls	r2, r3, #3
 800718c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800718e:	4413      	add	r3, r2
 8007190:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007194:	667b      	str	r3, [r7, #100]	@ 0x64
 8007196:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007198:	881b      	ldrh	r3, [r3, #0]
 800719a:	b29b      	uxth	r3, r3
 800719c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071a4:	801a      	strh	r2, [r3, #0]
 80071a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d10a      	bne.n	80071c2 <HAL_PCD_EP_DB_Transmit+0x76c>
 80071ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071ae:	881b      	ldrh	r3, [r3, #0]
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071ba:	b29a      	uxth	r2, r3
 80071bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071be:	801a      	strh	r2, [r3, #0]
 80071c0:	e04e      	b.n	8007260 <HAL_PCD_EP_DB_Transmit+0x80a>
 80071c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80071c6:	d816      	bhi.n	80071f6 <HAL_PCD_EP_DB_Transmit+0x7a0>
 80071c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071ca:	085b      	lsrs	r3, r3, #1
 80071cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80071ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071d0:	f003 0301 	and.w	r3, r3, #1
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d002      	beq.n	80071de <HAL_PCD_EP_DB_Transmit+0x788>
 80071d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071da:	3301      	adds	r3, #1
 80071dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80071de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071e0:	881b      	ldrh	r3, [r3, #0]
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	029b      	lsls	r3, r3, #10
 80071ea:	b29b      	uxth	r3, r3
 80071ec:	4313      	orrs	r3, r2
 80071ee:	b29a      	uxth	r2, r3
 80071f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071f2:	801a      	strh	r2, [r3, #0]
 80071f4:	e034      	b.n	8007260 <HAL_PCD_EP_DB_Transmit+0x80a>
 80071f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071f8:	095b      	lsrs	r3, r3, #5
 80071fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80071fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80071fe:	f003 031f 	and.w	r3, r3, #31
 8007202:	2b00      	cmp	r3, #0
 8007204:	d102      	bne.n	800720c <HAL_PCD_EP_DB_Transmit+0x7b6>
 8007206:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007208:	3b01      	subs	r3, #1
 800720a:	663b      	str	r3, [r7, #96]	@ 0x60
 800720c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800720e:	881b      	ldrh	r3, [r3, #0]
 8007210:	b29a      	uxth	r2, r3
 8007212:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007214:	b29b      	uxth	r3, r3
 8007216:	029b      	lsls	r3, r3, #10
 8007218:	b29b      	uxth	r3, r3
 800721a:	4313      	orrs	r3, r2
 800721c:	b29b      	uxth	r3, r3
 800721e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007222:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007226:	b29a      	uxth	r2, r3
 8007228:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800722a:	801a      	strh	r2, [r3, #0]
 800722c:	e018      	b.n	8007260 <HAL_PCD_EP_DB_Transmit+0x80a>
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	785b      	ldrb	r3, [r3, #1]
 8007232:	2b01      	cmp	r3, #1
 8007234:	d114      	bne.n	8007260 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800723e:	b29b      	uxth	r3, r3
 8007240:	461a      	mov	r2, r3
 8007242:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007244:	4413      	add	r3, r2
 8007246:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	781b      	ldrb	r3, [r3, #0]
 800724c:	00da      	lsls	r2, r3, #3
 800724e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007250:	4413      	add	r3, r2
 8007252:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007256:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007258:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800725a:	b29a      	uxth	r2, r3
 800725c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800725e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6818      	ldr	r0, [r3, #0]
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	6959      	ldr	r1, [r3, #20]
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	895a      	ldrh	r2, [r3, #10]
 800726c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800726e:	b29b      	uxth	r3, r3
 8007270:	f003 fcd8 	bl	800ac24 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	461a      	mov	r2, r3
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	781b      	ldrb	r3, [r3, #0]
 800727e:	009b      	lsls	r3, r3, #2
 8007280:	4413      	add	r3, r2
 8007282:	881b      	ldrh	r3, [r3, #0]
 8007284:	b29b      	uxth	r3, r3
 8007286:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800728a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800728e:	82fb      	strh	r3, [r7, #22]
 8007290:	8afb      	ldrh	r3, [r7, #22]
 8007292:	f083 0310 	eor.w	r3, r3, #16
 8007296:	82fb      	strh	r3, [r7, #22]
 8007298:	8afb      	ldrh	r3, [r7, #22]
 800729a:	f083 0320 	eor.w	r3, r3, #32
 800729e:	82fb      	strh	r3, [r7, #22]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	461a      	mov	r2, r3
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	781b      	ldrb	r3, [r3, #0]
 80072aa:	009b      	lsls	r3, r3, #2
 80072ac:	441a      	add	r2, r3
 80072ae:	8afb      	ldrh	r3, [r7, #22]
 80072b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80072b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80072b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072c0:	b29b      	uxth	r3, r3
 80072c2:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80072c4:	2300      	movs	r3, #0
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	3798      	adds	r7, #152	@ 0x98
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd80      	pop	{r7, pc}

080072ce <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80072ce:	b480      	push	{r7}
 80072d0:	b085      	sub	sp, #20
 80072d2:	af00      	add	r7, sp, #0
 80072d4:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	f043 0301 	orr.w	r3, r3, #1
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007306:	b29b      	uxth	r3, r3
 8007308:	f043 0302 	orr.w	r3, r3, #2
 800730c:	b29a      	uxth	r2, r3
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007314:	2300      	movs	r3, #0
}
 8007316:	4618      	mov	r0, r3
 8007318:	3714      	adds	r7, #20
 800731a:	46bd      	mov	sp, r7
 800731c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007320:	4770      	bx	lr

08007322 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8007322:	b480      	push	{r7}
 8007324:	b083      	sub	sp, #12
 8007326:	af00      	add	r7, sp, #0
 8007328:	6078      	str	r0, [r7, #4]
 800732a:	460b      	mov	r3, r1
 800732c:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800732e:	bf00      	nop
 8007330:	370c      	adds	r7, #12
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr
	...

0800733c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800733c:	b480      	push	{r7}
 800733e:	b085      	sub	sp, #20
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d141      	bne.n	80073ce <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800734a:	4b4b      	ldr	r3, [pc, #300]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007356:	d131      	bne.n	80073bc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007358:	4b47      	ldr	r3, [pc, #284]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800735a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800735e:	4a46      	ldr	r2, [pc, #280]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007360:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007364:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007368:	4b43      	ldr	r3, [pc, #268]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007370:	4a41      	ldr	r2, [pc, #260]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007372:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007376:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007378:	4b40      	ldr	r3, [pc, #256]	@ (800747c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	2232      	movs	r2, #50	@ 0x32
 800737e:	fb02 f303 	mul.w	r3, r2, r3
 8007382:	4a3f      	ldr	r2, [pc, #252]	@ (8007480 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007384:	fba2 2303 	umull	r2, r3, r2, r3
 8007388:	0c9b      	lsrs	r3, r3, #18
 800738a:	3301      	adds	r3, #1
 800738c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800738e:	e002      	b.n	8007396 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	3b01      	subs	r3, #1
 8007394:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007396:	4b38      	ldr	r3, [pc, #224]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007398:	695b      	ldr	r3, [r3, #20]
 800739a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800739e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073a2:	d102      	bne.n	80073aa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d1f2      	bne.n	8007390 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80073aa:	4b33      	ldr	r3, [pc, #204]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073ac:	695b      	ldr	r3, [r3, #20]
 80073ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073b6:	d158      	bne.n	800746a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80073b8:	2303      	movs	r3, #3
 80073ba:	e057      	b.n	800746c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80073bc:	4b2e      	ldr	r3, [pc, #184]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073c2:	4a2d      	ldr	r2, [pc, #180]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073c8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80073cc:	e04d      	b.n	800746a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073d4:	d141      	bne.n	800745a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80073d6:	4b28      	ldr	r3, [pc, #160]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80073de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073e2:	d131      	bne.n	8007448 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80073e4:	4b24      	ldr	r3, [pc, #144]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073ea:	4a23      	ldr	r2, [pc, #140]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80073f4:	4b20      	ldr	r3, [pc, #128]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80073fc:	4a1e      	ldr	r2, [pc, #120]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80073fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007402:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007404:	4b1d      	ldr	r3, [pc, #116]	@ (800747c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2232      	movs	r2, #50	@ 0x32
 800740a:	fb02 f303 	mul.w	r3, r2, r3
 800740e:	4a1c      	ldr	r2, [pc, #112]	@ (8007480 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007410:	fba2 2303 	umull	r2, r3, r2, r3
 8007414:	0c9b      	lsrs	r3, r3, #18
 8007416:	3301      	adds	r3, #1
 8007418:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800741a:	e002      	b.n	8007422 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	3b01      	subs	r3, #1
 8007420:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007422:	4b15      	ldr	r3, [pc, #84]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800742a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800742e:	d102      	bne.n	8007436 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1f2      	bne.n	800741c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007436:	4b10      	ldr	r3, [pc, #64]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007438:	695b      	ldr	r3, [r3, #20]
 800743a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800743e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007442:	d112      	bne.n	800746a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8007444:	2303      	movs	r3, #3
 8007446:	e011      	b.n	800746c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007448:	4b0b      	ldr	r3, [pc, #44]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800744a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800744e:	4a0a      	ldr	r2, [pc, #40]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007454:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007458:	e007      	b.n	800746a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800745a:	4b07      	ldr	r3, [pc, #28]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007462:	4a05      	ldr	r2, [pc, #20]	@ (8007478 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007464:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007468:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	3714      	adds	r7, #20
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr
 8007478:	40007000 	.word	0x40007000
 800747c:	20000008 	.word	0x20000008
 8007480:	431bde83 	.word	0x431bde83

08007484 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007484:	b480      	push	{r7}
 8007486:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8007488:	4b05      	ldr	r3, [pc, #20]	@ (80074a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	4a04      	ldr	r2, [pc, #16]	@ (80074a0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800748e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007492:	6093      	str	r3, [r2, #8]
}
 8007494:	bf00      	nop
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	40007000 	.word	0x40007000

080074a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b088      	sub	sp, #32
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d101      	bne.n	80074b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80074b2:	2301      	movs	r3, #1
 80074b4:	e2fe      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0301 	and.w	r3, r3, #1
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d075      	beq.n	80075ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074c2:	4b97      	ldr	r3, [pc, #604]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f003 030c 	and.w	r3, r3, #12
 80074ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074cc:	4b94      	ldr	r3, [pc, #592]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	f003 0303 	and.w	r3, r3, #3
 80074d4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	2b0c      	cmp	r3, #12
 80074da:	d102      	bne.n	80074e2 <HAL_RCC_OscConfig+0x3e>
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	2b03      	cmp	r3, #3
 80074e0:	d002      	beq.n	80074e8 <HAL_RCC_OscConfig+0x44>
 80074e2:	69bb      	ldr	r3, [r7, #24]
 80074e4:	2b08      	cmp	r3, #8
 80074e6:	d10b      	bne.n	8007500 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074e8:	4b8d      	ldr	r3, [pc, #564]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d05b      	beq.n	80075ac <HAL_RCC_OscConfig+0x108>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d157      	bne.n	80075ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	e2d9      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007508:	d106      	bne.n	8007518 <HAL_RCC_OscConfig+0x74>
 800750a:	4b85      	ldr	r3, [pc, #532]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a84      	ldr	r2, [pc, #528]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007514:	6013      	str	r3, [r2, #0]
 8007516:	e01d      	b.n	8007554 <HAL_RCC_OscConfig+0xb0>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007520:	d10c      	bne.n	800753c <HAL_RCC_OscConfig+0x98>
 8007522:	4b7f      	ldr	r3, [pc, #508]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a7e      	ldr	r2, [pc, #504]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007528:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800752c:	6013      	str	r3, [r2, #0]
 800752e:	4b7c      	ldr	r3, [pc, #496]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a7b      	ldr	r2, [pc, #492]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007534:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007538:	6013      	str	r3, [r2, #0]
 800753a:	e00b      	b.n	8007554 <HAL_RCC_OscConfig+0xb0>
 800753c:	4b78      	ldr	r3, [pc, #480]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a77      	ldr	r2, [pc, #476]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007542:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007546:	6013      	str	r3, [r2, #0]
 8007548:	4b75      	ldr	r3, [pc, #468]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	4a74      	ldr	r2, [pc, #464]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 800754e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007552:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d013      	beq.n	8007584 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800755c:	f7fa fc12 	bl	8001d84 <HAL_GetTick>
 8007560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007562:	e008      	b.n	8007576 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007564:	f7fa fc0e 	bl	8001d84 <HAL_GetTick>
 8007568:	4602      	mov	r2, r0
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	2b64      	cmp	r3, #100	@ 0x64
 8007570:	d901      	bls.n	8007576 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e29e      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007576:	4b6a      	ldr	r3, [pc, #424]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800757e:	2b00      	cmp	r3, #0
 8007580:	d0f0      	beq.n	8007564 <HAL_RCC_OscConfig+0xc0>
 8007582:	e014      	b.n	80075ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007584:	f7fa fbfe 	bl	8001d84 <HAL_GetTick>
 8007588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800758a:	e008      	b.n	800759e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800758c:	f7fa fbfa 	bl	8001d84 <HAL_GetTick>
 8007590:	4602      	mov	r2, r0
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	1ad3      	subs	r3, r2, r3
 8007596:	2b64      	cmp	r3, #100	@ 0x64
 8007598:	d901      	bls.n	800759e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800759a:	2303      	movs	r3, #3
 800759c:	e28a      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800759e:	4b60      	ldr	r3, [pc, #384]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1f0      	bne.n	800758c <HAL_RCC_OscConfig+0xe8>
 80075aa:	e000      	b.n	80075ae <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f003 0302 	and.w	r3, r3, #2
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d075      	beq.n	80076a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075ba:	4b59      	ldr	r3, [pc, #356]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	f003 030c 	and.w	r3, r3, #12
 80075c2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80075c4:	4b56      	ldr	r3, [pc, #344]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80075c6:	68db      	ldr	r3, [r3, #12]
 80075c8:	f003 0303 	and.w	r3, r3, #3
 80075cc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	2b0c      	cmp	r3, #12
 80075d2:	d102      	bne.n	80075da <HAL_RCC_OscConfig+0x136>
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d002      	beq.n	80075e0 <HAL_RCC_OscConfig+0x13c>
 80075da:	69bb      	ldr	r3, [r7, #24]
 80075dc:	2b04      	cmp	r3, #4
 80075de:	d11f      	bne.n	8007620 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075e0:	4b4f      	ldr	r3, [pc, #316]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d005      	beq.n	80075f8 <HAL_RCC_OscConfig+0x154>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d101      	bne.n	80075f8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e25d      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075f8:	4b49      	ldr	r3, [pc, #292]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80075fa:	685b      	ldr	r3, [r3, #4]
 80075fc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	691b      	ldr	r3, [r3, #16]
 8007604:	061b      	lsls	r3, r3, #24
 8007606:	4946      	ldr	r1, [pc, #280]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007608:	4313      	orrs	r3, r2
 800760a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800760c:	4b45      	ldr	r3, [pc, #276]	@ (8007724 <HAL_RCC_OscConfig+0x280>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4618      	mov	r0, r3
 8007612:	f7fa fa6b 	bl	8001aec <HAL_InitTick>
 8007616:	4603      	mov	r3, r0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d043      	beq.n	80076a4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	e249      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	68db      	ldr	r3, [r3, #12]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d023      	beq.n	8007670 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007628:	4b3d      	ldr	r3, [pc, #244]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a3c      	ldr	r2, [pc, #240]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 800762e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007632:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007634:	f7fa fba6 	bl	8001d84 <HAL_GetTick>
 8007638:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800763a:	e008      	b.n	800764e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800763c:	f7fa fba2 	bl	8001d84 <HAL_GetTick>
 8007640:	4602      	mov	r2, r0
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	2b02      	cmp	r3, #2
 8007648:	d901      	bls.n	800764e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e232      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800764e:	4b34      	ldr	r3, [pc, #208]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007656:	2b00      	cmp	r3, #0
 8007658:	d0f0      	beq.n	800763c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800765a:	4b31      	ldr	r3, [pc, #196]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	691b      	ldr	r3, [r3, #16]
 8007666:	061b      	lsls	r3, r3, #24
 8007668:	492d      	ldr	r1, [pc, #180]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 800766a:	4313      	orrs	r3, r2
 800766c:	604b      	str	r3, [r1, #4]
 800766e:	e01a      	b.n	80076a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007670:	4b2b      	ldr	r3, [pc, #172]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a2a      	ldr	r2, [pc, #168]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007676:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800767a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800767c:	f7fa fb82 	bl	8001d84 <HAL_GetTick>
 8007680:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007682:	e008      	b.n	8007696 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007684:	f7fa fb7e 	bl	8001d84 <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	2b02      	cmp	r3, #2
 8007690:	d901      	bls.n	8007696 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007692:	2303      	movs	r3, #3
 8007694:	e20e      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007696:	4b22      	ldr	r3, [pc, #136]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1f0      	bne.n	8007684 <HAL_RCC_OscConfig+0x1e0>
 80076a2:	e000      	b.n	80076a6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80076a4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 0308 	and.w	r3, r3, #8
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d041      	beq.n	8007736 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d01c      	beq.n	80076f4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076ba:	4b19      	ldr	r3, [pc, #100]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80076bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076c0:	4a17      	ldr	r2, [pc, #92]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80076c2:	f043 0301 	orr.w	r3, r3, #1
 80076c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076ca:	f7fa fb5b 	bl	8001d84 <HAL_GetTick>
 80076ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076d0:	e008      	b.n	80076e4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076d2:	f7fa fb57 	bl	8001d84 <HAL_GetTick>
 80076d6:	4602      	mov	r2, r0
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d901      	bls.n	80076e4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80076e0:	2303      	movs	r3, #3
 80076e2:	e1e7      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076e4:	4b0e      	ldr	r3, [pc, #56]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80076e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076ea:	f003 0302 	and.w	r3, r3, #2
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d0ef      	beq.n	80076d2 <HAL_RCC_OscConfig+0x22e>
 80076f2:	e020      	b.n	8007736 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80076f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076fa:	4a09      	ldr	r2, [pc, #36]	@ (8007720 <HAL_RCC_OscConfig+0x27c>)
 80076fc:	f023 0301 	bic.w	r3, r3, #1
 8007700:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007704:	f7fa fb3e 	bl	8001d84 <HAL_GetTick>
 8007708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800770a:	e00d      	b.n	8007728 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800770c:	f7fa fb3a 	bl	8001d84 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	2b02      	cmp	r3, #2
 8007718:	d906      	bls.n	8007728 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e1ca      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
 800771e:	bf00      	nop
 8007720:	40021000 	.word	0x40021000
 8007724:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007728:	4b8c      	ldr	r3, [pc, #560]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 800772a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800772e:	f003 0302 	and.w	r3, r3, #2
 8007732:	2b00      	cmp	r3, #0
 8007734:	d1ea      	bne.n	800770c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0304 	and.w	r3, r3, #4
 800773e:	2b00      	cmp	r3, #0
 8007740:	f000 80a6 	beq.w	8007890 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007744:	2300      	movs	r3, #0
 8007746:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007748:	4b84      	ldr	r3, [pc, #528]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 800774a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800774c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007750:	2b00      	cmp	r3, #0
 8007752:	d101      	bne.n	8007758 <HAL_RCC_OscConfig+0x2b4>
 8007754:	2301      	movs	r3, #1
 8007756:	e000      	b.n	800775a <HAL_RCC_OscConfig+0x2b6>
 8007758:	2300      	movs	r3, #0
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00d      	beq.n	800777a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800775e:	4b7f      	ldr	r3, [pc, #508]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 8007760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007762:	4a7e      	ldr	r2, [pc, #504]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 8007764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007768:	6593      	str	r3, [r2, #88]	@ 0x58
 800776a:	4b7c      	ldr	r3, [pc, #496]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 800776c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800776e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007772:	60fb      	str	r3, [r7, #12]
 8007774:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007776:	2301      	movs	r3, #1
 8007778:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800777a:	4b79      	ldr	r3, [pc, #484]	@ (8007960 <HAL_RCC_OscConfig+0x4bc>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007782:	2b00      	cmp	r3, #0
 8007784:	d118      	bne.n	80077b8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007786:	4b76      	ldr	r3, [pc, #472]	@ (8007960 <HAL_RCC_OscConfig+0x4bc>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a75      	ldr	r2, [pc, #468]	@ (8007960 <HAL_RCC_OscConfig+0x4bc>)
 800778c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007790:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007792:	f7fa faf7 	bl	8001d84 <HAL_GetTick>
 8007796:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007798:	e008      	b.n	80077ac <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800779a:	f7fa faf3 	bl	8001d84 <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	2b02      	cmp	r3, #2
 80077a6:	d901      	bls.n	80077ac <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e183      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80077ac:	4b6c      	ldr	r3, [pc, #432]	@ (8007960 <HAL_RCC_OscConfig+0x4bc>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d0f0      	beq.n	800779a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d108      	bne.n	80077d2 <HAL_RCC_OscConfig+0x32e>
 80077c0:	4b66      	ldr	r3, [pc, #408]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80077c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077c6:	4a65      	ldr	r2, [pc, #404]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80077c8:	f043 0301 	orr.w	r3, r3, #1
 80077cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80077d0:	e024      	b.n	800781c <HAL_RCC_OscConfig+0x378>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	2b05      	cmp	r3, #5
 80077d8:	d110      	bne.n	80077fc <HAL_RCC_OscConfig+0x358>
 80077da:	4b60      	ldr	r3, [pc, #384]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80077dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077e0:	4a5e      	ldr	r2, [pc, #376]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80077e2:	f043 0304 	orr.w	r3, r3, #4
 80077e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80077ea:	4b5c      	ldr	r3, [pc, #368]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80077ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077f0:	4a5a      	ldr	r2, [pc, #360]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80077f2:	f043 0301 	orr.w	r3, r3, #1
 80077f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80077fa:	e00f      	b.n	800781c <HAL_RCC_OscConfig+0x378>
 80077fc:	4b57      	ldr	r3, [pc, #348]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80077fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007802:	4a56      	ldr	r2, [pc, #344]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 8007804:	f023 0301 	bic.w	r3, r3, #1
 8007808:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800780c:	4b53      	ldr	r3, [pc, #332]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 800780e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007812:	4a52      	ldr	r2, [pc, #328]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 8007814:	f023 0304 	bic.w	r3, r3, #4
 8007818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	689b      	ldr	r3, [r3, #8]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d016      	beq.n	8007852 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007824:	f7fa faae 	bl	8001d84 <HAL_GetTick>
 8007828:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800782a:	e00a      	b.n	8007842 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800782c:	f7fa faaa 	bl	8001d84 <HAL_GetTick>
 8007830:	4602      	mov	r2, r0
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800783a:	4293      	cmp	r3, r2
 800783c:	d901      	bls.n	8007842 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800783e:	2303      	movs	r3, #3
 8007840:	e138      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007842:	4b46      	ldr	r3, [pc, #280]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 8007844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007848:	f003 0302 	and.w	r3, r3, #2
 800784c:	2b00      	cmp	r3, #0
 800784e:	d0ed      	beq.n	800782c <HAL_RCC_OscConfig+0x388>
 8007850:	e015      	b.n	800787e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007852:	f7fa fa97 	bl	8001d84 <HAL_GetTick>
 8007856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007858:	e00a      	b.n	8007870 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800785a:	f7fa fa93 	bl	8001d84 <HAL_GetTick>
 800785e:	4602      	mov	r2, r0
 8007860:	693b      	ldr	r3, [r7, #16]
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007868:	4293      	cmp	r3, r2
 800786a:	d901      	bls.n	8007870 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800786c:	2303      	movs	r3, #3
 800786e:	e121      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007870:	4b3a      	ldr	r3, [pc, #232]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 8007872:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007876:	f003 0302 	and.w	r3, r3, #2
 800787a:	2b00      	cmp	r3, #0
 800787c:	d1ed      	bne.n	800785a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800787e:	7ffb      	ldrb	r3, [r7, #31]
 8007880:	2b01      	cmp	r3, #1
 8007882:	d105      	bne.n	8007890 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007884:	4b35      	ldr	r3, [pc, #212]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 8007886:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007888:	4a34      	ldr	r2, [pc, #208]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 800788a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800788e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f003 0320 	and.w	r3, r3, #32
 8007898:	2b00      	cmp	r3, #0
 800789a:	d03c      	beq.n	8007916 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	699b      	ldr	r3, [r3, #24]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d01c      	beq.n	80078de <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80078a4:	4b2d      	ldr	r3, [pc, #180]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80078a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078aa:	4a2c      	ldr	r2, [pc, #176]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80078ac:	f043 0301 	orr.w	r3, r3, #1
 80078b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078b4:	f7fa fa66 	bl	8001d84 <HAL_GetTick>
 80078b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80078ba:	e008      	b.n	80078ce <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80078bc:	f7fa fa62 	bl	8001d84 <HAL_GetTick>
 80078c0:	4602      	mov	r2, r0
 80078c2:	693b      	ldr	r3, [r7, #16]
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	d901      	bls.n	80078ce <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80078ca:	2303      	movs	r3, #3
 80078cc:	e0f2      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80078ce:	4b23      	ldr	r3, [pc, #140]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80078d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078d4:	f003 0302 	and.w	r3, r3, #2
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d0ef      	beq.n	80078bc <HAL_RCC_OscConfig+0x418>
 80078dc:	e01b      	b.n	8007916 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80078de:	4b1f      	ldr	r3, [pc, #124]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80078e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80078e4:	4a1d      	ldr	r2, [pc, #116]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 80078e6:	f023 0301 	bic.w	r3, r3, #1
 80078ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078ee:	f7fa fa49 	bl	8001d84 <HAL_GetTick>
 80078f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80078f4:	e008      	b.n	8007908 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80078f6:	f7fa fa45 	bl	8001d84 <HAL_GetTick>
 80078fa:	4602      	mov	r2, r0
 80078fc:	693b      	ldr	r3, [r7, #16]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b02      	cmp	r3, #2
 8007902:	d901      	bls.n	8007908 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	e0d5      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007908:	4b14      	ldr	r3, [pc, #80]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 800790a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800790e:	f003 0302 	and.w	r3, r3, #2
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1ef      	bne.n	80078f6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	69db      	ldr	r3, [r3, #28]
 800791a:	2b00      	cmp	r3, #0
 800791c:	f000 80c9 	beq.w	8007ab2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007920:	4b0e      	ldr	r3, [pc, #56]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	f003 030c 	and.w	r3, r3, #12
 8007928:	2b0c      	cmp	r3, #12
 800792a:	f000 8083 	beq.w	8007a34 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	69db      	ldr	r3, [r3, #28]
 8007932:	2b02      	cmp	r3, #2
 8007934:	d15e      	bne.n	80079f4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007936:	4b09      	ldr	r3, [pc, #36]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a08      	ldr	r2, [pc, #32]	@ (800795c <HAL_RCC_OscConfig+0x4b8>)
 800793c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007940:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007942:	f7fa fa1f 	bl	8001d84 <HAL_GetTick>
 8007946:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007948:	e00c      	b.n	8007964 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800794a:	f7fa fa1b 	bl	8001d84 <HAL_GetTick>
 800794e:	4602      	mov	r2, r0
 8007950:	693b      	ldr	r3, [r7, #16]
 8007952:	1ad3      	subs	r3, r2, r3
 8007954:	2b02      	cmp	r3, #2
 8007956:	d905      	bls.n	8007964 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007958:	2303      	movs	r3, #3
 800795a:	e0ab      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
 800795c:	40021000 	.word	0x40021000
 8007960:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007964:	4b55      	ldr	r3, [pc, #340]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800796c:	2b00      	cmp	r3, #0
 800796e:	d1ec      	bne.n	800794a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007970:	4b52      	ldr	r3, [pc, #328]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 8007972:	68da      	ldr	r2, [r3, #12]
 8007974:	4b52      	ldr	r3, [pc, #328]	@ (8007ac0 <HAL_RCC_OscConfig+0x61c>)
 8007976:	4013      	ands	r3, r2
 8007978:	687a      	ldr	r2, [r7, #4]
 800797a:	6a11      	ldr	r1, [r2, #32]
 800797c:	687a      	ldr	r2, [r7, #4]
 800797e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007980:	3a01      	subs	r2, #1
 8007982:	0112      	lsls	r2, r2, #4
 8007984:	4311      	orrs	r1, r2
 8007986:	687a      	ldr	r2, [r7, #4]
 8007988:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800798a:	0212      	lsls	r2, r2, #8
 800798c:	4311      	orrs	r1, r2
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007992:	0852      	lsrs	r2, r2, #1
 8007994:	3a01      	subs	r2, #1
 8007996:	0552      	lsls	r2, r2, #21
 8007998:	4311      	orrs	r1, r2
 800799a:	687a      	ldr	r2, [r7, #4]
 800799c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800799e:	0852      	lsrs	r2, r2, #1
 80079a0:	3a01      	subs	r2, #1
 80079a2:	0652      	lsls	r2, r2, #25
 80079a4:	4311      	orrs	r1, r2
 80079a6:	687a      	ldr	r2, [r7, #4]
 80079a8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80079aa:	06d2      	lsls	r2, r2, #27
 80079ac:	430a      	orrs	r2, r1
 80079ae:	4943      	ldr	r1, [pc, #268]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 80079b0:	4313      	orrs	r3, r2
 80079b2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80079b4:	4b41      	ldr	r3, [pc, #260]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a40      	ldr	r2, [pc, #256]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 80079ba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079be:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80079c0:	4b3e      	ldr	r3, [pc, #248]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	4a3d      	ldr	r2, [pc, #244]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 80079c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079ca:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079cc:	f7fa f9da 	bl	8001d84 <HAL_GetTick>
 80079d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079d2:	e008      	b.n	80079e6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80079d4:	f7fa f9d6 	bl	8001d84 <HAL_GetTick>
 80079d8:	4602      	mov	r2, r0
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	1ad3      	subs	r3, r2, r3
 80079de:	2b02      	cmp	r3, #2
 80079e0:	d901      	bls.n	80079e6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e066      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80079e6:	4b35      	ldr	r3, [pc, #212]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d0f0      	beq.n	80079d4 <HAL_RCC_OscConfig+0x530>
 80079f2:	e05e      	b.n	8007ab2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80079f4:	4b31      	ldr	r3, [pc, #196]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a30      	ldr	r2, [pc, #192]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 80079fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80079fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a00:	f7fa f9c0 	bl	8001d84 <HAL_GetTick>
 8007a04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a06:	e008      	b.n	8007a1a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007a08:	f7fa f9bc 	bl	8001d84 <HAL_GetTick>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d901      	bls.n	8007a1a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007a16:	2303      	movs	r3, #3
 8007a18:	e04c      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007a1a:	4b28      	ldr	r3, [pc, #160]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1f0      	bne.n	8007a08 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007a26:	4b25      	ldr	r3, [pc, #148]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 8007a28:	68da      	ldr	r2, [r3, #12]
 8007a2a:	4924      	ldr	r1, [pc, #144]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 8007a2c:	4b25      	ldr	r3, [pc, #148]	@ (8007ac4 <HAL_RCC_OscConfig+0x620>)
 8007a2e:	4013      	ands	r3, r2
 8007a30:	60cb      	str	r3, [r1, #12]
 8007a32:	e03e      	b.n	8007ab2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	69db      	ldr	r3, [r3, #28]
 8007a38:	2b01      	cmp	r3, #1
 8007a3a:	d101      	bne.n	8007a40 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	e039      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007a40:	4b1e      	ldr	r3, [pc, #120]	@ (8007abc <HAL_RCC_OscConfig+0x618>)
 8007a42:	68db      	ldr	r3, [r3, #12]
 8007a44:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	f003 0203 	and.w	r2, r3, #3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a1b      	ldr	r3, [r3, #32]
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d12c      	bne.n	8007aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d123      	bne.n	8007aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a70:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d11b      	bne.n	8007aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a80:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a82:	429a      	cmp	r2, r3
 8007a84:	d113      	bne.n	8007aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a90:	085b      	lsrs	r3, r3, #1
 8007a92:	3b01      	subs	r3, #1
 8007a94:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d109      	bne.n	8007aae <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007aa4:	085b      	lsrs	r3, r3, #1
 8007aa6:	3b01      	subs	r3, #1
 8007aa8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d001      	beq.n	8007ab2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e000      	b.n	8007ab4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007ab2:	2300      	movs	r3, #0
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	3720      	adds	r7, #32
 8007ab8:	46bd      	mov	sp, r7
 8007aba:	bd80      	pop	{r7, pc}
 8007abc:	40021000 	.word	0x40021000
 8007ac0:	019f800c 	.word	0x019f800c
 8007ac4:	feeefffc 	.word	0xfeeefffc

08007ac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b086      	sub	sp, #24
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d101      	bne.n	8007ae0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007adc:	2301      	movs	r3, #1
 8007ade:	e11e      	b.n	8007d1e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007ae0:	4b91      	ldr	r3, [pc, #580]	@ (8007d28 <HAL_RCC_ClockConfig+0x260>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 030f 	and.w	r3, r3, #15
 8007ae8:	683a      	ldr	r2, [r7, #0]
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d910      	bls.n	8007b10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007aee:	4b8e      	ldr	r3, [pc, #568]	@ (8007d28 <HAL_RCC_ClockConfig+0x260>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f023 020f 	bic.w	r2, r3, #15
 8007af6:	498c      	ldr	r1, [pc, #560]	@ (8007d28 <HAL_RCC_ClockConfig+0x260>)
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	4313      	orrs	r3, r2
 8007afc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007afe:	4b8a      	ldr	r3, [pc, #552]	@ (8007d28 <HAL_RCC_ClockConfig+0x260>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f003 030f 	and.w	r3, r3, #15
 8007b06:	683a      	ldr	r2, [r7, #0]
 8007b08:	429a      	cmp	r2, r3
 8007b0a:	d001      	beq.n	8007b10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	e106      	b.n	8007d1e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 0301 	and.w	r3, r3, #1
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d073      	beq.n	8007c04 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	2b03      	cmp	r3, #3
 8007b22:	d129      	bne.n	8007b78 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007b24:	4b81      	ldr	r3, [pc, #516]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d101      	bne.n	8007b34 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007b30:	2301      	movs	r3, #1
 8007b32:	e0f4      	b.n	8007d1e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007b34:	f000 f9d0 	bl	8007ed8 <RCC_GetSysClockFreqFromPLLSource>
 8007b38:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	4a7c      	ldr	r2, [pc, #496]	@ (8007d30 <HAL_RCC_ClockConfig+0x268>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d93f      	bls.n	8007bc2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007b42:	4b7a      	ldr	r3, [pc, #488]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d009      	beq.n	8007b62 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d033      	beq.n	8007bc2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d12f      	bne.n	8007bc2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007b62:	4b72      	ldr	r3, [pc, #456]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007b64:	689b      	ldr	r3, [r3, #8]
 8007b66:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b6a:	4a70      	ldr	r2, [pc, #448]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007b6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b70:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007b72:	2380      	movs	r3, #128	@ 0x80
 8007b74:	617b      	str	r3, [r7, #20]
 8007b76:	e024      	b.n	8007bc2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	2b02      	cmp	r3, #2
 8007b7e:	d107      	bne.n	8007b90 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b80:	4b6a      	ldr	r3, [pc, #424]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d109      	bne.n	8007ba0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	e0c6      	b.n	8007d1e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007b90:	4b66      	ldr	r3, [pc, #408]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d101      	bne.n	8007ba0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e0be      	b.n	8007d1e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8007ba0:	f000 f8ce 	bl	8007d40 <HAL_RCC_GetSysClockFreq>
 8007ba4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	4a61      	ldr	r2, [pc, #388]	@ (8007d30 <HAL_RCC_ClockConfig+0x268>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d909      	bls.n	8007bc2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007bae:	4b5f      	ldr	r3, [pc, #380]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bb6:	4a5d      	ldr	r2, [pc, #372]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007bb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bbc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8007bbe:	2380      	movs	r3, #128	@ 0x80
 8007bc0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007bc2:	4b5a      	ldr	r3, [pc, #360]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	f023 0203 	bic.w	r2, r3, #3
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	685b      	ldr	r3, [r3, #4]
 8007bce:	4957      	ldr	r1, [pc, #348]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007bd0:	4313      	orrs	r3, r2
 8007bd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bd4:	f7fa f8d6 	bl	8001d84 <HAL_GetTick>
 8007bd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bda:	e00a      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007bdc:	f7fa f8d2 	bl	8001d84 <HAL_GetTick>
 8007be0:	4602      	mov	r2, r0
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	1ad3      	subs	r3, r2, r3
 8007be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d901      	bls.n	8007bf2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8007bee:	2303      	movs	r3, #3
 8007bf0:	e095      	b.n	8007d1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bf2:	4b4e      	ldr	r3, [pc, #312]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007bf4:	689b      	ldr	r3, [r3, #8]
 8007bf6:	f003 020c 	and.w	r2, r3, #12
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d1eb      	bne.n	8007bdc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f003 0302 	and.w	r3, r3, #2
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d023      	beq.n	8007c58 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f003 0304 	and.w	r3, r3, #4
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d005      	beq.n	8007c28 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007c1c:	4b43      	ldr	r3, [pc, #268]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	4a42      	ldr	r2, [pc, #264]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007c22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007c26:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 0308 	and.w	r3, r3, #8
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d007      	beq.n	8007c44 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007c34:	4b3d      	ldr	r3, [pc, #244]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007c3c:	4a3b      	ldr	r2, [pc, #236]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007c3e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007c42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007c44:	4b39      	ldr	r3, [pc, #228]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	4936      	ldr	r1, [pc, #216]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007c52:	4313      	orrs	r3, r2
 8007c54:	608b      	str	r3, [r1, #8]
 8007c56:	e008      	b.n	8007c6a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	2b80      	cmp	r3, #128	@ 0x80
 8007c5c:	d105      	bne.n	8007c6a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8007c5e:	4b33      	ldr	r3, [pc, #204]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007c60:	689b      	ldr	r3, [r3, #8]
 8007c62:	4a32      	ldr	r2, [pc, #200]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007c64:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c68:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007c6a:	4b2f      	ldr	r3, [pc, #188]	@ (8007d28 <HAL_RCC_ClockConfig+0x260>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f003 030f 	and.w	r3, r3, #15
 8007c72:	683a      	ldr	r2, [r7, #0]
 8007c74:	429a      	cmp	r2, r3
 8007c76:	d21d      	bcs.n	8007cb4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007c78:	4b2b      	ldr	r3, [pc, #172]	@ (8007d28 <HAL_RCC_ClockConfig+0x260>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	f023 020f 	bic.w	r2, r3, #15
 8007c80:	4929      	ldr	r1, [pc, #164]	@ (8007d28 <HAL_RCC_ClockConfig+0x260>)
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	4313      	orrs	r3, r2
 8007c86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007c88:	f7fa f87c 	bl	8001d84 <HAL_GetTick>
 8007c8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007c8e:	e00a      	b.n	8007ca6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007c90:	f7fa f878 	bl	8001d84 <HAL_GetTick>
 8007c94:	4602      	mov	r2, r0
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	1ad3      	subs	r3, r2, r3
 8007c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d901      	bls.n	8007ca6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8007ca2:	2303      	movs	r3, #3
 8007ca4:	e03b      	b.n	8007d1e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ca6:	4b20      	ldr	r3, [pc, #128]	@ (8007d28 <HAL_RCC_ClockConfig+0x260>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f003 030f 	and.w	r3, r3, #15
 8007cae:	683a      	ldr	r2, [r7, #0]
 8007cb0:	429a      	cmp	r2, r3
 8007cb2:	d1ed      	bne.n	8007c90 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f003 0304 	and.w	r3, r3, #4
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d008      	beq.n	8007cd2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	4917      	ldr	r1, [pc, #92]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007cce:	4313      	orrs	r3, r2
 8007cd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 0308 	and.w	r3, r3, #8
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d009      	beq.n	8007cf2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007cde:	4b13      	ldr	r3, [pc, #76]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	691b      	ldr	r3, [r3, #16]
 8007cea:	00db      	lsls	r3, r3, #3
 8007cec:	490f      	ldr	r1, [pc, #60]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007cee:	4313      	orrs	r3, r2
 8007cf0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007cf2:	f000 f825 	bl	8007d40 <HAL_RCC_GetSysClockFreq>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8007d2c <HAL_RCC_ClockConfig+0x264>)
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	091b      	lsrs	r3, r3, #4
 8007cfe:	f003 030f 	and.w	r3, r3, #15
 8007d02:	490c      	ldr	r1, [pc, #48]	@ (8007d34 <HAL_RCC_ClockConfig+0x26c>)
 8007d04:	5ccb      	ldrb	r3, [r1, r3]
 8007d06:	f003 031f 	and.w	r3, r3, #31
 8007d0a:	fa22 f303 	lsr.w	r3, r2, r3
 8007d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8007d38 <HAL_RCC_ClockConfig+0x270>)
 8007d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8007d12:	4b0a      	ldr	r3, [pc, #40]	@ (8007d3c <HAL_RCC_ClockConfig+0x274>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7f9 fee8 	bl	8001aec <HAL_InitTick>
 8007d1c:	4603      	mov	r3, r0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3718      	adds	r7, #24
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	40022000 	.word	0x40022000
 8007d2c:	40021000 	.word	0x40021000
 8007d30:	04c4b400 	.word	0x04c4b400
 8007d34:	0800dbb8 	.word	0x0800dbb8
 8007d38:	20000008 	.word	0x20000008
 8007d3c:	2000000c 	.word	0x2000000c

08007d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b087      	sub	sp, #28
 8007d44:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007d46:	4b2c      	ldr	r3, [pc, #176]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	f003 030c 	and.w	r3, r3, #12
 8007d4e:	2b04      	cmp	r3, #4
 8007d50:	d102      	bne.n	8007d58 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007d52:	4b2a      	ldr	r3, [pc, #168]	@ (8007dfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007d54:	613b      	str	r3, [r7, #16]
 8007d56:	e047      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007d58:	4b27      	ldr	r3, [pc, #156]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	f003 030c 	and.w	r3, r3, #12
 8007d60:	2b08      	cmp	r3, #8
 8007d62:	d102      	bne.n	8007d6a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007d64:	4b26      	ldr	r3, [pc, #152]	@ (8007e00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007d66:	613b      	str	r3, [r7, #16]
 8007d68:	e03e      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007d6a:	4b23      	ldr	r3, [pc, #140]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	f003 030c 	and.w	r3, r3, #12
 8007d72:	2b0c      	cmp	r3, #12
 8007d74:	d136      	bne.n	8007de4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007d76:	4b20      	ldr	r3, [pc, #128]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d78:	68db      	ldr	r3, [r3, #12]
 8007d7a:	f003 0303 	and.w	r3, r3, #3
 8007d7e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007d80:	4b1d      	ldr	r3, [pc, #116]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d82:	68db      	ldr	r3, [r3, #12]
 8007d84:	091b      	lsrs	r3, r3, #4
 8007d86:	f003 030f 	and.w	r3, r3, #15
 8007d8a:	3301      	adds	r3, #1
 8007d8c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2b03      	cmp	r3, #3
 8007d92:	d10c      	bne.n	8007dae <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007d94:	4a1a      	ldr	r2, [pc, #104]	@ (8007e00 <HAL_RCC_GetSysClockFreq+0xc0>)
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d9c:	4a16      	ldr	r2, [pc, #88]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007d9e:	68d2      	ldr	r2, [r2, #12]
 8007da0:	0a12      	lsrs	r2, r2, #8
 8007da2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007da6:	fb02 f303 	mul.w	r3, r2, r3
 8007daa:	617b      	str	r3, [r7, #20]
      break;
 8007dac:	e00c      	b.n	8007dc8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007dae:	4a13      	ldr	r2, [pc, #76]	@ (8007dfc <HAL_RCC_GetSysClockFreq+0xbc>)
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db6:	4a10      	ldr	r2, [pc, #64]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007db8:	68d2      	ldr	r2, [r2, #12]
 8007dba:	0a12      	lsrs	r2, r2, #8
 8007dbc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007dc0:	fb02 f303 	mul.w	r3, r2, r3
 8007dc4:	617b      	str	r3, [r7, #20]
      break;
 8007dc6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8007df8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007dca:	68db      	ldr	r3, [r3, #12]
 8007dcc:	0e5b      	lsrs	r3, r3, #25
 8007dce:	f003 0303 	and.w	r3, r3, #3
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	005b      	lsls	r3, r3, #1
 8007dd6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007dd8:	697a      	ldr	r2, [r7, #20]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007de0:	613b      	str	r3, [r7, #16]
 8007de2:	e001      	b.n	8007de8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007de4:	2300      	movs	r3, #0
 8007de6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007de8:	693b      	ldr	r3, [r7, #16]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	371c      	adds	r7, #28
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop
 8007df8:	40021000 	.word	0x40021000
 8007dfc:	00f42400 	.word	0x00f42400
 8007e00:	007a1200 	.word	0x007a1200

08007e04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e04:	b480      	push	{r7}
 8007e06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e08:	4b03      	ldr	r3, [pc, #12]	@ (8007e18 <HAL_RCC_GetHCLKFreq+0x14>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e14:	4770      	bx	lr
 8007e16:	bf00      	nop
 8007e18:	20000008 	.word	0x20000008

08007e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007e20:	f7ff fff0 	bl	8007e04 <HAL_RCC_GetHCLKFreq>
 8007e24:	4602      	mov	r2, r0
 8007e26:	4b06      	ldr	r3, [pc, #24]	@ (8007e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e28:	689b      	ldr	r3, [r3, #8]
 8007e2a:	0a1b      	lsrs	r3, r3, #8
 8007e2c:	f003 0307 	and.w	r3, r3, #7
 8007e30:	4904      	ldr	r1, [pc, #16]	@ (8007e44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007e32:	5ccb      	ldrb	r3, [r1, r3]
 8007e34:	f003 031f 	and.w	r3, r3, #31
 8007e38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e3c:	4618      	mov	r0, r3
 8007e3e:	bd80      	pop	{r7, pc}
 8007e40:	40021000 	.word	0x40021000
 8007e44:	0800dbc8 	.word	0x0800dbc8

08007e48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007e4c:	f7ff ffda 	bl	8007e04 <HAL_RCC_GetHCLKFreq>
 8007e50:	4602      	mov	r2, r0
 8007e52:	4b06      	ldr	r3, [pc, #24]	@ (8007e6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	0adb      	lsrs	r3, r3, #11
 8007e58:	f003 0307 	and.w	r3, r3, #7
 8007e5c:	4904      	ldr	r1, [pc, #16]	@ (8007e70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007e5e:	5ccb      	ldrb	r3, [r1, r3]
 8007e60:	f003 031f 	and.w	r3, r3, #31
 8007e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	40021000 	.word	0x40021000
 8007e70:	0800dbc8 	.word	0x0800dbc8

08007e74 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007e74:	b480      	push	{r7}
 8007e76:	b083      	sub	sp, #12
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
 8007e7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	220f      	movs	r2, #15
 8007e82:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8007e84:	4b12      	ldr	r3, [pc, #72]	@ (8007ed0 <HAL_RCC_GetClockConfig+0x5c>)
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	f003 0203 	and.w	r2, r3, #3
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007e90:	4b0f      	ldr	r3, [pc, #60]	@ (8007ed0 <HAL_RCC_GetClockConfig+0x5c>)
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8007ed0 <HAL_RCC_GetClockConfig+0x5c>)
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007ea8:	4b09      	ldr	r3, [pc, #36]	@ (8007ed0 <HAL_RCC_GetClockConfig+0x5c>)
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	08db      	lsrs	r3, r3, #3
 8007eae:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8007eb6:	4b07      	ldr	r3, [pc, #28]	@ (8007ed4 <HAL_RCC_GetClockConfig+0x60>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f003 020f 	and.w	r2, r3, #15
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	601a      	str	r2, [r3, #0]
}
 8007ec2:	bf00      	nop
 8007ec4:	370c      	adds	r7, #12
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ecc:	4770      	bx	lr
 8007ece:	bf00      	nop
 8007ed0:	40021000 	.word	0x40021000
 8007ed4:	40022000 	.word	0x40022000

08007ed8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b087      	sub	sp, #28
 8007edc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007ede:	4b1e      	ldr	r3, [pc, #120]	@ (8007f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	f003 0303 	and.w	r3, r3, #3
 8007ee6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007eea:	68db      	ldr	r3, [r3, #12]
 8007eec:	091b      	lsrs	r3, r3, #4
 8007eee:	f003 030f 	and.w	r3, r3, #15
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007ef6:	693b      	ldr	r3, [r7, #16]
 8007ef8:	2b03      	cmp	r3, #3
 8007efa:	d10c      	bne.n	8007f16 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007efc:	4a17      	ldr	r2, [pc, #92]	@ (8007f5c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f04:	4a14      	ldr	r2, [pc, #80]	@ (8007f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f06:	68d2      	ldr	r2, [r2, #12]
 8007f08:	0a12      	lsrs	r2, r2, #8
 8007f0a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007f0e:	fb02 f303 	mul.w	r3, r2, r3
 8007f12:	617b      	str	r3, [r7, #20]
    break;
 8007f14:	e00c      	b.n	8007f30 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007f16:	4a12      	ldr	r2, [pc, #72]	@ (8007f60 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f1e:	4a0e      	ldr	r2, [pc, #56]	@ (8007f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f20:	68d2      	ldr	r2, [r2, #12]
 8007f22:	0a12      	lsrs	r2, r2, #8
 8007f24:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007f28:	fb02 f303 	mul.w	r3, r2, r3
 8007f2c:	617b      	str	r3, [r7, #20]
    break;
 8007f2e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007f30:	4b09      	ldr	r3, [pc, #36]	@ (8007f58 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007f32:	68db      	ldr	r3, [r3, #12]
 8007f34:	0e5b      	lsrs	r3, r3, #25
 8007f36:	f003 0303 	and.w	r3, r3, #3
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	005b      	lsls	r3, r3, #1
 8007f3e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007f40:	697a      	ldr	r2, [r7, #20]
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f48:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8007f4a:	687b      	ldr	r3, [r7, #4]
}
 8007f4c:	4618      	mov	r0, r3
 8007f4e:	371c      	adds	r7, #28
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr
 8007f58:	40021000 	.word	0x40021000
 8007f5c:	007a1200 	.word	0x007a1200
 8007f60:	00f42400 	.word	0x00f42400

08007f64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b086      	sub	sp, #24
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007f70:	2300      	movs	r3, #0
 8007f72:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f000 8098 	beq.w	80080b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f82:	2300      	movs	r3, #0
 8007f84:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f86:	4b43      	ldr	r3, [pc, #268]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d10d      	bne.n	8007fae <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f92:	4b40      	ldr	r3, [pc, #256]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f96:	4a3f      	ldr	r2, [pc, #252]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007f98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f9c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fa6:	60bb      	str	r3, [r7, #8]
 8007fa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007faa:	2301      	movs	r3, #1
 8007fac:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007fae:	4b3a      	ldr	r3, [pc, #232]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a39      	ldr	r2, [pc, #228]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007fb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007fb8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007fba:	f7f9 fee3 	bl	8001d84 <HAL_GetTick>
 8007fbe:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007fc0:	e009      	b.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fc2:	f7f9 fedf 	bl	8001d84 <HAL_GetTick>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	2b02      	cmp	r3, #2
 8007fce:	d902      	bls.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007fd0:	2303      	movs	r3, #3
 8007fd2:	74fb      	strb	r3, [r7, #19]
        break;
 8007fd4:	e005      	b.n	8007fe2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007fd6:	4b30      	ldr	r3, [pc, #192]	@ (8008098 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d0ef      	beq.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8007fe2:	7cfb      	ldrb	r3, [r7, #19]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d159      	bne.n	800809c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007fe8:	4b2a      	ldr	r3, [pc, #168]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ff2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007ff4:	697b      	ldr	r3, [r7, #20]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d01e      	beq.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	429a      	cmp	r2, r3
 8008002:	d019      	beq.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008004:	4b23      	ldr	r3, [pc, #140]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008006:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800800a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800800e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008010:	4b20      	ldr	r3, [pc, #128]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008016:	4a1f      	ldr	r2, [pc, #124]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008018:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800801c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008020:	4b1c      	ldr	r3, [pc, #112]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008022:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008026:	4a1b      	ldr	r2, [pc, #108]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008028:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800802c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008030:	4a18      	ldr	r2, [pc, #96]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	2b00      	cmp	r3, #0
 8008040:	d016      	beq.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008042:	f7f9 fe9f 	bl	8001d84 <HAL_GetTick>
 8008046:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008048:	e00b      	b.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800804a:	f7f9 fe9b 	bl	8001d84 <HAL_GetTick>
 800804e:	4602      	mov	r2, r0
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008058:	4293      	cmp	r3, r2
 800805a:	d902      	bls.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800805c:	2303      	movs	r3, #3
 800805e:	74fb      	strb	r3, [r7, #19]
            break;
 8008060:	e006      	b.n	8008070 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008062:	4b0c      	ldr	r3, [pc, #48]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008068:	f003 0302 	and.w	r3, r3, #2
 800806c:	2b00      	cmp	r3, #0
 800806e:	d0ec      	beq.n	800804a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008070:	7cfb      	ldrb	r3, [r7, #19]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d10b      	bne.n	800808e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008076:	4b07      	ldr	r3, [pc, #28]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800807c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008084:	4903      	ldr	r1, [pc, #12]	@ (8008094 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008086:	4313      	orrs	r3, r2
 8008088:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800808c:	e008      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800808e:	7cfb      	ldrb	r3, [r7, #19]
 8008090:	74bb      	strb	r3, [r7, #18]
 8008092:	e005      	b.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008094:	40021000 	.word	0x40021000
 8008098:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800809c:	7cfb      	ldrb	r3, [r7, #19]
 800809e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80080a0:	7c7b      	ldrb	r3, [r7, #17]
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d105      	bne.n	80080b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080a6:	4ba7      	ldr	r3, [pc, #668]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080aa:	4aa6      	ldr	r2, [pc, #664]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80080b0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d00a      	beq.n	80080d4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80080be:	4ba1      	ldr	r3, [pc, #644]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080c4:	f023 0203 	bic.w	r2, r3, #3
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	499d      	ldr	r1, [pc, #628]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080ce:	4313      	orrs	r3, r2
 80080d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 0302 	and.w	r3, r3, #2
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d00a      	beq.n	80080f6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80080e0:	4b98      	ldr	r3, [pc, #608]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080e6:	f023 020c 	bic.w	r2, r3, #12
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	4995      	ldr	r1, [pc, #596]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80080f0:	4313      	orrs	r3, r2
 80080f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f003 0304 	and.w	r3, r3, #4
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00a      	beq.n	8008118 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008102:	4b90      	ldr	r3, [pc, #576]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008104:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008108:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	68db      	ldr	r3, [r3, #12]
 8008110:	498c      	ldr	r1, [pc, #560]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008112:	4313      	orrs	r3, r2
 8008114:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f003 0308 	and.w	r3, r3, #8
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00a      	beq.n	800813a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008124:	4b87      	ldr	r3, [pc, #540]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800812a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	4984      	ldr	r1, [pc, #528]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008134:	4313      	orrs	r3, r2
 8008136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f003 0310 	and.w	r3, r3, #16
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00a      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008146:	4b7f      	ldr	r3, [pc, #508]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800814c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	695b      	ldr	r3, [r3, #20]
 8008154:	497b      	ldr	r1, [pc, #492]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008156:	4313      	orrs	r3, r2
 8008158:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f003 0320 	and.w	r3, r3, #32
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00a      	beq.n	800817e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008168:	4b76      	ldr	r3, [pc, #472]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800816a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800816e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	699b      	ldr	r3, [r3, #24]
 8008176:	4973      	ldr	r1, [pc, #460]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008178:	4313      	orrs	r3, r2
 800817a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00a      	beq.n	80081a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800818a:	4b6e      	ldr	r3, [pc, #440]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800818c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008190:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	69db      	ldr	r3, [r3, #28]
 8008198:	496a      	ldr	r1, [pc, #424]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800819a:	4313      	orrs	r3, r2
 800819c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d00a      	beq.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80081ac:	4b65      	ldr	r3, [pc, #404]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081b2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a1b      	ldr	r3, [r3, #32]
 80081ba:	4962      	ldr	r1, [pc, #392]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081bc:	4313      	orrs	r3, r2
 80081be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d00a      	beq.n	80081e4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80081ce:	4b5d      	ldr	r3, [pc, #372]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081dc:	4959      	ldr	r1, [pc, #356]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081de:	4313      	orrs	r3, r2
 80081e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d00a      	beq.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80081f0:	4b54      	ldr	r3, [pc, #336]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80081f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80081f6:	f023 0203 	bic.w	r2, r3, #3
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081fe:	4951      	ldr	r1, [pc, #324]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008200:	4313      	orrs	r3, r2
 8008202:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800820e:	2b00      	cmp	r3, #0
 8008210:	d00a      	beq.n	8008228 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008212:	4b4c      	ldr	r3, [pc, #304]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008218:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008220:	4948      	ldr	r1, [pc, #288]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008222:	4313      	orrs	r3, r2
 8008224:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008230:	2b00      	cmp	r3, #0
 8008232:	d015      	beq.n	8008260 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008234:	4b43      	ldr	r3, [pc, #268]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800823a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008242:	4940      	ldr	r1, [pc, #256]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008244:	4313      	orrs	r3, r2
 8008246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800824e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008252:	d105      	bne.n	8008260 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008254:	4b3b      	ldr	r3, [pc, #236]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	4a3a      	ldr	r2, [pc, #232]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800825a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800825e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008268:	2b00      	cmp	r3, #0
 800826a:	d015      	beq.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800826c:	4b35      	ldr	r3, [pc, #212]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800826e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008272:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800827a:	4932      	ldr	r1, [pc, #200]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800827c:	4313      	orrs	r3, r2
 800827e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008286:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800828a:	d105      	bne.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800828c:	4b2d      	ldr	r3, [pc, #180]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	4a2c      	ldr	r2, [pc, #176]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008292:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008296:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d015      	beq.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80082a4:	4b27      	ldr	r3, [pc, #156]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082aa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082b2:	4924      	ldr	r1, [pc, #144]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082b4:	4313      	orrs	r3, r2
 80082b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082c2:	d105      	bne.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082c4:	4b1f      	ldr	r3, [pc, #124]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082c6:	68db      	ldr	r3, [r3, #12]
 80082c8:	4a1e      	ldr	r2, [pc, #120]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80082ce:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d015      	beq.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80082dc:	4b19      	ldr	r3, [pc, #100]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082ea:	4916      	ldr	r1, [pc, #88]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082ec:	4313      	orrs	r3, r2
 80082ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082fa:	d105      	bne.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082fc:	4b11      	ldr	r3, [pc, #68]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80082fe:	68db      	ldr	r3, [r3, #12]
 8008300:	4a10      	ldr	r2, [pc, #64]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008302:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008306:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008310:	2b00      	cmp	r3, #0
 8008312:	d019      	beq.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008314:	4b0b      	ldr	r3, [pc, #44]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800831a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008322:	4908      	ldr	r1, [pc, #32]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008324:	4313      	orrs	r3, r2
 8008326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800832e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008332:	d109      	bne.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008334:	4b03      	ldr	r3, [pc, #12]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	4a02      	ldr	r2, [pc, #8]	@ (8008344 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800833a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800833e:	60d3      	str	r3, [r2, #12]
 8008340:	e002      	b.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8008342:	bf00      	nop
 8008344:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008350:	2b00      	cmp	r3, #0
 8008352:	d015      	beq.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008354:	4b29      	ldr	r3, [pc, #164]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800835a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008362:	4926      	ldr	r1, [pc, #152]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008364:	4313      	orrs	r3, r2
 8008366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800836e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008372:	d105      	bne.n	8008380 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008374:	4b21      	ldr	r3, [pc, #132]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008376:	68db      	ldr	r3, [r3, #12]
 8008378:	4a20      	ldr	r2, [pc, #128]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800837a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800837e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008388:	2b00      	cmp	r3, #0
 800838a:	d015      	beq.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800838c:	4b1b      	ldr	r3, [pc, #108]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800838e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008392:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800839a:	4918      	ldr	r1, [pc, #96]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800839c:	4313      	orrs	r3, r2
 800839e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80083a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083aa:	d105      	bne.n	80083b8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80083ac:	4b13      	ldr	r3, [pc, #76]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	4a12      	ldr	r2, [pc, #72]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083b6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d015      	beq.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80083c4:	4b0d      	ldr	r3, [pc, #52]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80083ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083d2:	490a      	ldr	r1, [pc, #40]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083d4:	4313      	orrs	r3, r2
 80083d6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80083e2:	d105      	bne.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80083e4:	4b05      	ldr	r3, [pc, #20]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083e6:	68db      	ldr	r3, [r3, #12]
 80083e8:	4a04      	ldr	r2, [pc, #16]	@ (80083fc <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80083ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80083ee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80083f0:	7cbb      	ldrb	r3, [r7, #18]
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3718      	adds	r7, #24
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
 80083fa:	bf00      	nop
 80083fc:	40021000 	.word	0x40021000

08008400 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b082      	sub	sp, #8
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d101      	bne.n	8008412 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800840e:	2301      	movs	r3, #1
 8008410:	e049      	b.n	80084a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008418:	b2db      	uxtb	r3, r3
 800841a:	2b00      	cmp	r3, #0
 800841c:	d106      	bne.n	800842c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2200      	movs	r2, #0
 8008422:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f841 	bl	80084ae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2202      	movs	r2, #2
 8008430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	3304      	adds	r3, #4
 800843c:	4619      	mov	r1, r3
 800843e:	4610      	mov	r0, r2
 8008440:	f000 fa30 	bl	80088a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2201      	movs	r2, #1
 8008458:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2201      	movs	r2, #1
 8008460:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2201      	movs	r2, #1
 8008468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2201      	movs	r2, #1
 8008478:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2201      	movs	r2, #1
 8008490:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2201      	movs	r2, #1
 8008498:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084a4:	2300      	movs	r3, #0
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	3708      	adds	r7, #8
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bd80      	pop	{r7, pc}

080084ae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80084ae:	b480      	push	{r7}
 80084b0:	b083      	sub	sp, #12
 80084b2:	af00      	add	r7, sp, #0
 80084b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80084b6:	bf00      	nop
 80084b8:	370c      	adds	r7, #12
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
	...

080084c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	2b01      	cmp	r3, #1
 80084d6:	d001      	beq.n	80084dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	e054      	b.n	8008586 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2202      	movs	r2, #2
 80084e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	68da      	ldr	r2, [r3, #12]
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f042 0201 	orr.w	r2, r2, #1
 80084f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a26      	ldr	r2, [pc, #152]	@ (8008594 <HAL_TIM_Base_Start_IT+0xd0>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d022      	beq.n	8008544 <HAL_TIM_Base_Start_IT+0x80>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008506:	d01d      	beq.n	8008544 <HAL_TIM_Base_Start_IT+0x80>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a22      	ldr	r2, [pc, #136]	@ (8008598 <HAL_TIM_Base_Start_IT+0xd4>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d018      	beq.n	8008544 <HAL_TIM_Base_Start_IT+0x80>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a21      	ldr	r2, [pc, #132]	@ (800859c <HAL_TIM_Base_Start_IT+0xd8>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d013      	beq.n	8008544 <HAL_TIM_Base_Start_IT+0x80>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a1f      	ldr	r2, [pc, #124]	@ (80085a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d00e      	beq.n	8008544 <HAL_TIM_Base_Start_IT+0x80>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a1e      	ldr	r2, [pc, #120]	@ (80085a4 <HAL_TIM_Base_Start_IT+0xe0>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d009      	beq.n	8008544 <HAL_TIM_Base_Start_IT+0x80>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a1c      	ldr	r2, [pc, #112]	@ (80085a8 <HAL_TIM_Base_Start_IT+0xe4>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d004      	beq.n	8008544 <HAL_TIM_Base_Start_IT+0x80>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a1b      	ldr	r2, [pc, #108]	@ (80085ac <HAL_TIM_Base_Start_IT+0xe8>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d115      	bne.n	8008570 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	689a      	ldr	r2, [r3, #8]
 800854a:	4b19      	ldr	r3, [pc, #100]	@ (80085b0 <HAL_TIM_Base_Start_IT+0xec>)
 800854c:	4013      	ands	r3, r2
 800854e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	2b06      	cmp	r3, #6
 8008554:	d015      	beq.n	8008582 <HAL_TIM_Base_Start_IT+0xbe>
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800855c:	d011      	beq.n	8008582 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f042 0201 	orr.w	r2, r2, #1
 800856c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800856e:	e008      	b.n	8008582 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	681a      	ldr	r2, [r3, #0]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f042 0201 	orr.w	r2, r2, #1
 800857e:	601a      	str	r2, [r3, #0]
 8008580:	e000      	b.n	8008584 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008582:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3714      	adds	r7, #20
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	40012c00 	.word	0x40012c00
 8008598:	40000400 	.word	0x40000400
 800859c:	40000800 	.word	0x40000800
 80085a0:	40000c00 	.word	0x40000c00
 80085a4:	40013400 	.word	0x40013400
 80085a8:	40014000 	.word	0x40014000
 80085ac:	40015000 	.word	0x40015000
 80085b0:	00010007 	.word	0x00010007

080085b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	68db      	ldr	r3, [r3, #12]
 80085c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	691b      	ldr	r3, [r3, #16]
 80085ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	f003 0302 	and.w	r3, r3, #2
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d020      	beq.n	8008618 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	f003 0302 	and.w	r3, r3, #2
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d01b      	beq.n	8008618 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f06f 0202 	mvn.w	r2, #2
 80085e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2201      	movs	r2, #1
 80085ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	699b      	ldr	r3, [r3, #24]
 80085f6:	f003 0303 	and.w	r3, r3, #3
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d003      	beq.n	8008606 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 f931 	bl	8008866 <HAL_TIM_IC_CaptureCallback>
 8008604:	e005      	b.n	8008612 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f000 f923 	bl	8008852 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f000 f934 	bl	800887a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	f003 0304 	and.w	r3, r3, #4
 800861e:	2b00      	cmp	r3, #0
 8008620:	d020      	beq.n	8008664 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f003 0304 	and.w	r3, r3, #4
 8008628:	2b00      	cmp	r3, #0
 800862a:	d01b      	beq.n	8008664 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f06f 0204 	mvn.w	r2, #4
 8008634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2202      	movs	r2, #2
 800863a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	699b      	ldr	r3, [r3, #24]
 8008642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008646:	2b00      	cmp	r3, #0
 8008648:	d003      	beq.n	8008652 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 f90b 	bl	8008866 <HAL_TIM_IC_CaptureCallback>
 8008650:	e005      	b.n	800865e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008652:	6878      	ldr	r0, [r7, #4]
 8008654:	f000 f8fd 	bl	8008852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008658:	6878      	ldr	r0, [r7, #4]
 800865a:	f000 f90e 	bl	800887a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008664:	68bb      	ldr	r3, [r7, #8]
 8008666:	f003 0308 	and.w	r3, r3, #8
 800866a:	2b00      	cmp	r3, #0
 800866c:	d020      	beq.n	80086b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f003 0308 	and.w	r3, r3, #8
 8008674:	2b00      	cmp	r3, #0
 8008676:	d01b      	beq.n	80086b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f06f 0208 	mvn.w	r2, #8
 8008680:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2204      	movs	r2, #4
 8008686:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	69db      	ldr	r3, [r3, #28]
 800868e:	f003 0303 	and.w	r3, r3, #3
 8008692:	2b00      	cmp	r3, #0
 8008694:	d003      	beq.n	800869e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008696:	6878      	ldr	r0, [r7, #4]
 8008698:	f000 f8e5 	bl	8008866 <HAL_TIM_IC_CaptureCallback>
 800869c:	e005      	b.n	80086aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f000 f8d7 	bl	8008852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f000 f8e8 	bl	800887a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2200      	movs	r2, #0
 80086ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	f003 0310 	and.w	r3, r3, #16
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d020      	beq.n	80086fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	f003 0310 	and.w	r3, r3, #16
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d01b      	beq.n	80086fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f06f 0210 	mvn.w	r2, #16
 80086cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2208      	movs	r2, #8
 80086d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	69db      	ldr	r3, [r3, #28]
 80086da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d003      	beq.n	80086ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 f8bf 	bl	8008866 <HAL_TIM_IC_CaptureCallback>
 80086e8:	e005      	b.n	80086f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f000 f8b1 	bl	8008852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f000 f8c2 	bl	800887a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2200      	movs	r2, #0
 80086fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	f003 0301 	and.w	r3, r3, #1
 8008702:	2b00      	cmp	r3, #0
 8008704:	d00c      	beq.n	8008720 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	f003 0301 	and.w	r3, r3, #1
 800870c:	2b00      	cmp	r3, #0
 800870e:	d007      	beq.n	8008720 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f06f 0201 	mvn.w	r2, #1
 8008718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f7f8 ff66 	bl	80015ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008726:	2b00      	cmp	r3, #0
 8008728:	d104      	bne.n	8008734 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008730:	2b00      	cmp	r3, #0
 8008732:	d00c      	beq.n	800874e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800873a:	2b00      	cmp	r3, #0
 800873c:	d007      	beq.n	800874e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f969 	bl	8008a20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008754:	2b00      	cmp	r3, #0
 8008756:	d00c      	beq.n	8008772 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800875e:	2b00      	cmp	r3, #0
 8008760:	d007      	beq.n	8008772 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800876a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f000 f961 	bl	8008a34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008778:	2b00      	cmp	r3, #0
 800877a:	d00c      	beq.n	8008796 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008782:	2b00      	cmp	r3, #0
 8008784:	d007      	beq.n	8008796 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800878e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	f000 f87c 	bl	800888e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	f003 0320 	and.w	r3, r3, #32
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00c      	beq.n	80087ba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f003 0320 	and.w	r3, r3, #32
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d007      	beq.n	80087ba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	f06f 0220 	mvn.w	r2, #32
 80087b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 f929 	bl	8008a0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00c      	beq.n	80087de <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d007      	beq.n	80087de <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80087d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f000 f935 	bl	8008a48 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d00c      	beq.n	8008802 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d007      	beq.n	8008802 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80087fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80087fc:	6878      	ldr	r0, [r7, #4]
 80087fe:	f000 f92d 	bl	8008a5c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008808:	2b00      	cmp	r3, #0
 800880a:	d00c      	beq.n	8008826 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008812:	2b00      	cmp	r3, #0
 8008814:	d007      	beq.n	8008826 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800881e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f000 f925 	bl	8008a70 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008826:	68bb      	ldr	r3, [r7, #8]
 8008828:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800882c:	2b00      	cmp	r3, #0
 800882e:	d00c      	beq.n	800884a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008836:	2b00      	cmp	r3, #0
 8008838:	d007      	beq.n	800884a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008842:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 f91d 	bl	8008a84 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800884a:	bf00      	nop
 800884c:	3710      	adds	r7, #16
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}

08008852 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008852:	b480      	push	{r7}
 8008854:	b083      	sub	sp, #12
 8008856:	af00      	add	r7, sp, #0
 8008858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800885a:	bf00      	nop
 800885c:	370c      	adds	r7, #12
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr

08008866 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008866:	b480      	push	{r7}
 8008868:	b083      	sub	sp, #12
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800886e:	bf00      	nop
 8008870:	370c      	adds	r7, #12
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr

0800887a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800887a:	b480      	push	{r7}
 800887c:	b083      	sub	sp, #12
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008882:	bf00      	nop
 8008884:	370c      	adds	r7, #12
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr

0800888e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800888e:	b480      	push	{r7}
 8008890:	b083      	sub	sp, #12
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008896:	bf00      	nop
 8008898:	370c      	adds	r7, #12
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr
	...

080088a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b085      	sub	sp, #20
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a4c      	ldr	r2, [pc, #304]	@ (80089e8 <TIM_Base_SetConfig+0x144>)
 80088b8:	4293      	cmp	r3, r2
 80088ba:	d017      	beq.n	80088ec <TIM_Base_SetConfig+0x48>
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088c2:	d013      	beq.n	80088ec <TIM_Base_SetConfig+0x48>
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	4a49      	ldr	r2, [pc, #292]	@ (80089ec <TIM_Base_SetConfig+0x148>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d00f      	beq.n	80088ec <TIM_Base_SetConfig+0x48>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	4a48      	ldr	r2, [pc, #288]	@ (80089f0 <TIM_Base_SetConfig+0x14c>)
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d00b      	beq.n	80088ec <TIM_Base_SetConfig+0x48>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	4a47      	ldr	r2, [pc, #284]	@ (80089f4 <TIM_Base_SetConfig+0x150>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d007      	beq.n	80088ec <TIM_Base_SetConfig+0x48>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	4a46      	ldr	r2, [pc, #280]	@ (80089f8 <TIM_Base_SetConfig+0x154>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d003      	beq.n	80088ec <TIM_Base_SetConfig+0x48>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	4a45      	ldr	r2, [pc, #276]	@ (80089fc <TIM_Base_SetConfig+0x158>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d108      	bne.n	80088fe <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	4313      	orrs	r3, r2
 80088fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	4a39      	ldr	r2, [pc, #228]	@ (80089e8 <TIM_Base_SetConfig+0x144>)
 8008902:	4293      	cmp	r3, r2
 8008904:	d023      	beq.n	800894e <TIM_Base_SetConfig+0xaa>
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800890c:	d01f      	beq.n	800894e <TIM_Base_SetConfig+0xaa>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a36      	ldr	r2, [pc, #216]	@ (80089ec <TIM_Base_SetConfig+0x148>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d01b      	beq.n	800894e <TIM_Base_SetConfig+0xaa>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	4a35      	ldr	r2, [pc, #212]	@ (80089f0 <TIM_Base_SetConfig+0x14c>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d017      	beq.n	800894e <TIM_Base_SetConfig+0xaa>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	4a34      	ldr	r2, [pc, #208]	@ (80089f4 <TIM_Base_SetConfig+0x150>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d013      	beq.n	800894e <TIM_Base_SetConfig+0xaa>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	4a33      	ldr	r2, [pc, #204]	@ (80089f8 <TIM_Base_SetConfig+0x154>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d00f      	beq.n	800894e <TIM_Base_SetConfig+0xaa>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4a33      	ldr	r2, [pc, #204]	@ (8008a00 <TIM_Base_SetConfig+0x15c>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d00b      	beq.n	800894e <TIM_Base_SetConfig+0xaa>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4a32      	ldr	r2, [pc, #200]	@ (8008a04 <TIM_Base_SetConfig+0x160>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d007      	beq.n	800894e <TIM_Base_SetConfig+0xaa>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4a31      	ldr	r2, [pc, #196]	@ (8008a08 <TIM_Base_SetConfig+0x164>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d003      	beq.n	800894e <TIM_Base_SetConfig+0xaa>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	4a2c      	ldr	r2, [pc, #176]	@ (80089fc <TIM_Base_SetConfig+0x158>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d108      	bne.n	8008960 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008954:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	4313      	orrs	r3, r2
 800895e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	695b      	ldr	r3, [r3, #20]
 800896a:	4313      	orrs	r3, r2
 800896c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	689a      	ldr	r2, [r3, #8]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	4a18      	ldr	r2, [pc, #96]	@ (80089e8 <TIM_Base_SetConfig+0x144>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d013      	beq.n	80089b4 <TIM_Base_SetConfig+0x110>
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4a1a      	ldr	r2, [pc, #104]	@ (80089f8 <TIM_Base_SetConfig+0x154>)
 8008990:	4293      	cmp	r3, r2
 8008992:	d00f      	beq.n	80089b4 <TIM_Base_SetConfig+0x110>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a1a      	ldr	r2, [pc, #104]	@ (8008a00 <TIM_Base_SetConfig+0x15c>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d00b      	beq.n	80089b4 <TIM_Base_SetConfig+0x110>
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	4a19      	ldr	r2, [pc, #100]	@ (8008a04 <TIM_Base_SetConfig+0x160>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d007      	beq.n	80089b4 <TIM_Base_SetConfig+0x110>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a18      	ldr	r2, [pc, #96]	@ (8008a08 <TIM_Base_SetConfig+0x164>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d003      	beq.n	80089b4 <TIM_Base_SetConfig+0x110>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	4a13      	ldr	r2, [pc, #76]	@ (80089fc <TIM_Base_SetConfig+0x158>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d103      	bne.n	80089bc <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	691a      	ldr	r2, [r3, #16]
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2201      	movs	r2, #1
 80089c0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	f003 0301 	and.w	r3, r3, #1
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d105      	bne.n	80089da <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	f023 0201 	bic.w	r2, r3, #1
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	611a      	str	r2, [r3, #16]
  }
}
 80089da:	bf00      	nop
 80089dc:	3714      	adds	r7, #20
 80089de:	46bd      	mov	sp, r7
 80089e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e4:	4770      	bx	lr
 80089e6:	bf00      	nop
 80089e8:	40012c00 	.word	0x40012c00
 80089ec:	40000400 	.word	0x40000400
 80089f0:	40000800 	.word	0x40000800
 80089f4:	40000c00 	.word	0x40000c00
 80089f8:	40013400 	.word	0x40013400
 80089fc:	40015000 	.word	0x40015000
 8008a00:	40014000 	.word	0x40014000
 8008a04:	40014400 	.word	0x40014400
 8008a08:	40014800 	.word	0x40014800

08008a0c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008a14:	bf00      	nop
 8008a16:	370c      	adds	r7, #12
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1e:	4770      	bx	lr

08008a20 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a20:	b480      	push	{r7}
 8008a22:	b083      	sub	sp, #12
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a28:	bf00      	nop
 8008a2a:	370c      	adds	r7, #12
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b083      	sub	sp, #12
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008a3c:	bf00      	nop
 8008a3e:	370c      	adds	r7, #12
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008a50:	bf00      	nop
 8008a52:	370c      	adds	r7, #12
 8008a54:	46bd      	mov	sp, r7
 8008a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5a:	4770      	bx	lr

08008a5c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008a5c:	b480      	push	{r7}
 8008a5e:	b083      	sub	sp, #12
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008a64:	bf00      	nop
 8008a66:	370c      	adds	r7, #12
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr

08008a70 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008a78:	bf00      	nop
 8008a7a:	370c      	adds	r7, #12
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr

08008a84 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008a8c:	bf00      	nop
 8008a8e:	370c      	adds	r7, #12
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d101      	bne.n	8008aaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	e042      	b.n	8008b30 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d106      	bne.n	8008ac2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f7f8 ff77 	bl	80019b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2224      	movs	r2, #36	@ 0x24
 8008ac6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	681a      	ldr	r2, [r3, #0]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	f022 0201 	bic.w	r2, r2, #1
 8008ad8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d002      	beq.n	8008ae8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008ae2:	6878      	ldr	r0, [r7, #4]
 8008ae4:	f000 ff14 	bl	8009910 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f000 fc15 	bl	8009318 <UART_SetConfig>
 8008aee:	4603      	mov	r3, r0
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d101      	bne.n	8008af8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008af4:	2301      	movs	r3, #1
 8008af6:	e01b      	b.n	8008b30 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	685a      	ldr	r2, [r3, #4]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b06:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	689a      	ldr	r2, [r3, #8]
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b16:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	681a      	ldr	r2, [r3, #0]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f042 0201 	orr.w	r2, r2, #1
 8008b26:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f000 ff93 	bl	8009a54 <UART_CheckIdleState>
 8008b2e:	4603      	mov	r3, r0
}
 8008b30:	4618      	mov	r0, r3
 8008b32:	3708      	adds	r7, #8
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}

08008b38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b08a      	sub	sp, #40	@ 0x28
 8008b3c:	af02      	add	r7, sp, #8
 8008b3e:	60f8      	str	r0, [r7, #12]
 8008b40:	60b9      	str	r1, [r7, #8]
 8008b42:	603b      	str	r3, [r7, #0]
 8008b44:	4613      	mov	r3, r2
 8008b46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b4e:	2b20      	cmp	r3, #32
 8008b50:	d17b      	bne.n	8008c4a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d002      	beq.n	8008b5e <HAL_UART_Transmit+0x26>
 8008b58:	88fb      	ldrh	r3, [r7, #6]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d101      	bne.n	8008b62 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	e074      	b.n	8008c4c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	2200      	movs	r2, #0
 8008b66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2221      	movs	r2, #33	@ 0x21
 8008b6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008b72:	f7f9 f907 	bl	8001d84 <HAL_GetTick>
 8008b76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	88fa      	ldrh	r2, [r7, #6]
 8008b7c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	88fa      	ldrh	r2, [r7, #6]
 8008b84:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b90:	d108      	bne.n	8008ba4 <HAL_UART_Transmit+0x6c>
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	691b      	ldr	r3, [r3, #16]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d104      	bne.n	8008ba4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008b9e:	68bb      	ldr	r3, [r7, #8]
 8008ba0:	61bb      	str	r3, [r7, #24]
 8008ba2:	e003      	b.n	8008bac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008ba4:	68bb      	ldr	r3, [r7, #8]
 8008ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008bac:	e030      	b.n	8008c10 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	9300      	str	r3, [sp, #0]
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	2180      	movs	r1, #128	@ 0x80
 8008bb8:	68f8      	ldr	r0, [r7, #12]
 8008bba:	f000 fff5 	bl	8009ba8 <UART_WaitOnFlagUntilTimeout>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d005      	beq.n	8008bd0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2220      	movs	r2, #32
 8008bc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008bcc:	2303      	movs	r3, #3
 8008bce:	e03d      	b.n	8008c4c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008bd0:	69fb      	ldr	r3, [r7, #28]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d10b      	bne.n	8008bee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008bd6:	69bb      	ldr	r3, [r7, #24]
 8008bd8:	881b      	ldrh	r3, [r3, #0]
 8008bda:	461a      	mov	r2, r3
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008be4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	3302      	adds	r3, #2
 8008bea:	61bb      	str	r3, [r7, #24]
 8008bec:	e007      	b.n	8008bfe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	781a      	ldrb	r2, [r3, #0]
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008bf8:	69fb      	ldr	r3, [r7, #28]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	3b01      	subs	r3, #1
 8008c08:	b29a      	uxth	r2, r3
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008c16:	b29b      	uxth	r3, r3
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1c8      	bne.n	8008bae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	9300      	str	r3, [sp, #0]
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	2200      	movs	r2, #0
 8008c24:	2140      	movs	r1, #64	@ 0x40
 8008c26:	68f8      	ldr	r0, [r7, #12]
 8008c28:	f000 ffbe 	bl	8009ba8 <UART_WaitOnFlagUntilTimeout>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d005      	beq.n	8008c3e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	2220      	movs	r2, #32
 8008c36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008c3a:	2303      	movs	r3, #3
 8008c3c:	e006      	b.n	8008c4c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2220      	movs	r2, #32
 8008c42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008c46:	2300      	movs	r3, #0
 8008c48:	e000      	b.n	8008c4c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008c4a:	2302      	movs	r3, #2
  }
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3720      	adds	r7, #32
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}

08008c54 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b0ba      	sub	sp, #232	@ 0xe8
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	69db      	ldr	r3, [r3, #28]
 8008c62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008c7a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008c7e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008c82:	4013      	ands	r3, r2
 8008c84:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008c88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d11b      	bne.n	8008cc8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c94:	f003 0320 	and.w	r3, r3, #32
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d015      	beq.n	8008cc8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ca0:	f003 0320 	and.w	r3, r3, #32
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d105      	bne.n	8008cb4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ca8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008cac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d009      	beq.n	8008cc8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	f000 8300 	beq.w	80092be <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	4798      	blx	r3
      }
      return;
 8008cc6:	e2fa      	b.n	80092be <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008cc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	f000 8123 	beq.w	8008f18 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008cd2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008cd6:	4b8d      	ldr	r3, [pc, #564]	@ (8008f0c <HAL_UART_IRQHandler+0x2b8>)
 8008cd8:	4013      	ands	r3, r2
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d106      	bne.n	8008cec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008cde:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008ce2:	4b8b      	ldr	r3, [pc, #556]	@ (8008f10 <HAL_UART_IRQHandler+0x2bc>)
 8008ce4:	4013      	ands	r3, r2
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	f000 8116 	beq.w	8008f18 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008cec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008cf0:	f003 0301 	and.w	r3, r3, #1
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d011      	beq.n	8008d1c <HAL_UART_IRQHandler+0xc8>
 8008cf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008cfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d00b      	beq.n	8008d1c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	2201      	movs	r2, #1
 8008d0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d12:	f043 0201 	orr.w	r2, r3, #1
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d20:	f003 0302 	and.w	r3, r3, #2
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d011      	beq.n	8008d4c <HAL_UART_IRQHandler+0xf8>
 8008d28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d2c:	f003 0301 	and.w	r3, r3, #1
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d00b      	beq.n	8008d4c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	2202      	movs	r2, #2
 8008d3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d42:	f043 0204 	orr.w	r2, r3, #4
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d50:	f003 0304 	and.w	r3, r3, #4
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d011      	beq.n	8008d7c <HAL_UART_IRQHandler+0x128>
 8008d58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d5c:	f003 0301 	and.w	r3, r3, #1
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d00b      	beq.n	8008d7c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	2204      	movs	r2, #4
 8008d6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d72:	f043 0202 	orr.w	r2, r3, #2
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008d7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d80:	f003 0308 	and.w	r3, r3, #8
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d017      	beq.n	8008db8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d8c:	f003 0320 	and.w	r3, r3, #32
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d105      	bne.n	8008da0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008d94:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008d98:	4b5c      	ldr	r3, [pc, #368]	@ (8008f0c <HAL_UART_IRQHandler+0x2b8>)
 8008d9a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d00b      	beq.n	8008db8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	2208      	movs	r2, #8
 8008da6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008dae:	f043 0208 	orr.w	r2, r3, #8
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008db8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d012      	beq.n	8008dea <HAL_UART_IRQHandler+0x196>
 8008dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dc8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d00c      	beq.n	8008dea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008dd8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008de0:	f043 0220 	orr.w	r2, r3, #32
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	f000 8266 	beq.w	80092c2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dfa:	f003 0320 	and.w	r3, r3, #32
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d013      	beq.n	8008e2a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008e02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e06:	f003 0320 	and.w	r3, r3, #32
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d105      	bne.n	8008e1a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008e0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d007      	beq.n	8008e2a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d003      	beq.n	8008e2a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008e30:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	689b      	ldr	r3, [r3, #8]
 8008e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e3e:	2b40      	cmp	r3, #64	@ 0x40
 8008e40:	d005      	beq.n	8008e4e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008e42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008e46:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d054      	beq.n	8008ef8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 ff17 	bl	8009c82 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	689b      	ldr	r3, [r3, #8]
 8008e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e5e:	2b40      	cmp	r3, #64	@ 0x40
 8008e60:	d146      	bne.n	8008ef0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	3308      	adds	r3, #8
 8008e68:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e6c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008e70:	e853 3f00 	ldrex	r3, [r3]
 8008e74:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008e78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008e7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	3308      	adds	r3, #8
 8008e8a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008e8e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008e92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e96:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008e9a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008e9e:	e841 2300 	strex	r3, r2, [r1]
 8008ea2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008ea6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d1d9      	bne.n	8008e62 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d017      	beq.n	8008ee8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ebe:	4a15      	ldr	r2, [pc, #84]	@ (8008f14 <HAL_UART_IRQHandler+0x2c0>)
 8008ec0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7fb fa3a 	bl	8004342 <HAL_DMA_Abort_IT>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d019      	beq.n	8008f08 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008eda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008ee2:	4610      	mov	r0, r2
 8008ee4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ee6:	e00f      	b.n	8008f08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f000 f9ff 	bl	80092ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008eee:	e00b      	b.n	8008f08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f000 f9fb 	bl	80092ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ef6:	e007      	b.n	8008f08 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 f9f7 	bl	80092ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2200      	movs	r2, #0
 8008f02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008f06:	e1dc      	b.n	80092c2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f08:	bf00      	nop
    return;
 8008f0a:	e1da      	b.n	80092c2 <HAL_UART_IRQHandler+0x66e>
 8008f0c:	10000001 	.word	0x10000001
 8008f10:	04000120 	.word	0x04000120
 8008f14:	08009d4f 	.word	0x08009d4f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f1c:	2b01      	cmp	r3, #1
 8008f1e:	f040 8170 	bne.w	8009202 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f26:	f003 0310 	and.w	r3, r3, #16
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	f000 8169 	beq.w	8009202 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f34:	f003 0310 	and.w	r3, r3, #16
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	f000 8162 	beq.w	8009202 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2210      	movs	r2, #16
 8008f44:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	689b      	ldr	r3, [r3, #8]
 8008f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f50:	2b40      	cmp	r3, #64	@ 0x40
 8008f52:	f040 80d8 	bne.w	8009106 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008f64:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	f000 80af 	beq.w	80090cc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	f080 80a7 	bcs.w	80090cc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008f84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f003 0320 	and.w	r3, r3, #32
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	f040 8087 	bne.w	80090aa <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008fa8:	e853 3f00 	ldrex	r3, [r3]
 8008fac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008fb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008fb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008fb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008fc6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008fca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008fd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008fd6:	e841 2300 	strex	r3, r2, [r1]
 8008fda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008fde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1da      	bne.n	8008f9c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	3308      	adds	r3, #8
 8008fec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ff0:	e853 3f00 	ldrex	r3, [r3]
 8008ff4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008ff6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008ff8:	f023 0301 	bic.w	r3, r3, #1
 8008ffc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	3308      	adds	r3, #8
 8009006:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800900a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800900e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009010:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009012:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009016:	e841 2300 	strex	r3, r2, [r1]
 800901a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800901c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800901e:	2b00      	cmp	r3, #0
 8009020:	d1e1      	bne.n	8008fe6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	3308      	adds	r3, #8
 8009028:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800902c:	e853 3f00 	ldrex	r3, [r3]
 8009030:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009032:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009034:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009038:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	3308      	adds	r3, #8
 8009042:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009046:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009048:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800904a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800904c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800904e:	e841 2300 	strex	r3, r2, [r1]
 8009052:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009054:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1e3      	bne.n	8009022 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2220      	movs	r2, #32
 800905e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2200      	movs	r2, #0
 8009066:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800906e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009070:	e853 3f00 	ldrex	r3, [r3]
 8009074:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009076:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009078:	f023 0310 	bic.w	r3, r3, #16
 800907c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	461a      	mov	r2, r3
 8009086:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800908a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800908c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800908e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009090:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009092:	e841 2300 	strex	r3, r2, [r1]
 8009096:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009098:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800909a:	2b00      	cmp	r3, #0
 800909c:	d1e4      	bne.n	8009068 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090a4:	4618      	mov	r0, r3
 80090a6:	f7fb f8f3 	bl	8004290 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2202      	movs	r2, #2
 80090ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80090bc:	b29b      	uxth	r3, r3
 80090be:	1ad3      	subs	r3, r2, r3
 80090c0:	b29b      	uxth	r3, r3
 80090c2:	4619      	mov	r1, r3
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 f91b 	bl	8009300 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80090ca:	e0fc      	b.n	80092c6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80090d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80090d6:	429a      	cmp	r2, r3
 80090d8:	f040 80f5 	bne.w	80092c6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f003 0320 	and.w	r3, r3, #32
 80090ea:	2b20      	cmp	r3, #32
 80090ec:	f040 80eb 	bne.w	80092c6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2202      	movs	r2, #2
 80090f4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f000 f8fe 	bl	8009300 <HAL_UARTEx_RxEventCallback>
      return;
 8009104:	e0df      	b.n	80092c6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009112:	b29b      	uxth	r3, r3
 8009114:	1ad3      	subs	r3, r2, r3
 8009116:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009120:	b29b      	uxth	r3, r3
 8009122:	2b00      	cmp	r3, #0
 8009124:	f000 80d1 	beq.w	80092ca <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009128:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800912c:	2b00      	cmp	r3, #0
 800912e:	f000 80cc 	beq.w	80092ca <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800913a:	e853 3f00 	ldrex	r3, [r3]
 800913e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009142:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009146:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	461a      	mov	r2, r3
 8009150:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009154:	647b      	str	r3, [r7, #68]	@ 0x44
 8009156:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009158:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800915a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800915c:	e841 2300 	strex	r3, r2, [r1]
 8009160:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009162:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009164:	2b00      	cmp	r3, #0
 8009166:	d1e4      	bne.n	8009132 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	3308      	adds	r3, #8
 800916e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009172:	e853 3f00 	ldrex	r3, [r3]
 8009176:	623b      	str	r3, [r7, #32]
   return(result);
 8009178:	6a3b      	ldr	r3, [r7, #32]
 800917a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800917e:	f023 0301 	bic.w	r3, r3, #1
 8009182:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3308      	adds	r3, #8
 800918c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009190:	633a      	str	r2, [r7, #48]	@ 0x30
 8009192:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009194:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009196:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009198:	e841 2300 	strex	r3, r2, [r1]
 800919c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800919e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d1e1      	bne.n	8009168 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2220      	movs	r2, #32
 80091a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	e853 3f00 	ldrex	r3, [r3]
 80091c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	f023 0310 	bic.w	r3, r3, #16
 80091cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	461a      	mov	r2, r3
 80091d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80091da:	61fb      	str	r3, [r7, #28]
 80091dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091de:	69b9      	ldr	r1, [r7, #24]
 80091e0:	69fa      	ldr	r2, [r7, #28]
 80091e2:	e841 2300 	strex	r3, r2, [r1]
 80091e6:	617b      	str	r3, [r7, #20]
   return(result);
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d1e4      	bne.n	80091b8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2202      	movs	r2, #2
 80091f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80091f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80091f8:	4619      	mov	r1, r3
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f000 f880 	bl	8009300 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009200:	e063      	b.n	80092ca <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009206:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800920a:	2b00      	cmp	r3, #0
 800920c:	d00e      	beq.n	800922c <HAL_UART_IRQHandler+0x5d8>
 800920e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009212:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009216:	2b00      	cmp	r3, #0
 8009218:	d008      	beq.n	800922c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009222:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f000 fdcf 	bl	8009dc8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800922a:	e051      	b.n	80092d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800922c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009230:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009234:	2b00      	cmp	r3, #0
 8009236:	d014      	beq.n	8009262 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009238:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800923c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009240:	2b00      	cmp	r3, #0
 8009242:	d105      	bne.n	8009250 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009244:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009248:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800924c:	2b00      	cmp	r3, #0
 800924e:	d008      	beq.n	8009262 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009254:	2b00      	cmp	r3, #0
 8009256:	d03a      	beq.n	80092ce <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	4798      	blx	r3
    }
    return;
 8009260:	e035      	b.n	80092ce <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009266:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800926a:	2b00      	cmp	r3, #0
 800926c:	d009      	beq.n	8009282 <HAL_UART_IRQHandler+0x62e>
 800926e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009276:	2b00      	cmp	r3, #0
 8009278:	d003      	beq.n	8009282 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f000 fd79 	bl	8009d72 <UART_EndTransmit_IT>
    return;
 8009280:	e026      	b.n	80092d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009286:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800928a:	2b00      	cmp	r3, #0
 800928c:	d009      	beq.n	80092a2 <HAL_UART_IRQHandler+0x64e>
 800928e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009292:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009296:	2b00      	cmp	r3, #0
 8009298:	d003      	beq.n	80092a2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 fda8 	bl	8009df0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092a0:	e016      	b.n	80092d0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80092a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80092a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d010      	beq.n	80092d0 <HAL_UART_IRQHandler+0x67c>
 80092ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	da0c      	bge.n	80092d0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 fd90 	bl	8009ddc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092bc:	e008      	b.n	80092d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80092be:	bf00      	nop
 80092c0:	e006      	b.n	80092d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80092c2:	bf00      	nop
 80092c4:	e004      	b.n	80092d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80092c6:	bf00      	nop
 80092c8:	e002      	b.n	80092d0 <HAL_UART_IRQHandler+0x67c>
      return;
 80092ca:	bf00      	nop
 80092cc:	e000      	b.n	80092d0 <HAL_UART_IRQHandler+0x67c>
    return;
 80092ce:	bf00      	nop
  }
}
 80092d0:	37e8      	adds	r7, #232	@ 0xe8
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}
 80092d6:	bf00      	nop

080092d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80092d8:	b480      	push	{r7}
 80092da:	b083      	sub	sp, #12
 80092dc:	af00      	add	r7, sp, #0
 80092de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80092e0:	bf00      	nop
 80092e2:	370c      	adds	r7, #12
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr

080092ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b083      	sub	sp, #12
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80092f4:	bf00      	nop
 80092f6:	370c      	adds	r7, #12
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009300:	b480      	push	{r7}
 8009302:	b083      	sub	sp, #12
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
 8009308:	460b      	mov	r3, r1
 800930a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800930c:	bf00      	nop
 800930e:	370c      	adds	r7, #12
 8009310:	46bd      	mov	sp, r7
 8009312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009316:	4770      	bx	lr

08009318 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009318:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800931c:	b08c      	sub	sp, #48	@ 0x30
 800931e:	af00      	add	r7, sp, #0
 8009320:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009322:	2300      	movs	r3, #0
 8009324:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009328:	697b      	ldr	r3, [r7, #20]
 800932a:	689a      	ldr	r2, [r3, #8]
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	691b      	ldr	r3, [r3, #16]
 8009330:	431a      	orrs	r2, r3
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	695b      	ldr	r3, [r3, #20]
 8009336:	431a      	orrs	r2, r3
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	69db      	ldr	r3, [r3, #28]
 800933c:	4313      	orrs	r3, r2
 800933e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009340:	697b      	ldr	r3, [r7, #20]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	681a      	ldr	r2, [r3, #0]
 8009346:	4baa      	ldr	r3, [pc, #680]	@ (80095f0 <UART_SetConfig+0x2d8>)
 8009348:	4013      	ands	r3, r2
 800934a:	697a      	ldr	r2, [r7, #20]
 800934c:	6812      	ldr	r2, [r2, #0]
 800934e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009350:	430b      	orrs	r3, r1
 8009352:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	68da      	ldr	r2, [r3, #12]
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	430a      	orrs	r2, r1
 8009368:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a9f      	ldr	r2, [pc, #636]	@ (80095f4 <UART_SetConfig+0x2dc>)
 8009376:	4293      	cmp	r3, r2
 8009378:	d004      	beq.n	8009384 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	6a1b      	ldr	r3, [r3, #32]
 800937e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009380:	4313      	orrs	r3, r2
 8009382:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	689b      	ldr	r3, [r3, #8]
 800938a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800938e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009392:	697a      	ldr	r2, [r7, #20]
 8009394:	6812      	ldr	r2, [r2, #0]
 8009396:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009398:	430b      	orrs	r3, r1
 800939a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a2:	f023 010f 	bic.w	r1, r3, #15
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	430a      	orrs	r2, r1
 80093b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4a90      	ldr	r2, [pc, #576]	@ (80095f8 <UART_SetConfig+0x2e0>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d125      	bne.n	8009408 <UART_SetConfig+0xf0>
 80093bc:	4b8f      	ldr	r3, [pc, #572]	@ (80095fc <UART_SetConfig+0x2e4>)
 80093be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80093c2:	f003 0303 	and.w	r3, r3, #3
 80093c6:	2b03      	cmp	r3, #3
 80093c8:	d81a      	bhi.n	8009400 <UART_SetConfig+0xe8>
 80093ca:	a201      	add	r2, pc, #4	@ (adr r2, 80093d0 <UART_SetConfig+0xb8>)
 80093cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093d0:	080093e1 	.word	0x080093e1
 80093d4:	080093f1 	.word	0x080093f1
 80093d8:	080093e9 	.word	0x080093e9
 80093dc:	080093f9 	.word	0x080093f9
 80093e0:	2301      	movs	r3, #1
 80093e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093e6:	e116      	b.n	8009616 <UART_SetConfig+0x2fe>
 80093e8:	2302      	movs	r3, #2
 80093ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093ee:	e112      	b.n	8009616 <UART_SetConfig+0x2fe>
 80093f0:	2304      	movs	r3, #4
 80093f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093f6:	e10e      	b.n	8009616 <UART_SetConfig+0x2fe>
 80093f8:	2308      	movs	r3, #8
 80093fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80093fe:	e10a      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009400:	2310      	movs	r3, #16
 8009402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009406:	e106      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a7c      	ldr	r2, [pc, #496]	@ (8009600 <UART_SetConfig+0x2e8>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d138      	bne.n	8009484 <UART_SetConfig+0x16c>
 8009412:	4b7a      	ldr	r3, [pc, #488]	@ (80095fc <UART_SetConfig+0x2e4>)
 8009414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009418:	f003 030c 	and.w	r3, r3, #12
 800941c:	2b0c      	cmp	r3, #12
 800941e:	d82d      	bhi.n	800947c <UART_SetConfig+0x164>
 8009420:	a201      	add	r2, pc, #4	@ (adr r2, 8009428 <UART_SetConfig+0x110>)
 8009422:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009426:	bf00      	nop
 8009428:	0800945d 	.word	0x0800945d
 800942c:	0800947d 	.word	0x0800947d
 8009430:	0800947d 	.word	0x0800947d
 8009434:	0800947d 	.word	0x0800947d
 8009438:	0800946d 	.word	0x0800946d
 800943c:	0800947d 	.word	0x0800947d
 8009440:	0800947d 	.word	0x0800947d
 8009444:	0800947d 	.word	0x0800947d
 8009448:	08009465 	.word	0x08009465
 800944c:	0800947d 	.word	0x0800947d
 8009450:	0800947d 	.word	0x0800947d
 8009454:	0800947d 	.word	0x0800947d
 8009458:	08009475 	.word	0x08009475
 800945c:	2300      	movs	r3, #0
 800945e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009462:	e0d8      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009464:	2302      	movs	r3, #2
 8009466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800946a:	e0d4      	b.n	8009616 <UART_SetConfig+0x2fe>
 800946c:	2304      	movs	r3, #4
 800946e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009472:	e0d0      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009474:	2308      	movs	r3, #8
 8009476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800947a:	e0cc      	b.n	8009616 <UART_SetConfig+0x2fe>
 800947c:	2310      	movs	r3, #16
 800947e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009482:	e0c8      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009484:	697b      	ldr	r3, [r7, #20]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4a5e      	ldr	r2, [pc, #376]	@ (8009604 <UART_SetConfig+0x2ec>)
 800948a:	4293      	cmp	r3, r2
 800948c:	d125      	bne.n	80094da <UART_SetConfig+0x1c2>
 800948e:	4b5b      	ldr	r3, [pc, #364]	@ (80095fc <UART_SetConfig+0x2e4>)
 8009490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009494:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009498:	2b30      	cmp	r3, #48	@ 0x30
 800949a:	d016      	beq.n	80094ca <UART_SetConfig+0x1b2>
 800949c:	2b30      	cmp	r3, #48	@ 0x30
 800949e:	d818      	bhi.n	80094d2 <UART_SetConfig+0x1ba>
 80094a0:	2b20      	cmp	r3, #32
 80094a2:	d00a      	beq.n	80094ba <UART_SetConfig+0x1a2>
 80094a4:	2b20      	cmp	r3, #32
 80094a6:	d814      	bhi.n	80094d2 <UART_SetConfig+0x1ba>
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d002      	beq.n	80094b2 <UART_SetConfig+0x19a>
 80094ac:	2b10      	cmp	r3, #16
 80094ae:	d008      	beq.n	80094c2 <UART_SetConfig+0x1aa>
 80094b0:	e00f      	b.n	80094d2 <UART_SetConfig+0x1ba>
 80094b2:	2300      	movs	r3, #0
 80094b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094b8:	e0ad      	b.n	8009616 <UART_SetConfig+0x2fe>
 80094ba:	2302      	movs	r3, #2
 80094bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094c0:	e0a9      	b.n	8009616 <UART_SetConfig+0x2fe>
 80094c2:	2304      	movs	r3, #4
 80094c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094c8:	e0a5      	b.n	8009616 <UART_SetConfig+0x2fe>
 80094ca:	2308      	movs	r3, #8
 80094cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094d0:	e0a1      	b.n	8009616 <UART_SetConfig+0x2fe>
 80094d2:	2310      	movs	r3, #16
 80094d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80094d8:	e09d      	b.n	8009616 <UART_SetConfig+0x2fe>
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a4a      	ldr	r2, [pc, #296]	@ (8009608 <UART_SetConfig+0x2f0>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d125      	bne.n	8009530 <UART_SetConfig+0x218>
 80094e4:	4b45      	ldr	r3, [pc, #276]	@ (80095fc <UART_SetConfig+0x2e4>)
 80094e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80094ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80094f0:	d016      	beq.n	8009520 <UART_SetConfig+0x208>
 80094f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80094f4:	d818      	bhi.n	8009528 <UART_SetConfig+0x210>
 80094f6:	2b80      	cmp	r3, #128	@ 0x80
 80094f8:	d00a      	beq.n	8009510 <UART_SetConfig+0x1f8>
 80094fa:	2b80      	cmp	r3, #128	@ 0x80
 80094fc:	d814      	bhi.n	8009528 <UART_SetConfig+0x210>
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d002      	beq.n	8009508 <UART_SetConfig+0x1f0>
 8009502:	2b40      	cmp	r3, #64	@ 0x40
 8009504:	d008      	beq.n	8009518 <UART_SetConfig+0x200>
 8009506:	e00f      	b.n	8009528 <UART_SetConfig+0x210>
 8009508:	2300      	movs	r3, #0
 800950a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800950e:	e082      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009510:	2302      	movs	r3, #2
 8009512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009516:	e07e      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009518:	2304      	movs	r3, #4
 800951a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800951e:	e07a      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009520:	2308      	movs	r3, #8
 8009522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009526:	e076      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009528:	2310      	movs	r3, #16
 800952a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800952e:	e072      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a35      	ldr	r2, [pc, #212]	@ (800960c <UART_SetConfig+0x2f4>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d12a      	bne.n	8009590 <UART_SetConfig+0x278>
 800953a:	4b30      	ldr	r3, [pc, #192]	@ (80095fc <UART_SetConfig+0x2e4>)
 800953c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009540:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009544:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009548:	d01a      	beq.n	8009580 <UART_SetConfig+0x268>
 800954a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800954e:	d81b      	bhi.n	8009588 <UART_SetConfig+0x270>
 8009550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009554:	d00c      	beq.n	8009570 <UART_SetConfig+0x258>
 8009556:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800955a:	d815      	bhi.n	8009588 <UART_SetConfig+0x270>
 800955c:	2b00      	cmp	r3, #0
 800955e:	d003      	beq.n	8009568 <UART_SetConfig+0x250>
 8009560:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009564:	d008      	beq.n	8009578 <UART_SetConfig+0x260>
 8009566:	e00f      	b.n	8009588 <UART_SetConfig+0x270>
 8009568:	2300      	movs	r3, #0
 800956a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800956e:	e052      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009570:	2302      	movs	r3, #2
 8009572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009576:	e04e      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009578:	2304      	movs	r3, #4
 800957a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800957e:	e04a      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009580:	2308      	movs	r3, #8
 8009582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009586:	e046      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009588:	2310      	movs	r3, #16
 800958a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800958e:	e042      	b.n	8009616 <UART_SetConfig+0x2fe>
 8009590:	697b      	ldr	r3, [r7, #20]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a17      	ldr	r2, [pc, #92]	@ (80095f4 <UART_SetConfig+0x2dc>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d13a      	bne.n	8009610 <UART_SetConfig+0x2f8>
 800959a:	4b18      	ldr	r3, [pc, #96]	@ (80095fc <UART_SetConfig+0x2e4>)
 800959c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80095a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80095a8:	d01a      	beq.n	80095e0 <UART_SetConfig+0x2c8>
 80095aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80095ae:	d81b      	bhi.n	80095e8 <UART_SetConfig+0x2d0>
 80095b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095b4:	d00c      	beq.n	80095d0 <UART_SetConfig+0x2b8>
 80095b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80095ba:	d815      	bhi.n	80095e8 <UART_SetConfig+0x2d0>
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d003      	beq.n	80095c8 <UART_SetConfig+0x2b0>
 80095c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80095c4:	d008      	beq.n	80095d8 <UART_SetConfig+0x2c0>
 80095c6:	e00f      	b.n	80095e8 <UART_SetConfig+0x2d0>
 80095c8:	2300      	movs	r3, #0
 80095ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095ce:	e022      	b.n	8009616 <UART_SetConfig+0x2fe>
 80095d0:	2302      	movs	r3, #2
 80095d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095d6:	e01e      	b.n	8009616 <UART_SetConfig+0x2fe>
 80095d8:	2304      	movs	r3, #4
 80095da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095de:	e01a      	b.n	8009616 <UART_SetConfig+0x2fe>
 80095e0:	2308      	movs	r3, #8
 80095e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095e6:	e016      	b.n	8009616 <UART_SetConfig+0x2fe>
 80095e8:	2310      	movs	r3, #16
 80095ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80095ee:	e012      	b.n	8009616 <UART_SetConfig+0x2fe>
 80095f0:	cfff69f3 	.word	0xcfff69f3
 80095f4:	40008000 	.word	0x40008000
 80095f8:	40013800 	.word	0x40013800
 80095fc:	40021000 	.word	0x40021000
 8009600:	40004400 	.word	0x40004400
 8009604:	40004800 	.word	0x40004800
 8009608:	40004c00 	.word	0x40004c00
 800960c:	40005000 	.word	0x40005000
 8009610:	2310      	movs	r3, #16
 8009612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009616:	697b      	ldr	r3, [r7, #20]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	4aae      	ldr	r2, [pc, #696]	@ (80098d4 <UART_SetConfig+0x5bc>)
 800961c:	4293      	cmp	r3, r2
 800961e:	f040 8097 	bne.w	8009750 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009622:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009626:	2b08      	cmp	r3, #8
 8009628:	d823      	bhi.n	8009672 <UART_SetConfig+0x35a>
 800962a:	a201      	add	r2, pc, #4	@ (adr r2, 8009630 <UART_SetConfig+0x318>)
 800962c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009630:	08009655 	.word	0x08009655
 8009634:	08009673 	.word	0x08009673
 8009638:	0800965d 	.word	0x0800965d
 800963c:	08009673 	.word	0x08009673
 8009640:	08009663 	.word	0x08009663
 8009644:	08009673 	.word	0x08009673
 8009648:	08009673 	.word	0x08009673
 800964c:	08009673 	.word	0x08009673
 8009650:	0800966b 	.word	0x0800966b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009654:	f7fe fbe2 	bl	8007e1c <HAL_RCC_GetPCLK1Freq>
 8009658:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800965a:	e010      	b.n	800967e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800965c:	4b9e      	ldr	r3, [pc, #632]	@ (80098d8 <UART_SetConfig+0x5c0>)
 800965e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009660:	e00d      	b.n	800967e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009662:	f7fe fb6d 	bl	8007d40 <HAL_RCC_GetSysClockFreq>
 8009666:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009668:	e009      	b.n	800967e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800966a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800966e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009670:	e005      	b.n	800967e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8009672:	2300      	movs	r3, #0
 8009674:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800967c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800967e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009680:	2b00      	cmp	r3, #0
 8009682:	f000 8130 	beq.w	80098e6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009686:	697b      	ldr	r3, [r7, #20]
 8009688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800968a:	4a94      	ldr	r2, [pc, #592]	@ (80098dc <UART_SetConfig+0x5c4>)
 800968c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009690:	461a      	mov	r2, r3
 8009692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009694:	fbb3 f3f2 	udiv	r3, r3, r2
 8009698:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	685a      	ldr	r2, [r3, #4]
 800969e:	4613      	mov	r3, r2
 80096a0:	005b      	lsls	r3, r3, #1
 80096a2:	4413      	add	r3, r2
 80096a4:	69ba      	ldr	r2, [r7, #24]
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d305      	bcc.n	80096b6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	685b      	ldr	r3, [r3, #4]
 80096ae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80096b0:	69ba      	ldr	r2, [r7, #24]
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d903      	bls.n	80096be <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80096b6:	2301      	movs	r3, #1
 80096b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80096bc:	e113      	b.n	80098e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c0:	2200      	movs	r2, #0
 80096c2:	60bb      	str	r3, [r7, #8]
 80096c4:	60fa      	str	r2, [r7, #12]
 80096c6:	697b      	ldr	r3, [r7, #20]
 80096c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096ca:	4a84      	ldr	r2, [pc, #528]	@ (80098dc <UART_SetConfig+0x5c4>)
 80096cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	2200      	movs	r2, #0
 80096d4:	603b      	str	r3, [r7, #0]
 80096d6:	607a      	str	r2, [r7, #4]
 80096d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80096e0:	f7f6 fda6 	bl	8000230 <__aeabi_uldivmod>
 80096e4:	4602      	mov	r2, r0
 80096e6:	460b      	mov	r3, r1
 80096e8:	4610      	mov	r0, r2
 80096ea:	4619      	mov	r1, r3
 80096ec:	f04f 0200 	mov.w	r2, #0
 80096f0:	f04f 0300 	mov.w	r3, #0
 80096f4:	020b      	lsls	r3, r1, #8
 80096f6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80096fa:	0202      	lsls	r2, r0, #8
 80096fc:	6979      	ldr	r1, [r7, #20]
 80096fe:	6849      	ldr	r1, [r1, #4]
 8009700:	0849      	lsrs	r1, r1, #1
 8009702:	2000      	movs	r0, #0
 8009704:	460c      	mov	r4, r1
 8009706:	4605      	mov	r5, r0
 8009708:	eb12 0804 	adds.w	r8, r2, r4
 800970c:	eb43 0905 	adc.w	r9, r3, r5
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	2200      	movs	r2, #0
 8009716:	469a      	mov	sl, r3
 8009718:	4693      	mov	fp, r2
 800971a:	4652      	mov	r2, sl
 800971c:	465b      	mov	r3, fp
 800971e:	4640      	mov	r0, r8
 8009720:	4649      	mov	r1, r9
 8009722:	f7f6 fd85 	bl	8000230 <__aeabi_uldivmod>
 8009726:	4602      	mov	r2, r0
 8009728:	460b      	mov	r3, r1
 800972a:	4613      	mov	r3, r2
 800972c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800972e:	6a3b      	ldr	r3, [r7, #32]
 8009730:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009734:	d308      	bcc.n	8009748 <UART_SetConfig+0x430>
 8009736:	6a3b      	ldr	r3, [r7, #32]
 8009738:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800973c:	d204      	bcs.n	8009748 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	6a3a      	ldr	r2, [r7, #32]
 8009744:	60da      	str	r2, [r3, #12]
 8009746:	e0ce      	b.n	80098e6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009748:	2301      	movs	r3, #1
 800974a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800974e:	e0ca      	b.n	80098e6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	69db      	ldr	r3, [r3, #28]
 8009754:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009758:	d166      	bne.n	8009828 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800975a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800975e:	2b08      	cmp	r3, #8
 8009760:	d827      	bhi.n	80097b2 <UART_SetConfig+0x49a>
 8009762:	a201      	add	r2, pc, #4	@ (adr r2, 8009768 <UART_SetConfig+0x450>)
 8009764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009768:	0800978d 	.word	0x0800978d
 800976c:	08009795 	.word	0x08009795
 8009770:	0800979d 	.word	0x0800979d
 8009774:	080097b3 	.word	0x080097b3
 8009778:	080097a3 	.word	0x080097a3
 800977c:	080097b3 	.word	0x080097b3
 8009780:	080097b3 	.word	0x080097b3
 8009784:	080097b3 	.word	0x080097b3
 8009788:	080097ab 	.word	0x080097ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800978c:	f7fe fb46 	bl	8007e1c <HAL_RCC_GetPCLK1Freq>
 8009790:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009792:	e014      	b.n	80097be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009794:	f7fe fb58 	bl	8007e48 <HAL_RCC_GetPCLK2Freq>
 8009798:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800979a:	e010      	b.n	80097be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800979c:	4b4e      	ldr	r3, [pc, #312]	@ (80098d8 <UART_SetConfig+0x5c0>)
 800979e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097a0:	e00d      	b.n	80097be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097a2:	f7fe facd 	bl	8007d40 <HAL_RCC_GetSysClockFreq>
 80097a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80097a8:	e009      	b.n	80097be <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80097ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80097b0:	e005      	b.n	80097be <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80097b2:	2300      	movs	r3, #0
 80097b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80097b6:	2301      	movs	r3, #1
 80097b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80097bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80097be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 8090 	beq.w	80098e6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80097c6:	697b      	ldr	r3, [r7, #20]
 80097c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ca:	4a44      	ldr	r2, [pc, #272]	@ (80098dc <UART_SetConfig+0x5c4>)
 80097cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80097d0:	461a      	mov	r2, r3
 80097d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80097d8:	005a      	lsls	r2, r3, #1
 80097da:	697b      	ldr	r3, [r7, #20]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	085b      	lsrs	r3, r3, #1
 80097e0:	441a      	add	r2, r3
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	685b      	ldr	r3, [r3, #4]
 80097e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097ec:	6a3b      	ldr	r3, [r7, #32]
 80097ee:	2b0f      	cmp	r3, #15
 80097f0:	d916      	bls.n	8009820 <UART_SetConfig+0x508>
 80097f2:	6a3b      	ldr	r3, [r7, #32]
 80097f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097f8:	d212      	bcs.n	8009820 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80097fa:	6a3b      	ldr	r3, [r7, #32]
 80097fc:	b29b      	uxth	r3, r3
 80097fe:	f023 030f 	bic.w	r3, r3, #15
 8009802:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009804:	6a3b      	ldr	r3, [r7, #32]
 8009806:	085b      	lsrs	r3, r3, #1
 8009808:	b29b      	uxth	r3, r3
 800980a:	f003 0307 	and.w	r3, r3, #7
 800980e:	b29a      	uxth	r2, r3
 8009810:	8bfb      	ldrh	r3, [r7, #30]
 8009812:	4313      	orrs	r3, r2
 8009814:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009816:	697b      	ldr	r3, [r7, #20]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	8bfa      	ldrh	r2, [r7, #30]
 800981c:	60da      	str	r2, [r3, #12]
 800981e:	e062      	b.n	80098e6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009820:	2301      	movs	r3, #1
 8009822:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009826:	e05e      	b.n	80098e6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009828:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800982c:	2b08      	cmp	r3, #8
 800982e:	d828      	bhi.n	8009882 <UART_SetConfig+0x56a>
 8009830:	a201      	add	r2, pc, #4	@ (adr r2, 8009838 <UART_SetConfig+0x520>)
 8009832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009836:	bf00      	nop
 8009838:	0800985d 	.word	0x0800985d
 800983c:	08009865 	.word	0x08009865
 8009840:	0800986d 	.word	0x0800986d
 8009844:	08009883 	.word	0x08009883
 8009848:	08009873 	.word	0x08009873
 800984c:	08009883 	.word	0x08009883
 8009850:	08009883 	.word	0x08009883
 8009854:	08009883 	.word	0x08009883
 8009858:	0800987b 	.word	0x0800987b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800985c:	f7fe fade 	bl	8007e1c <HAL_RCC_GetPCLK1Freq>
 8009860:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009862:	e014      	b.n	800988e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009864:	f7fe faf0 	bl	8007e48 <HAL_RCC_GetPCLK2Freq>
 8009868:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800986a:	e010      	b.n	800988e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800986c:	4b1a      	ldr	r3, [pc, #104]	@ (80098d8 <UART_SetConfig+0x5c0>)
 800986e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009870:	e00d      	b.n	800988e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009872:	f7fe fa65 	bl	8007d40 <HAL_RCC_GetSysClockFreq>
 8009876:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009878:	e009      	b.n	800988e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800987a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800987e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009880:	e005      	b.n	800988e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009882:	2300      	movs	r3, #0
 8009884:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800988c:	bf00      	nop
    }

    if (pclk != 0U)
 800988e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009890:	2b00      	cmp	r3, #0
 8009892:	d028      	beq.n	80098e6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009898:	4a10      	ldr	r2, [pc, #64]	@ (80098dc <UART_SetConfig+0x5c4>)
 800989a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800989e:	461a      	mov	r2, r3
 80098a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a2:	fbb3 f2f2 	udiv	r2, r3, r2
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	085b      	lsrs	r3, r3, #1
 80098ac:	441a      	add	r2, r3
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	685b      	ldr	r3, [r3, #4]
 80098b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80098b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098b8:	6a3b      	ldr	r3, [r7, #32]
 80098ba:	2b0f      	cmp	r3, #15
 80098bc:	d910      	bls.n	80098e0 <UART_SetConfig+0x5c8>
 80098be:	6a3b      	ldr	r3, [r7, #32]
 80098c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098c4:	d20c      	bcs.n	80098e0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80098c6:	6a3b      	ldr	r3, [r7, #32]
 80098c8:	b29a      	uxth	r2, r3
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	60da      	str	r2, [r3, #12]
 80098d0:	e009      	b.n	80098e6 <UART_SetConfig+0x5ce>
 80098d2:	bf00      	nop
 80098d4:	40008000 	.word	0x40008000
 80098d8:	00f42400 	.word	0x00f42400
 80098dc:	0800dbd0 	.word	0x0800dbd0
      }
      else
      {
        ret = HAL_ERROR;
 80098e0:	2301      	movs	r3, #1
 80098e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	2201      	movs	r2, #1
 80098ea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	2201      	movs	r2, #1
 80098f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	2200      	movs	r2, #0
 80098fa:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	2200      	movs	r2, #0
 8009900:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009902:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009906:	4618      	mov	r0, r3
 8009908:	3730      	adds	r7, #48	@ 0x30
 800990a:	46bd      	mov	sp, r7
 800990c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009910 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009910:	b480      	push	{r7}
 8009912:	b083      	sub	sp, #12
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800991c:	f003 0308 	and.w	r3, r3, #8
 8009920:	2b00      	cmp	r3, #0
 8009922:	d00a      	beq.n	800993a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	430a      	orrs	r2, r1
 8009938:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800993e:	f003 0301 	and.w	r3, r3, #1
 8009942:	2b00      	cmp	r3, #0
 8009944:	d00a      	beq.n	800995c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	430a      	orrs	r2, r1
 800995a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009960:	f003 0302 	and.w	r3, r3, #2
 8009964:	2b00      	cmp	r3, #0
 8009966:	d00a      	beq.n	800997e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	685b      	ldr	r3, [r3, #4]
 800996e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	430a      	orrs	r2, r1
 800997c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009982:	f003 0304 	and.w	r3, r3, #4
 8009986:	2b00      	cmp	r3, #0
 8009988:	d00a      	beq.n	80099a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	430a      	orrs	r2, r1
 800999e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099a4:	f003 0310 	and.w	r3, r3, #16
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d00a      	beq.n	80099c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	430a      	orrs	r2, r1
 80099c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099c6:	f003 0320 	and.w	r3, r3, #32
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d00a      	beq.n	80099e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	689b      	ldr	r3, [r3, #8]
 80099d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	430a      	orrs	r2, r1
 80099e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d01a      	beq.n	8009a26 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	430a      	orrs	r2, r1
 8009a04:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a0e:	d10a      	bne.n	8009a26 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	430a      	orrs	r2, r1
 8009a24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d00a      	beq.n	8009a48 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	430a      	orrs	r2, r1
 8009a46:	605a      	str	r2, [r3, #4]
  }
}
 8009a48:	bf00      	nop
 8009a4a:	370c      	adds	r7, #12
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr

08009a54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009a54:	b580      	push	{r7, lr}
 8009a56:	b098      	sub	sp, #96	@ 0x60
 8009a58:	af02      	add	r7, sp, #8
 8009a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009a64:	f7f8 f98e 	bl	8001d84 <HAL_GetTick>
 8009a68:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f003 0308 	and.w	r3, r3, #8
 8009a74:	2b08      	cmp	r3, #8
 8009a76:	d12f      	bne.n	8009ad8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a7c:	9300      	str	r3, [sp, #0]
 8009a7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a80:	2200      	movs	r2, #0
 8009a82:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	f000 f88e 	bl	8009ba8 <UART_WaitOnFlagUntilTimeout>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d022      	beq.n	8009ad8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a9a:	e853 3f00 	ldrex	r3, [r3]
 8009a9e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aa2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009aa6:	653b      	str	r3, [r7, #80]	@ 0x50
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	461a      	mov	r2, r3
 8009aae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ab0:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ab2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ab6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ab8:	e841 2300 	strex	r3, r2, [r1]
 8009abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d1e6      	bne.n	8009a92 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2220      	movs	r2, #32
 8009ac8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	2200      	movs	r2, #0
 8009ad0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ad4:	2303      	movs	r3, #3
 8009ad6:	e063      	b.n	8009ba0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f003 0304 	and.w	r3, r3, #4
 8009ae2:	2b04      	cmp	r3, #4
 8009ae4:	d149      	bne.n	8009b7a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ae6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009aea:	9300      	str	r3, [sp, #0]
 8009aec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009aee:	2200      	movs	r2, #0
 8009af0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 f857 	bl	8009ba8 <UART_WaitOnFlagUntilTimeout>
 8009afa:	4603      	mov	r3, r0
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d03c      	beq.n	8009b7a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b08:	e853 3f00 	ldrex	r3, [r3]
 8009b0c:	623b      	str	r3, [r7, #32]
   return(result);
 8009b0e:	6a3b      	ldr	r3, [r7, #32]
 8009b10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	461a      	mov	r2, r3
 8009b1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b1e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b20:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b26:	e841 2300 	strex	r3, r2, [r1]
 8009b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d1e6      	bne.n	8009b00 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	3308      	adds	r3, #8
 8009b38:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b3a:	693b      	ldr	r3, [r7, #16]
 8009b3c:	e853 3f00 	ldrex	r3, [r3]
 8009b40:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f023 0301 	bic.w	r3, r3, #1
 8009b48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	3308      	adds	r3, #8
 8009b50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b52:	61fa      	str	r2, [r7, #28]
 8009b54:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b56:	69b9      	ldr	r1, [r7, #24]
 8009b58:	69fa      	ldr	r2, [r7, #28]
 8009b5a:	e841 2300 	strex	r3, r2, [r1]
 8009b5e:	617b      	str	r3, [r7, #20]
   return(result);
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1e5      	bne.n	8009b32 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2220      	movs	r2, #32
 8009b6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2200      	movs	r2, #0
 8009b72:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b76:	2303      	movs	r3, #3
 8009b78:	e012      	b.n	8009ba0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2220      	movs	r2, #32
 8009b7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2220      	movs	r2, #32
 8009b86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2200      	movs	r2, #0
 8009b94:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b9e:	2300      	movs	r3, #0
}
 8009ba0:	4618      	mov	r0, r3
 8009ba2:	3758      	adds	r7, #88	@ 0x58
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	60f8      	str	r0, [r7, #12]
 8009bb0:	60b9      	str	r1, [r7, #8]
 8009bb2:	603b      	str	r3, [r7, #0]
 8009bb4:	4613      	mov	r3, r2
 8009bb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bb8:	e04f      	b.n	8009c5a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009bba:	69bb      	ldr	r3, [r7, #24]
 8009bbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bc0:	d04b      	beq.n	8009c5a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009bc2:	f7f8 f8df 	bl	8001d84 <HAL_GetTick>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	1ad3      	subs	r3, r2, r3
 8009bcc:	69ba      	ldr	r2, [r7, #24]
 8009bce:	429a      	cmp	r2, r3
 8009bd0:	d302      	bcc.n	8009bd8 <UART_WaitOnFlagUntilTimeout+0x30>
 8009bd2:	69bb      	ldr	r3, [r7, #24]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d101      	bne.n	8009bdc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	e04e      	b.n	8009c7a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f003 0304 	and.w	r3, r3, #4
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d037      	beq.n	8009c5a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	2b80      	cmp	r3, #128	@ 0x80
 8009bee:	d034      	beq.n	8009c5a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	2b40      	cmp	r3, #64	@ 0x40
 8009bf4:	d031      	beq.n	8009c5a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	69db      	ldr	r3, [r3, #28]
 8009bfc:	f003 0308 	and.w	r3, r3, #8
 8009c00:	2b08      	cmp	r3, #8
 8009c02:	d110      	bne.n	8009c26 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	2208      	movs	r2, #8
 8009c0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c0c:	68f8      	ldr	r0, [r7, #12]
 8009c0e:	f000 f838 	bl	8009c82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2208      	movs	r2, #8
 8009c16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009c22:	2301      	movs	r3, #1
 8009c24:	e029      	b.n	8009c7a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	69db      	ldr	r3, [r3, #28]
 8009c2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009c30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c34:	d111      	bne.n	8009c5a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009c3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c40:	68f8      	ldr	r0, [r7, #12]
 8009c42:	f000 f81e 	bl	8009c82 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	2220      	movs	r2, #32
 8009c4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	2200      	movs	r2, #0
 8009c52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009c56:	2303      	movs	r3, #3
 8009c58:	e00f      	b.n	8009c7a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	69da      	ldr	r2, [r3, #28]
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	4013      	ands	r3, r2
 8009c64:	68ba      	ldr	r2, [r7, #8]
 8009c66:	429a      	cmp	r2, r3
 8009c68:	bf0c      	ite	eq
 8009c6a:	2301      	moveq	r3, #1
 8009c6c:	2300      	movne	r3, #0
 8009c6e:	b2db      	uxtb	r3, r3
 8009c70:	461a      	mov	r2, r3
 8009c72:	79fb      	ldrb	r3, [r7, #7]
 8009c74:	429a      	cmp	r2, r3
 8009c76:	d0a0      	beq.n	8009bba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009c78:	2300      	movs	r3, #0
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3710      	adds	r7, #16
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}

08009c82 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c82:	b480      	push	{r7}
 8009c84:	b095      	sub	sp, #84	@ 0x54
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c92:	e853 3f00 	ldrex	r3, [r3]
 8009c96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ca8:	643b      	str	r3, [r7, #64]	@ 0x40
 8009caa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009cae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009cb0:	e841 2300 	strex	r3, r2, [r1]
 8009cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d1e6      	bne.n	8009c8a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	3308      	adds	r3, #8
 8009cc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc4:	6a3b      	ldr	r3, [r7, #32]
 8009cc6:	e853 3f00 	ldrex	r3, [r3]
 8009cca:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ccc:	69fb      	ldr	r3, [r7, #28]
 8009cce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009cd2:	f023 0301 	bic.w	r3, r3, #1
 8009cd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	3308      	adds	r3, #8
 8009cde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ce0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ce6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ce8:	e841 2300 	strex	r3, r2, [r1]
 8009cec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d1e3      	bne.n	8009cbc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d118      	bne.n	8009d2e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	e853 3f00 	ldrex	r3, [r3]
 8009d08:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	f023 0310 	bic.w	r3, r3, #16
 8009d10:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	461a      	mov	r2, r3
 8009d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d1a:	61bb      	str	r3, [r7, #24]
 8009d1c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d1e:	6979      	ldr	r1, [r7, #20]
 8009d20:	69ba      	ldr	r2, [r7, #24]
 8009d22:	e841 2300 	strex	r3, r2, [r1]
 8009d26:	613b      	str	r3, [r7, #16]
   return(result);
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d1e6      	bne.n	8009cfc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2220      	movs	r2, #32
 8009d32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009d42:	bf00      	nop
 8009d44:	3754      	adds	r7, #84	@ 0x54
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr

08009d4e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d4e:	b580      	push	{r7, lr}
 8009d50:	b084      	sub	sp, #16
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f7ff fac1 	bl	80092ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d6a:	bf00      	nop
 8009d6c:	3710      	adds	r7, #16
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}

08009d72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009d72:	b580      	push	{r7, lr}
 8009d74:	b088      	sub	sp, #32
 8009d76:	af00      	add	r7, sp, #0
 8009d78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	e853 3f00 	ldrex	r3, [r3]
 8009d86:	60bb      	str	r3, [r7, #8]
   return(result);
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009d8e:	61fb      	str	r3, [r7, #28]
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	461a      	mov	r2, r3
 8009d96:	69fb      	ldr	r3, [r7, #28]
 8009d98:	61bb      	str	r3, [r7, #24]
 8009d9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d9c:	6979      	ldr	r1, [r7, #20]
 8009d9e:	69ba      	ldr	r2, [r7, #24]
 8009da0:	e841 2300 	strex	r3, r2, [r1]
 8009da4:	613b      	str	r3, [r7, #16]
   return(result);
 8009da6:	693b      	ldr	r3, [r7, #16]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d1e6      	bne.n	8009d7a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	2220      	movs	r2, #32
 8009db0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	2200      	movs	r2, #0
 8009db8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	f7ff fa8c 	bl	80092d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009dc0:	bf00      	nop
 8009dc2:	3720      	adds	r7, #32
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}

08009dc8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009dc8:	b480      	push	{r7}
 8009dca:	b083      	sub	sp, #12
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009dd0:	bf00      	nop
 8009dd2:	370c      	adds	r7, #12
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dda:	4770      	bx	lr

08009ddc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b083      	sub	sp, #12
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009de4:	bf00      	nop
 8009de6:	370c      	adds	r7, #12
 8009de8:	46bd      	mov	sp, r7
 8009dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dee:	4770      	bx	lr

08009df0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009df0:	b480      	push	{r7}
 8009df2:	b083      	sub	sp, #12
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009df8:	bf00      	nop
 8009dfa:	370c      	adds	r7, #12
 8009dfc:	46bd      	mov	sp, r7
 8009dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e02:	4770      	bx	lr

08009e04 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e12:	2b01      	cmp	r3, #1
 8009e14:	d101      	bne.n	8009e1a <HAL_UARTEx_DisableFifoMode+0x16>
 8009e16:	2302      	movs	r3, #2
 8009e18:	e027      	b.n	8009e6a <HAL_UARTEx_DisableFifoMode+0x66>
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2201      	movs	r2, #1
 8009e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2224      	movs	r2, #36	@ 0x24
 8009e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681a      	ldr	r2, [r3, #0]
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f022 0201 	bic.w	r2, r2, #1
 8009e40:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009e48:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	68fa      	ldr	r2, [r7, #12]
 8009e56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2220      	movs	r2, #32
 8009e5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2200      	movs	r2, #0
 8009e64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009e68:	2300      	movs	r3, #0
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3714      	adds	r7, #20
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e74:	4770      	bx	lr

08009e76 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009e76:	b580      	push	{r7, lr}
 8009e78:	b084      	sub	sp, #16
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
 8009e7e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009e86:	2b01      	cmp	r3, #1
 8009e88:	d101      	bne.n	8009e8e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009e8a:	2302      	movs	r3, #2
 8009e8c:	e02d      	b.n	8009eea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	2201      	movs	r2, #1
 8009e92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2224      	movs	r2, #36	@ 0x24
 8009e9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	681a      	ldr	r2, [r3, #0]
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f022 0201 	bic.w	r2, r2, #1
 8009eb4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	683a      	ldr	r2, [r7, #0]
 8009ec6:	430a      	orrs	r2, r1
 8009ec8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f000 f850 	bl	8009f70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	68fa      	ldr	r2, [r7, #12]
 8009ed6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2220      	movs	r2, #32
 8009edc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009ee8:	2300      	movs	r3, #0
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3710      	adds	r7, #16
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}

08009ef2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009ef2:	b580      	push	{r7, lr}
 8009ef4:	b084      	sub	sp, #16
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]
 8009efa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d101      	bne.n	8009f0a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009f06:	2302      	movs	r3, #2
 8009f08:	e02d      	b.n	8009f66 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2224      	movs	r2, #36	@ 0x24
 8009f16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	681a      	ldr	r2, [r3, #0]
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	f022 0201 	bic.w	r2, r2, #1
 8009f30:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	689b      	ldr	r3, [r3, #8]
 8009f38:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	683a      	ldr	r2, [r7, #0]
 8009f42:	430a      	orrs	r2, r1
 8009f44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f000 f812 	bl	8009f70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	68fa      	ldr	r2, [r7, #12]
 8009f52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2220      	movs	r2, #32
 8009f58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009f64:	2300      	movs	r3, #0
}
 8009f66:	4618      	mov	r0, r3
 8009f68:	3710      	adds	r7, #16
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	bd80      	pop	{r7, pc}
	...

08009f70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b085      	sub	sp, #20
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d108      	bne.n	8009f92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2201      	movs	r2, #1
 8009f84:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2201      	movs	r2, #1
 8009f8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009f90:	e031      	b.n	8009ff6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009f92:	2308      	movs	r3, #8
 8009f94:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009f96:	2308      	movs	r3, #8
 8009f98:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	689b      	ldr	r3, [r3, #8]
 8009fa0:	0e5b      	lsrs	r3, r3, #25
 8009fa2:	b2db      	uxtb	r3, r3
 8009fa4:	f003 0307 	and.w	r3, r3, #7
 8009fa8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	689b      	ldr	r3, [r3, #8]
 8009fb0:	0f5b      	lsrs	r3, r3, #29
 8009fb2:	b2db      	uxtb	r3, r3
 8009fb4:	f003 0307 	and.w	r3, r3, #7
 8009fb8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009fba:	7bbb      	ldrb	r3, [r7, #14]
 8009fbc:	7b3a      	ldrb	r2, [r7, #12]
 8009fbe:	4911      	ldr	r1, [pc, #68]	@ (800a004 <UARTEx_SetNbDataToProcess+0x94>)
 8009fc0:	5c8a      	ldrb	r2, [r1, r2]
 8009fc2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009fc6:	7b3a      	ldrb	r2, [r7, #12]
 8009fc8:	490f      	ldr	r1, [pc, #60]	@ (800a008 <UARTEx_SetNbDataToProcess+0x98>)
 8009fca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009fcc:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fd0:	b29a      	uxth	r2, r3
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fd8:	7bfb      	ldrb	r3, [r7, #15]
 8009fda:	7b7a      	ldrb	r2, [r7, #13]
 8009fdc:	4909      	ldr	r1, [pc, #36]	@ (800a004 <UARTEx_SetNbDataToProcess+0x94>)
 8009fde:	5c8a      	ldrb	r2, [r1, r2]
 8009fe0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009fe4:	7b7a      	ldrb	r2, [r7, #13]
 8009fe6:	4908      	ldr	r1, [pc, #32]	@ (800a008 <UARTEx_SetNbDataToProcess+0x98>)
 8009fe8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009fea:	fb93 f3f2 	sdiv	r3, r3, r2
 8009fee:	b29a      	uxth	r2, r3
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009ff6:	bf00      	nop
 8009ff8:	3714      	adds	r7, #20
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a000:	4770      	bx	lr
 800a002:	bf00      	nop
 800a004:	0800dbe8 	.word	0x0800dbe8
 800a008:	0800dbf0 	.word	0x0800dbf0

0800a00c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b085      	sub	sp, #20
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a014:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a018:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a020:	b29a      	uxth	r2, r3
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	b29b      	uxth	r3, r3
 800a026:	43db      	mvns	r3, r3
 800a028:	b29b      	uxth	r3, r3
 800a02a:	4013      	ands	r3, r2
 800a02c:	b29a      	uxth	r2, r3
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3714      	adds	r7, #20
 800a03a:	46bd      	mov	sp, r7
 800a03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a040:	4770      	bx	lr

0800a042 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a042:	b480      	push	{r7}
 800a044:	b085      	sub	sp, #20
 800a046:	af00      	add	r7, sp, #0
 800a048:	60f8      	str	r0, [r7, #12]
 800a04a:	1d3b      	adds	r3, r7, #4
 800a04c:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	2201      	movs	r2, #1
 800a054:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	2200      	movs	r2, #0
 800a05c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2200      	movs	r2, #0
 800a064:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	2200      	movs	r2, #0
 800a06c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800a070:	2300      	movs	r3, #0
}
 800a072:	4618      	mov	r0, r3
 800a074:	3714      	adds	r7, #20
 800a076:	46bd      	mov	sp, r7
 800a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07c:	4770      	bx	lr

0800a07e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a07e:	b580      	push	{r7, lr}
 800a080:	b0ac      	sub	sp, #176	@ 0xb0
 800a082:	af00      	add	r7, sp, #0
 800a084:	6078      	str	r0, [r7, #4]
 800a086:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	785b      	ldrb	r3, [r3, #1]
 800a08c:	2b01      	cmp	r3, #1
 800a08e:	f040 84ca 	bne.w	800aa26 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	699a      	ldr	r2, [r3, #24]
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	691b      	ldr	r3, [r3, #16]
 800a09a:	429a      	cmp	r2, r3
 800a09c:	d904      	bls.n	800a0a8 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	691b      	ldr	r3, [r3, #16]
 800a0a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a0a6:	e003      	b.n	800a0b0 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	699b      	ldr	r3, [r3, #24]
 800a0ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a0b0:	683b      	ldr	r3, [r7, #0]
 800a0b2:	7b1b      	ldrb	r3, [r3, #12]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d122      	bne.n	800a0fe <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	6959      	ldr	r1, [r3, #20]
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	88da      	ldrh	r2, [r3, #6]
 800a0c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f000 fdac 	bl	800ac24 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	613b      	str	r3, [r7, #16]
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a0d6:	b29b      	uxth	r3, r3
 800a0d8:	461a      	mov	r2, r3
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	4413      	add	r3, r2
 800a0de:	613b      	str	r3, [r7, #16]
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	781b      	ldrb	r3, [r3, #0]
 800a0e4:	00da      	lsls	r2, r3, #3
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	4413      	add	r3, r2
 800a0ea:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a0ee:	60fb      	str	r3, [r7, #12]
 800a0f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a0f4:	b29a      	uxth	r2, r3
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	801a      	strh	r2, [r3, #0]
 800a0fa:	f000 bc6f 	b.w	800a9dc <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	78db      	ldrb	r3, [r3, #3]
 800a102:	2b02      	cmp	r3, #2
 800a104:	f040 831e 	bne.w	800a744 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	6a1a      	ldr	r2, [r3, #32]
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	691b      	ldr	r3, [r3, #16]
 800a110:	429a      	cmp	r2, r3
 800a112:	f240 82cf 	bls.w	800a6b4 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a116:	687a      	ldr	r2, [r7, #4]
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	781b      	ldrb	r3, [r3, #0]
 800a11c:	009b      	lsls	r3, r3, #2
 800a11e:	4413      	add	r3, r2
 800a120:	881b      	ldrh	r3, [r3, #0]
 800a122:	b29b      	uxth	r3, r3
 800a124:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a128:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a12c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800a130:	687a      	ldr	r2, [r7, #4]
 800a132:	683b      	ldr	r3, [r7, #0]
 800a134:	781b      	ldrb	r3, [r3, #0]
 800a136:	009b      	lsls	r3, r3, #2
 800a138:	441a      	add	r2, r3
 800a13a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800a13e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a142:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a146:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800a14a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a14e:	b29b      	uxth	r3, r3
 800a150:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	6a1a      	ldr	r2, [r3, #32]
 800a156:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a15a:	1ad2      	subs	r2, r2, r3
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a160:	687a      	ldr	r2, [r7, #4]
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	781b      	ldrb	r3, [r3, #0]
 800a166:	009b      	lsls	r3, r3, #2
 800a168:	4413      	add	r3, r2
 800a16a:	881b      	ldrh	r3, [r3, #0]
 800a16c:	b29b      	uxth	r3, r3
 800a16e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a172:	2b00      	cmp	r3, #0
 800a174:	f000 814f 	beq.w	800a416 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	785b      	ldrb	r3, [r3, #1]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d16b      	bne.n	800a25c <USB_EPStartXfer+0x1de>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a18e:	b29b      	uxth	r3, r3
 800a190:	461a      	mov	r2, r3
 800a192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a194:	4413      	add	r3, r2
 800a196:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	781b      	ldrb	r3, [r3, #0]
 800a19c:	00da      	lsls	r2, r3, #3
 800a19e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1a0:	4413      	add	r3, r2
 800a1a2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a1a6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1aa:	881b      	ldrh	r3, [r3, #0]
 800a1ac:	b29b      	uxth	r3, r3
 800a1ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a1b2:	b29a      	uxth	r2, r3
 800a1b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1b6:	801a      	strh	r2, [r3, #0]
 800a1b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d10a      	bne.n	800a1d6 <USB_EPStartXfer+0x158>
 800a1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c2:	881b      	ldrh	r3, [r3, #0]
 800a1c4:	b29b      	uxth	r3, r3
 800a1c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a1ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a1ce:	b29a      	uxth	r2, r3
 800a1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d2:	801a      	strh	r2, [r3, #0]
 800a1d4:	e05b      	b.n	800a28e <USB_EPStartXfer+0x210>
 800a1d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1da:	2b3e      	cmp	r3, #62	@ 0x3e
 800a1dc:	d81c      	bhi.n	800a218 <USB_EPStartXfer+0x19a>
 800a1de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1e2:	085b      	lsrs	r3, r3, #1
 800a1e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a1e8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1ec:	f003 0301 	and.w	r3, r3, #1
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d004      	beq.n	800a1fe <USB_EPStartXfer+0x180>
 800a1f4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a200:	881b      	ldrh	r3, [r3, #0]
 800a202:	b29a      	uxth	r2, r3
 800a204:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a208:	b29b      	uxth	r3, r3
 800a20a:	029b      	lsls	r3, r3, #10
 800a20c:	b29b      	uxth	r3, r3
 800a20e:	4313      	orrs	r3, r2
 800a210:	b29a      	uxth	r2, r3
 800a212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a214:	801a      	strh	r2, [r3, #0]
 800a216:	e03a      	b.n	800a28e <USB_EPStartXfer+0x210>
 800a218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a21c:	095b      	lsrs	r3, r3, #5
 800a21e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a222:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a226:	f003 031f 	and.w	r3, r3, #31
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d104      	bne.n	800a238 <USB_EPStartXfer+0x1ba>
 800a22e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a232:	3b01      	subs	r3, #1
 800a234:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a23a:	881b      	ldrh	r3, [r3, #0]
 800a23c:	b29a      	uxth	r2, r3
 800a23e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a242:	b29b      	uxth	r3, r3
 800a244:	029b      	lsls	r3, r3, #10
 800a246:	b29b      	uxth	r3, r3
 800a248:	4313      	orrs	r3, r2
 800a24a:	b29b      	uxth	r3, r3
 800a24c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a250:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a254:	b29a      	uxth	r2, r3
 800a256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a258:	801a      	strh	r2, [r3, #0]
 800a25a:	e018      	b.n	800a28e <USB_EPStartXfer+0x210>
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	785b      	ldrb	r3, [r3, #1]
 800a260:	2b01      	cmp	r3, #1
 800a262:	d114      	bne.n	800a28e <USB_EPStartXfer+0x210>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a26a:	b29b      	uxth	r3, r3
 800a26c:	461a      	mov	r2, r3
 800a26e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a270:	4413      	add	r3, r2
 800a272:	633b      	str	r3, [r7, #48]	@ 0x30
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	781b      	ldrb	r3, [r3, #0]
 800a278:	00da      	lsls	r2, r3, #3
 800a27a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a27c:	4413      	add	r3, r2
 800a27e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a282:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a284:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a288:	b29a      	uxth	r2, r3
 800a28a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a28c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a28e:	683b      	ldr	r3, [r7, #0]
 800a290:	895b      	ldrh	r3, [r3, #10]
 800a292:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	6959      	ldr	r1, [r3, #20]
 800a29a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a29e:	b29b      	uxth	r3, r3
 800a2a0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f000 fcbd 	bl	800ac24 <USB_WritePMA>
            ep->xfer_buff += len;
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	695a      	ldr	r2, [r3, #20]
 800a2ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2b2:	441a      	add	r2, r3
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	6a1a      	ldr	r2, [r3, #32]
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	691b      	ldr	r3, [r3, #16]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d907      	bls.n	800a2d4 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	6a1a      	ldr	r2, [r3, #32]
 800a2c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2cc:	1ad2      	subs	r2, r2, r3
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	621a      	str	r2, [r3, #32]
 800a2d2:	e006      	b.n	800a2e2 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	6a1b      	ldr	r3, [r3, #32]
 800a2d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	785b      	ldrb	r3, [r3, #1]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d16b      	bne.n	800a3c2 <USB_EPStartXfer+0x344>
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	61bb      	str	r3, [r7, #24]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a2f4:	b29b      	uxth	r3, r3
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	69bb      	ldr	r3, [r7, #24]
 800a2fa:	4413      	add	r3, r2
 800a2fc:	61bb      	str	r3, [r7, #24]
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	781b      	ldrb	r3, [r3, #0]
 800a302:	00da      	lsls	r2, r3, #3
 800a304:	69bb      	ldr	r3, [r7, #24]
 800a306:	4413      	add	r3, r2
 800a308:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a30c:	617b      	str	r3, [r7, #20]
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	881b      	ldrh	r3, [r3, #0]
 800a312:	b29b      	uxth	r3, r3
 800a314:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a318:	b29a      	uxth	r2, r3
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	801a      	strh	r2, [r3, #0]
 800a31e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a322:	2b00      	cmp	r3, #0
 800a324:	d10a      	bne.n	800a33c <USB_EPStartXfer+0x2be>
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	881b      	ldrh	r3, [r3, #0]
 800a32a:	b29b      	uxth	r3, r3
 800a32c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a330:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a334:	b29a      	uxth	r2, r3
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	801a      	strh	r2, [r3, #0]
 800a33a:	e05d      	b.n	800a3f8 <USB_EPStartXfer+0x37a>
 800a33c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a340:	2b3e      	cmp	r3, #62	@ 0x3e
 800a342:	d81c      	bhi.n	800a37e <USB_EPStartXfer+0x300>
 800a344:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a348:	085b      	lsrs	r3, r3, #1
 800a34a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a34e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a352:	f003 0301 	and.w	r3, r3, #1
 800a356:	2b00      	cmp	r3, #0
 800a358:	d004      	beq.n	800a364 <USB_EPStartXfer+0x2e6>
 800a35a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a35e:	3301      	adds	r3, #1
 800a360:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a364:	697b      	ldr	r3, [r7, #20]
 800a366:	881b      	ldrh	r3, [r3, #0]
 800a368:	b29a      	uxth	r2, r3
 800a36a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a36e:	b29b      	uxth	r3, r3
 800a370:	029b      	lsls	r3, r3, #10
 800a372:	b29b      	uxth	r3, r3
 800a374:	4313      	orrs	r3, r2
 800a376:	b29a      	uxth	r2, r3
 800a378:	697b      	ldr	r3, [r7, #20]
 800a37a:	801a      	strh	r2, [r3, #0]
 800a37c:	e03c      	b.n	800a3f8 <USB_EPStartXfer+0x37a>
 800a37e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a382:	095b      	lsrs	r3, r3, #5
 800a384:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a388:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a38c:	f003 031f 	and.w	r3, r3, #31
 800a390:	2b00      	cmp	r3, #0
 800a392:	d104      	bne.n	800a39e <USB_EPStartXfer+0x320>
 800a394:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a398:	3b01      	subs	r3, #1
 800a39a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	881b      	ldrh	r3, [r3, #0]
 800a3a2:	b29a      	uxth	r2, r3
 800a3a4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	029b      	lsls	r3, r3, #10
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a3b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a3ba:	b29a      	uxth	r2, r3
 800a3bc:	697b      	ldr	r3, [r7, #20]
 800a3be:	801a      	strh	r2, [r3, #0]
 800a3c0:	e01a      	b.n	800a3f8 <USB_EPStartXfer+0x37a>
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	785b      	ldrb	r3, [r3, #1]
 800a3c6:	2b01      	cmp	r3, #1
 800a3c8:	d116      	bne.n	800a3f8 <USB_EPStartXfer+0x37a>
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	623b      	str	r3, [r7, #32]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	461a      	mov	r2, r3
 800a3d8:	6a3b      	ldr	r3, [r7, #32]
 800a3da:	4413      	add	r3, r2
 800a3dc:	623b      	str	r3, [r7, #32]
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	781b      	ldrb	r3, [r3, #0]
 800a3e2:	00da      	lsls	r2, r3, #3
 800a3e4:	6a3b      	ldr	r3, [r7, #32]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a3ec:	61fb      	str	r3, [r7, #28]
 800a3ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a3f2:	b29a      	uxth	r2, r3
 800a3f4:	69fb      	ldr	r3, [r7, #28]
 800a3f6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	891b      	ldrh	r3, [r3, #8]
 800a3fc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	6959      	ldr	r1, [r3, #20]
 800a404:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a408:	b29b      	uxth	r3, r3
 800a40a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a40e:	6878      	ldr	r0, [r7, #4]
 800a410:	f000 fc08 	bl	800ac24 <USB_WritePMA>
 800a414:	e2e2      	b.n	800a9dc <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	785b      	ldrb	r3, [r3, #1]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d16b      	bne.n	800a4f6 <USB_EPStartXfer+0x478>
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a428:	b29b      	uxth	r3, r3
 800a42a:	461a      	mov	r2, r3
 800a42c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a42e:	4413      	add	r3, r2
 800a430:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	781b      	ldrb	r3, [r3, #0]
 800a436:	00da      	lsls	r2, r3, #3
 800a438:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a43a:	4413      	add	r3, r2
 800a43c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a440:	647b      	str	r3, [r7, #68]	@ 0x44
 800a442:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a444:	881b      	ldrh	r3, [r3, #0]
 800a446:	b29b      	uxth	r3, r3
 800a448:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a44c:	b29a      	uxth	r2, r3
 800a44e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a450:	801a      	strh	r2, [r3, #0]
 800a452:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a456:	2b00      	cmp	r3, #0
 800a458:	d10a      	bne.n	800a470 <USB_EPStartXfer+0x3f2>
 800a45a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a45c:	881b      	ldrh	r3, [r3, #0]
 800a45e:	b29b      	uxth	r3, r3
 800a460:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a464:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a468:	b29a      	uxth	r2, r3
 800a46a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a46c:	801a      	strh	r2, [r3, #0]
 800a46e:	e05d      	b.n	800a52c <USB_EPStartXfer+0x4ae>
 800a470:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a474:	2b3e      	cmp	r3, #62	@ 0x3e
 800a476:	d81c      	bhi.n	800a4b2 <USB_EPStartXfer+0x434>
 800a478:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a47c:	085b      	lsrs	r3, r3, #1
 800a47e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a482:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a486:	f003 0301 	and.w	r3, r3, #1
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d004      	beq.n	800a498 <USB_EPStartXfer+0x41a>
 800a48e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a492:	3301      	adds	r3, #1
 800a494:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a49a:	881b      	ldrh	r3, [r3, #0]
 800a49c:	b29a      	uxth	r2, r3
 800a49e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	029b      	lsls	r3, r3, #10
 800a4a6:	b29b      	uxth	r3, r3
 800a4a8:	4313      	orrs	r3, r2
 800a4aa:	b29a      	uxth	r2, r3
 800a4ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4ae:	801a      	strh	r2, [r3, #0]
 800a4b0:	e03c      	b.n	800a52c <USB_EPStartXfer+0x4ae>
 800a4b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4b6:	095b      	lsrs	r3, r3, #5
 800a4b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a4bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a4c0:	f003 031f 	and.w	r3, r3, #31
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d104      	bne.n	800a4d2 <USB_EPStartXfer+0x454>
 800a4c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a4cc:	3b01      	subs	r3, #1
 800a4ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a4d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4d4:	881b      	ldrh	r3, [r3, #0]
 800a4d6:	b29a      	uxth	r2, r3
 800a4d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a4dc:	b29b      	uxth	r3, r3
 800a4de:	029b      	lsls	r3, r3, #10
 800a4e0:	b29b      	uxth	r3, r3
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	b29b      	uxth	r3, r3
 800a4e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a4ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a4ee:	b29a      	uxth	r2, r3
 800a4f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4f2:	801a      	strh	r2, [r3, #0]
 800a4f4:	e01a      	b.n	800a52c <USB_EPStartXfer+0x4ae>
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	785b      	ldrb	r3, [r3, #1]
 800a4fa:	2b01      	cmp	r3, #1
 800a4fc:	d116      	bne.n	800a52c <USB_EPStartXfer+0x4ae>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	653b      	str	r3, [r7, #80]	@ 0x50
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a508:	b29b      	uxth	r3, r3
 800a50a:	461a      	mov	r2, r3
 800a50c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a50e:	4413      	add	r3, r2
 800a510:	653b      	str	r3, [r7, #80]	@ 0x50
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	781b      	ldrb	r3, [r3, #0]
 800a516:	00da      	lsls	r2, r3, #3
 800a518:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a51a:	4413      	add	r3, r2
 800a51c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a520:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a522:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a526:	b29a      	uxth	r2, r3
 800a528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a52a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	891b      	ldrh	r3, [r3, #8]
 800a530:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	6959      	ldr	r1, [r3, #20]
 800a538:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a53c:	b29b      	uxth	r3, r3
 800a53e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a542:	6878      	ldr	r0, [r7, #4]
 800a544:	f000 fb6e 	bl	800ac24 <USB_WritePMA>
            ep->xfer_buff += len;
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	695a      	ldr	r2, [r3, #20]
 800a54c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a550:	441a      	add	r2, r3
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	6a1a      	ldr	r2, [r3, #32]
 800a55a:	683b      	ldr	r3, [r7, #0]
 800a55c:	691b      	ldr	r3, [r3, #16]
 800a55e:	429a      	cmp	r2, r3
 800a560:	d907      	bls.n	800a572 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	6a1a      	ldr	r2, [r3, #32]
 800a566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a56a:	1ad2      	subs	r2, r2, r3
 800a56c:	683b      	ldr	r3, [r7, #0]
 800a56e:	621a      	str	r2, [r3, #32]
 800a570:	e006      	b.n	800a580 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	6a1b      	ldr	r3, [r3, #32]
 800a576:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	2200      	movs	r2, #0
 800a57e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	643b      	str	r3, [r7, #64]	@ 0x40
 800a584:	683b      	ldr	r3, [r7, #0]
 800a586:	785b      	ldrb	r3, [r3, #1]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d16b      	bne.n	800a664 <USB_EPStartXfer+0x5e6>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a596:	b29b      	uxth	r3, r3
 800a598:	461a      	mov	r2, r3
 800a59a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a59c:	4413      	add	r3, r2
 800a59e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	00da      	lsls	r2, r3, #3
 800a5a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5a8:	4413      	add	r3, r2
 800a5aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a5ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5b2:	881b      	ldrh	r3, [r3, #0]
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a5ba:	b29a      	uxth	r2, r3
 800a5bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5be:	801a      	strh	r2, [r3, #0]
 800a5c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d10a      	bne.n	800a5de <USB_EPStartXfer+0x560>
 800a5c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ca:	881b      	ldrh	r3, [r3, #0]
 800a5cc:	b29b      	uxth	r3, r3
 800a5ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a5d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a5d6:	b29a      	uxth	r2, r3
 800a5d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5da:	801a      	strh	r2, [r3, #0]
 800a5dc:	e05b      	b.n	800a696 <USB_EPStartXfer+0x618>
 800a5de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5e2:	2b3e      	cmp	r3, #62	@ 0x3e
 800a5e4:	d81c      	bhi.n	800a620 <USB_EPStartXfer+0x5a2>
 800a5e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5ea:	085b      	lsrs	r3, r3, #1
 800a5ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a5f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a5f4:	f003 0301 	and.w	r3, r3, #1
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d004      	beq.n	800a606 <USB_EPStartXfer+0x588>
 800a5fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a600:	3301      	adds	r3, #1
 800a602:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a606:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a608:	881b      	ldrh	r3, [r3, #0]
 800a60a:	b29a      	uxth	r2, r3
 800a60c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a610:	b29b      	uxth	r3, r3
 800a612:	029b      	lsls	r3, r3, #10
 800a614:	b29b      	uxth	r3, r3
 800a616:	4313      	orrs	r3, r2
 800a618:	b29a      	uxth	r2, r3
 800a61a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a61c:	801a      	strh	r2, [r3, #0]
 800a61e:	e03a      	b.n	800a696 <USB_EPStartXfer+0x618>
 800a620:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a624:	095b      	lsrs	r3, r3, #5
 800a626:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a62a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a62e:	f003 031f 	and.w	r3, r3, #31
 800a632:	2b00      	cmp	r3, #0
 800a634:	d104      	bne.n	800a640 <USB_EPStartXfer+0x5c2>
 800a636:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a63a:	3b01      	subs	r3, #1
 800a63c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a642:	881b      	ldrh	r3, [r3, #0]
 800a644:	b29a      	uxth	r2, r3
 800a646:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a64a:	b29b      	uxth	r3, r3
 800a64c:	029b      	lsls	r3, r3, #10
 800a64e:	b29b      	uxth	r3, r3
 800a650:	4313      	orrs	r3, r2
 800a652:	b29b      	uxth	r3, r3
 800a654:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a658:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a65c:	b29a      	uxth	r2, r3
 800a65e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a660:	801a      	strh	r2, [r3, #0]
 800a662:	e018      	b.n	800a696 <USB_EPStartXfer+0x618>
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	785b      	ldrb	r3, [r3, #1]
 800a668:	2b01      	cmp	r3, #1
 800a66a:	d114      	bne.n	800a696 <USB_EPStartXfer+0x618>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a672:	b29b      	uxth	r3, r3
 800a674:	461a      	mov	r2, r3
 800a676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a678:	4413      	add	r3, r2
 800a67a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	00da      	lsls	r2, r3, #3
 800a682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a684:	4413      	add	r3, r2
 800a686:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a68a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a68c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a690:	b29a      	uxth	r2, r3
 800a692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a694:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	895b      	ldrh	r3, [r3, #10]
 800a69a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	6959      	ldr	r1, [r3, #20]
 800a6a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a6a6:	b29b      	uxth	r3, r3
 800a6a8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a6ac:	6878      	ldr	r0, [r7, #4]
 800a6ae:	f000 fab9 	bl	800ac24 <USB_WritePMA>
 800a6b2:	e193      	b.n	800a9dc <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	6a1b      	ldr	r3, [r3, #32]
 800a6b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	4413      	add	r3, r2
 800a6c6:	881b      	ldrh	r3, [r3, #0]
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800a6ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6d2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800a6d6:	687a      	ldr	r2, [r7, #4]
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	781b      	ldrb	r3, [r3, #0]
 800a6dc:	009b      	lsls	r3, r3, #2
 800a6de:	441a      	add	r2, r3
 800a6e0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a6e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a6e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a6ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a6f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a6f4:	b29b      	uxth	r3, r3
 800a6f6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a702:	b29b      	uxth	r3, r3
 800a704:	461a      	mov	r2, r3
 800a706:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a708:	4413      	add	r3, r2
 800a70a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	781b      	ldrb	r3, [r3, #0]
 800a710:	00da      	lsls	r2, r3, #3
 800a712:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a714:	4413      	add	r3, r2
 800a716:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a71a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a71c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a720:	b29a      	uxth	r2, r3
 800a722:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a724:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	891b      	ldrh	r3, [r3, #8]
 800a72a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	6959      	ldr	r1, [r3, #20]
 800a732:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a736:	b29b      	uxth	r3, r3
 800a738:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f000 fa71 	bl	800ac24 <USB_WritePMA>
 800a742:	e14b      	b.n	800a9dc <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	6a1a      	ldr	r2, [r3, #32]
 800a748:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a74c:	1ad2      	subs	r2, r2, r3
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a752:	687a      	ldr	r2, [r7, #4]
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	781b      	ldrb	r3, [r3, #0]
 800a758:	009b      	lsls	r3, r3, #2
 800a75a:	4413      	add	r3, r2
 800a75c:	881b      	ldrh	r3, [r3, #0]
 800a75e:	b29b      	uxth	r3, r3
 800a760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a764:	2b00      	cmp	r3, #0
 800a766:	f000 809a 	beq.w	800a89e <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	673b      	str	r3, [r7, #112]	@ 0x70
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	785b      	ldrb	r3, [r3, #1]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d16b      	bne.n	800a84e <USB_EPStartXfer+0x7d0>
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a780:	b29b      	uxth	r3, r3
 800a782:	461a      	mov	r2, r3
 800a784:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a786:	4413      	add	r3, r2
 800a788:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	781b      	ldrb	r3, [r3, #0]
 800a78e:	00da      	lsls	r2, r3, #3
 800a790:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a792:	4413      	add	r3, r2
 800a794:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a798:	667b      	str	r3, [r7, #100]	@ 0x64
 800a79a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a79c:	881b      	ldrh	r3, [r3, #0]
 800a79e:	b29b      	uxth	r3, r3
 800a7a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a7a4:	b29a      	uxth	r2, r3
 800a7a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a7a8:	801a      	strh	r2, [r3, #0]
 800a7aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d10a      	bne.n	800a7c8 <USB_EPStartXfer+0x74a>
 800a7b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a7b4:	881b      	ldrh	r3, [r3, #0]
 800a7b6:	b29b      	uxth	r3, r3
 800a7b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a7bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a7c0:	b29a      	uxth	r2, r3
 800a7c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a7c4:	801a      	strh	r2, [r3, #0]
 800a7c6:	e05b      	b.n	800a880 <USB_EPStartXfer+0x802>
 800a7c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7cc:	2b3e      	cmp	r3, #62	@ 0x3e
 800a7ce:	d81c      	bhi.n	800a80a <USB_EPStartXfer+0x78c>
 800a7d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7d4:	085b      	lsrs	r3, r3, #1
 800a7d6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a7da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a7de:	f003 0301 	and.w	r3, r3, #1
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d004      	beq.n	800a7f0 <USB_EPStartXfer+0x772>
 800a7e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a7f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a7f2:	881b      	ldrh	r3, [r3, #0]
 800a7f4:	b29a      	uxth	r2, r3
 800a7f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a7fa:	b29b      	uxth	r3, r3
 800a7fc:	029b      	lsls	r3, r3, #10
 800a7fe:	b29b      	uxth	r3, r3
 800a800:	4313      	orrs	r3, r2
 800a802:	b29a      	uxth	r2, r3
 800a804:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a806:	801a      	strh	r2, [r3, #0]
 800a808:	e03a      	b.n	800a880 <USB_EPStartXfer+0x802>
 800a80a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a80e:	095b      	lsrs	r3, r3, #5
 800a810:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a814:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a818:	f003 031f 	and.w	r3, r3, #31
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d104      	bne.n	800a82a <USB_EPStartXfer+0x7ac>
 800a820:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a824:	3b01      	subs	r3, #1
 800a826:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a82a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a82c:	881b      	ldrh	r3, [r3, #0]
 800a82e:	b29a      	uxth	r2, r3
 800a830:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a834:	b29b      	uxth	r3, r3
 800a836:	029b      	lsls	r3, r3, #10
 800a838:	b29b      	uxth	r3, r3
 800a83a:	4313      	orrs	r3, r2
 800a83c:	b29b      	uxth	r3, r3
 800a83e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a842:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a846:	b29a      	uxth	r2, r3
 800a848:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a84a:	801a      	strh	r2, [r3, #0]
 800a84c:	e018      	b.n	800a880 <USB_EPStartXfer+0x802>
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	785b      	ldrb	r3, [r3, #1]
 800a852:	2b01      	cmp	r3, #1
 800a854:	d114      	bne.n	800a880 <USB_EPStartXfer+0x802>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a85c:	b29b      	uxth	r3, r3
 800a85e:	461a      	mov	r2, r3
 800a860:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a862:	4413      	add	r3, r2
 800a864:	673b      	str	r3, [r7, #112]	@ 0x70
 800a866:	683b      	ldr	r3, [r7, #0]
 800a868:	781b      	ldrb	r3, [r3, #0]
 800a86a:	00da      	lsls	r2, r3, #3
 800a86c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a86e:	4413      	add	r3, r2
 800a870:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a874:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a876:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a87a:	b29a      	uxth	r2, r3
 800a87c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a87e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	895b      	ldrh	r3, [r3, #10]
 800a884:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	6959      	ldr	r1, [r3, #20]
 800a88c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a890:	b29b      	uxth	r3, r3
 800a892:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 f9c4 	bl	800ac24 <USB_WritePMA>
 800a89c:	e09e      	b.n	800a9dc <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	785b      	ldrb	r3, [r3, #1]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d16b      	bne.n	800a97e <USB_EPStartXfer+0x900>
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a8b0:	b29b      	uxth	r3, r3
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a8b6:	4413      	add	r3, r2
 800a8b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	00da      	lsls	r2, r3, #3
 800a8c0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a8c2:	4413      	add	r3, r2
 800a8c4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a8c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a8ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a8cc:	881b      	ldrh	r3, [r3, #0]
 800a8ce:	b29b      	uxth	r3, r3
 800a8d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a8d4:	b29a      	uxth	r2, r3
 800a8d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a8d8:	801a      	strh	r2, [r3, #0]
 800a8da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d10a      	bne.n	800a8f8 <USB_EPStartXfer+0x87a>
 800a8e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a8e4:	881b      	ldrh	r3, [r3, #0]
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a8ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a8f0:	b29a      	uxth	r2, r3
 800a8f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a8f4:	801a      	strh	r2, [r3, #0]
 800a8f6:	e063      	b.n	800a9c0 <USB_EPStartXfer+0x942>
 800a8f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a8fc:	2b3e      	cmp	r3, #62	@ 0x3e
 800a8fe:	d81c      	bhi.n	800a93a <USB_EPStartXfer+0x8bc>
 800a900:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a904:	085b      	lsrs	r3, r3, #1
 800a906:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a90a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a90e:	f003 0301 	and.w	r3, r3, #1
 800a912:	2b00      	cmp	r3, #0
 800a914:	d004      	beq.n	800a920 <USB_EPStartXfer+0x8a2>
 800a916:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a91a:	3301      	adds	r3, #1
 800a91c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a920:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a922:	881b      	ldrh	r3, [r3, #0]
 800a924:	b29a      	uxth	r2, r3
 800a926:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a92a:	b29b      	uxth	r3, r3
 800a92c:	029b      	lsls	r3, r3, #10
 800a92e:	b29b      	uxth	r3, r3
 800a930:	4313      	orrs	r3, r2
 800a932:	b29a      	uxth	r2, r3
 800a934:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a936:	801a      	strh	r2, [r3, #0]
 800a938:	e042      	b.n	800a9c0 <USB_EPStartXfer+0x942>
 800a93a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a93e:	095b      	lsrs	r3, r3, #5
 800a940:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a944:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a948:	f003 031f 	and.w	r3, r3, #31
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d104      	bne.n	800a95a <USB_EPStartXfer+0x8dc>
 800a950:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a954:	3b01      	subs	r3, #1
 800a956:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a95a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a95c:	881b      	ldrh	r3, [r3, #0]
 800a95e:	b29a      	uxth	r2, r3
 800a960:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a964:	b29b      	uxth	r3, r3
 800a966:	029b      	lsls	r3, r3, #10
 800a968:	b29b      	uxth	r3, r3
 800a96a:	4313      	orrs	r3, r2
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a972:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a976:	b29a      	uxth	r2, r3
 800a978:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a97a:	801a      	strh	r2, [r3, #0]
 800a97c:	e020      	b.n	800a9c0 <USB_EPStartXfer+0x942>
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	785b      	ldrb	r3, [r3, #1]
 800a982:	2b01      	cmp	r3, #1
 800a984:	d11c      	bne.n	800a9c0 <USB_EPStartXfer+0x942>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a992:	b29b      	uxth	r3, r3
 800a994:	461a      	mov	r2, r3
 800a996:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a99a:	4413      	add	r3, r2
 800a99c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a9a0:	683b      	ldr	r3, [r7, #0]
 800a9a2:	781b      	ldrb	r3, [r3, #0]
 800a9a4:	00da      	lsls	r2, r3, #3
 800a9a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a9aa:	4413      	add	r3, r2
 800a9ac:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800a9b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a9b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9b8:	b29a      	uxth	r2, r3
 800a9ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a9be:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	891b      	ldrh	r3, [r3, #8]
 800a9c4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	6959      	ldr	r1, [r3, #20]
 800a9cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a9d0:	b29b      	uxth	r3, r3
 800a9d2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f000 f924 	bl	800ac24 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a9dc:	687a      	ldr	r2, [r7, #4]
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	781b      	ldrb	r3, [r3, #0]
 800a9e2:	009b      	lsls	r3, r3, #2
 800a9e4:	4413      	add	r3, r2
 800a9e6:	881b      	ldrh	r3, [r3, #0]
 800a9e8:	b29b      	uxth	r3, r3
 800a9ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a9ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a9f2:	817b      	strh	r3, [r7, #10]
 800a9f4:	897b      	ldrh	r3, [r7, #10]
 800a9f6:	f083 0310 	eor.w	r3, r3, #16
 800a9fa:	817b      	strh	r3, [r7, #10]
 800a9fc:	897b      	ldrh	r3, [r7, #10]
 800a9fe:	f083 0320 	eor.w	r3, r3, #32
 800aa02:	817b      	strh	r3, [r7, #10]
 800aa04:	687a      	ldr	r2, [r7, #4]
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	781b      	ldrb	r3, [r3, #0]
 800aa0a:	009b      	lsls	r3, r3, #2
 800aa0c:	441a      	add	r2, r3
 800aa0e:	897b      	ldrh	r3, [r7, #10]
 800aa10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa20:	b29b      	uxth	r3, r3
 800aa22:	8013      	strh	r3, [r2, #0]
 800aa24:	e0d5      	b.n	800abd2 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	7b1b      	ldrb	r3, [r3, #12]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d156      	bne.n	800aadc <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	699b      	ldr	r3, [r3, #24]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d122      	bne.n	800aa7c <USB_EPStartXfer+0x9fe>
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	78db      	ldrb	r3, [r3, #3]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d11e      	bne.n	800aa7c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800aa3e:	687a      	ldr	r2, [r7, #4]
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	781b      	ldrb	r3, [r3, #0]
 800aa44:	009b      	lsls	r3, r3, #2
 800aa46:	4413      	add	r3, r2
 800aa48:	881b      	ldrh	r3, [r3, #0]
 800aa4a:	b29b      	uxth	r3, r3
 800aa4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa54:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800aa58:	687a      	ldr	r2, [r7, #4]
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	009b      	lsls	r3, r3, #2
 800aa60:	441a      	add	r2, r3
 800aa62:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800aa66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa6e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800aa72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa76:	b29b      	uxth	r3, r3
 800aa78:	8013      	strh	r3, [r2, #0]
 800aa7a:	e01d      	b.n	800aab8 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800aa7c:	687a      	ldr	r2, [r7, #4]
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	781b      	ldrb	r3, [r3, #0]
 800aa82:	009b      	lsls	r3, r3, #2
 800aa84:	4413      	add	r3, r2
 800aa86:	881b      	ldrh	r3, [r3, #0]
 800aa88:	b29b      	uxth	r3, r3
 800aa8a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800aa8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa92:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800aa96:	687a      	ldr	r2, [r7, #4]
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	781b      	ldrb	r3, [r3, #0]
 800aa9c:	009b      	lsls	r3, r3, #2
 800aa9e:	441a      	add	r2, r3
 800aaa0:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800aaa4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aaa8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aaac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aab0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aab4:	b29b      	uxth	r3, r3
 800aab6:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	699a      	ldr	r2, [r3, #24]
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	691b      	ldr	r3, [r3, #16]
 800aac0:	429a      	cmp	r2, r3
 800aac2:	d907      	bls.n	800aad4 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	699a      	ldr	r2, [r3, #24]
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	691b      	ldr	r3, [r3, #16]
 800aacc:	1ad2      	subs	r2, r2, r3
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	619a      	str	r2, [r3, #24]
 800aad2:	e054      	b.n	800ab7e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	2200      	movs	r2, #0
 800aad8:	619a      	str	r2, [r3, #24]
 800aada:	e050      	b.n	800ab7e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	78db      	ldrb	r3, [r3, #3]
 800aae0:	2b02      	cmp	r3, #2
 800aae2:	d142      	bne.n	800ab6a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	69db      	ldr	r3, [r3, #28]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d048      	beq.n	800ab7e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800aaec:	687a      	ldr	r2, [r7, #4]
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	781b      	ldrb	r3, [r3, #0]
 800aaf2:	009b      	lsls	r3, r3, #2
 800aaf4:	4413      	add	r3, r2
 800aaf6:	881b      	ldrh	r3, [r3, #0]
 800aaf8:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800aafc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ab00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d005      	beq.n	800ab14 <USB_EPStartXfer+0xa96>
 800ab08:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ab0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d10b      	bne.n	800ab2c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ab14:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ab18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d12e      	bne.n	800ab7e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ab20:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ab24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d128      	bne.n	800ab7e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800ab2c:	687a      	ldr	r2, [r7, #4]
 800ab2e:	683b      	ldr	r3, [r7, #0]
 800ab30:	781b      	ldrb	r3, [r3, #0]
 800ab32:	009b      	lsls	r3, r3, #2
 800ab34:	4413      	add	r3, r2
 800ab36:	881b      	ldrh	r3, [r3, #0]
 800ab38:	b29b      	uxth	r3, r3
 800ab3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ab3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab42:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800ab46:	687a      	ldr	r2, [r7, #4]
 800ab48:	683b      	ldr	r3, [r7, #0]
 800ab4a:	781b      	ldrb	r3, [r3, #0]
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	441a      	add	r2, r3
 800ab50:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800ab54:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab58:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab5c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab60:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ab64:	b29b      	uxth	r3, r3
 800ab66:	8013      	strh	r3, [r2, #0]
 800ab68:	e009      	b.n	800ab7e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800ab6a:	683b      	ldr	r3, [r7, #0]
 800ab6c:	78db      	ldrb	r3, [r3, #3]
 800ab6e:	2b01      	cmp	r3, #1
 800ab70:	d103      	bne.n	800ab7a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	2200      	movs	r2, #0
 800ab76:	619a      	str	r2, [r3, #24]
 800ab78:	e001      	b.n	800ab7e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	e02a      	b.n	800abd4 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	683b      	ldr	r3, [r7, #0]
 800ab82:	781b      	ldrb	r3, [r3, #0]
 800ab84:	009b      	lsls	r3, r3, #2
 800ab86:	4413      	add	r3, r2
 800ab88:	881b      	ldrh	r3, [r3, #0]
 800ab8a:	b29b      	uxth	r3, r3
 800ab8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ab90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab94:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800ab98:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ab9c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800aba0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800aba4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800aba8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800abac:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800abb0:	687a      	ldr	r2, [r7, #4]
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	781b      	ldrb	r3, [r3, #0]
 800abb6:	009b      	lsls	r3, r3, #2
 800abb8:	441a      	add	r2, r3
 800abba:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800abbe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800abc2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800abc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800abca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800abce:	b29b      	uxth	r3, r3
 800abd0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800abd2:	2300      	movs	r3, #0
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	37b0      	adds	r7, #176	@ 0xb0
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800abdc:	b480      	push	{r7}
 800abde:	b083      	sub	sp, #12
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	460b      	mov	r3, r1
 800abe6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800abe8:	78fb      	ldrb	r3, [r7, #3]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d103      	bne.n	800abf6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2280      	movs	r2, #128	@ 0x80
 800abf2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800abf6:	2300      	movs	r3, #0
}
 800abf8:	4618      	mov	r0, r3
 800abfa:	370c      	adds	r7, #12
 800abfc:	46bd      	mov	sp, r7
 800abfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac02:	4770      	bx	lr

0800ac04 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800ac04:	b480      	push	{r7}
 800ac06:	b085      	sub	sp, #20
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ac12:	b29b      	uxth	r3, r3
 800ac14:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ac16:	68fb      	ldr	r3, [r7, #12]
}
 800ac18:	4618      	mov	r0, r3
 800ac1a:	3714      	adds	r7, #20
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac22:	4770      	bx	lr

0800ac24 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ac24:	b480      	push	{r7}
 800ac26:	b08b      	sub	sp, #44	@ 0x2c
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	60f8      	str	r0, [r7, #12]
 800ac2c:	60b9      	str	r1, [r7, #8]
 800ac2e:	4611      	mov	r1, r2
 800ac30:	461a      	mov	r2, r3
 800ac32:	460b      	mov	r3, r1
 800ac34:	80fb      	strh	r3, [r7, #6]
 800ac36:	4613      	mov	r3, r2
 800ac38:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ac3a:	88bb      	ldrh	r3, [r7, #4]
 800ac3c:	3301      	adds	r3, #1
 800ac3e:	085b      	lsrs	r3, r3, #1
 800ac40:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ac4a:	88fa      	ldrh	r2, [r7, #6]
 800ac4c:	697b      	ldr	r3, [r7, #20]
 800ac4e:	4413      	add	r3, r2
 800ac50:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac54:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ac56:	69bb      	ldr	r3, [r7, #24]
 800ac58:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac5a:	e01b      	b.n	800ac94 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800ac5c:	69fb      	ldr	r3, [r7, #28]
 800ac5e:	781b      	ldrb	r3, [r3, #0]
 800ac60:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800ac62:	69fb      	ldr	r3, [r7, #28]
 800ac64:	3301      	adds	r3, #1
 800ac66:	781b      	ldrb	r3, [r3, #0]
 800ac68:	021b      	lsls	r3, r3, #8
 800ac6a:	b21a      	sxth	r2, r3
 800ac6c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ac70:	4313      	orrs	r3, r2
 800ac72:	b21b      	sxth	r3, r3
 800ac74:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800ac76:	6a3b      	ldr	r3, [r7, #32]
 800ac78:	8a7a      	ldrh	r2, [r7, #18]
 800ac7a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ac7c:	6a3b      	ldr	r3, [r7, #32]
 800ac7e:	3302      	adds	r3, #2
 800ac80:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800ac82:	69fb      	ldr	r3, [r7, #28]
 800ac84:	3301      	adds	r3, #1
 800ac86:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800ac88:	69fb      	ldr	r3, [r7, #28]
 800ac8a:	3301      	adds	r3, #1
 800ac8c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ac8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac90:	3b01      	subs	r3, #1
 800ac92:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d1e0      	bne.n	800ac5c <USB_WritePMA+0x38>
  }
}
 800ac9a:	bf00      	nop
 800ac9c:	bf00      	nop
 800ac9e:	372c      	adds	r7, #44	@ 0x2c
 800aca0:	46bd      	mov	sp, r7
 800aca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca6:	4770      	bx	lr

0800aca8 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b08b      	sub	sp, #44	@ 0x2c
 800acac:	af00      	add	r7, sp, #0
 800acae:	60f8      	str	r0, [r7, #12]
 800acb0:	60b9      	str	r1, [r7, #8]
 800acb2:	4611      	mov	r1, r2
 800acb4:	461a      	mov	r2, r3
 800acb6:	460b      	mov	r3, r1
 800acb8:	80fb      	strh	r3, [r7, #6]
 800acba:	4613      	mov	r3, r2
 800acbc:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800acbe:	88bb      	ldrh	r3, [r7, #4]
 800acc0:	085b      	lsrs	r3, r3, #1
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800acce:	88fa      	ldrh	r2, [r7, #6]
 800acd0:	697b      	ldr	r3, [r7, #20]
 800acd2:	4413      	add	r3, r2
 800acd4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800acd8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800acda:	69bb      	ldr	r3, [r7, #24]
 800acdc:	627b      	str	r3, [r7, #36]	@ 0x24
 800acde:	e018      	b.n	800ad12 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800ace0:	6a3b      	ldr	r3, [r7, #32]
 800ace2:	881b      	ldrh	r3, [r3, #0]
 800ace4:	b29b      	uxth	r3, r3
 800ace6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800ace8:	6a3b      	ldr	r3, [r7, #32]
 800acea:	3302      	adds	r3, #2
 800acec:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	b2da      	uxtb	r2, r3
 800acf2:	69fb      	ldr	r3, [r7, #28]
 800acf4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800acf6:	69fb      	ldr	r3, [r7, #28]
 800acf8:	3301      	adds	r3, #1
 800acfa:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	0a1b      	lsrs	r3, r3, #8
 800ad00:	b2da      	uxtb	r2, r3
 800ad02:	69fb      	ldr	r3, [r7, #28]
 800ad04:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ad06:	69fb      	ldr	r3, [r7, #28]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ad0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad0e:	3b01      	subs	r3, #1
 800ad10:	627b      	str	r3, [r7, #36]	@ 0x24
 800ad12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d1e3      	bne.n	800ace0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800ad18:	88bb      	ldrh	r3, [r7, #4]
 800ad1a:	f003 0301 	and.w	r3, r3, #1
 800ad1e:	b29b      	uxth	r3, r3
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d007      	beq.n	800ad34 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800ad24:	6a3b      	ldr	r3, [r7, #32]
 800ad26:	881b      	ldrh	r3, [r3, #0]
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ad2c:	693b      	ldr	r3, [r7, #16]
 800ad2e:	b2da      	uxtb	r2, r3
 800ad30:	69fb      	ldr	r3, [r7, #28]
 800ad32:	701a      	strb	r2, [r3, #0]
  }
}
 800ad34:	bf00      	nop
 800ad36:	372c      	adds	r7, #44	@ 0x2c
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3e:	4770      	bx	lr

0800ad40 <__NVIC_SetPriority>:
{
 800ad40:	b480      	push	{r7}
 800ad42:	b083      	sub	sp, #12
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	4603      	mov	r3, r0
 800ad48:	6039      	str	r1, [r7, #0]
 800ad4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ad4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	db0a      	blt.n	800ad6a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	b2da      	uxtb	r2, r3
 800ad58:	490c      	ldr	r1, [pc, #48]	@ (800ad8c <__NVIC_SetPriority+0x4c>)
 800ad5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ad5e:	0112      	lsls	r2, r2, #4
 800ad60:	b2d2      	uxtb	r2, r2
 800ad62:	440b      	add	r3, r1
 800ad64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ad68:	e00a      	b.n	800ad80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	b2da      	uxtb	r2, r3
 800ad6e:	4908      	ldr	r1, [pc, #32]	@ (800ad90 <__NVIC_SetPriority+0x50>)
 800ad70:	79fb      	ldrb	r3, [r7, #7]
 800ad72:	f003 030f 	and.w	r3, r3, #15
 800ad76:	3b04      	subs	r3, #4
 800ad78:	0112      	lsls	r2, r2, #4
 800ad7a:	b2d2      	uxtb	r2, r2
 800ad7c:	440b      	add	r3, r1
 800ad7e:	761a      	strb	r2, [r3, #24]
}
 800ad80:	bf00      	nop
 800ad82:	370c      	adds	r7, #12
 800ad84:	46bd      	mov	sp, r7
 800ad86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8a:	4770      	bx	lr
 800ad8c:	e000e100 	.word	0xe000e100
 800ad90:	e000ed00 	.word	0xe000ed00

0800ad94 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ad94:	b580      	push	{r7, lr}
 800ad96:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ad98:	4b05      	ldr	r3, [pc, #20]	@ (800adb0 <SysTick_Handler+0x1c>)
 800ad9a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ad9c:	f001 fd46 	bl	800c82c <xTaskGetSchedulerState>
 800ada0:	4603      	mov	r3, r0
 800ada2:	2b01      	cmp	r3, #1
 800ada4:	d001      	beq.n	800adaa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ada6:	f002 fb3f 	bl	800d428 <xPortSysTickHandler>
  }
}
 800adaa:	bf00      	nop
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	e000e010 	.word	0xe000e010

0800adb4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800adb4:	b580      	push	{r7, lr}
 800adb6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800adb8:	2100      	movs	r1, #0
 800adba:	f06f 0004 	mvn.w	r0, #4
 800adbe:	f7ff ffbf 	bl	800ad40 <__NVIC_SetPriority>
#endif
}
 800adc2:	bf00      	nop
 800adc4:	bd80      	pop	{r7, pc}
	...

0800adc8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800adc8:	b480      	push	{r7}
 800adca:	b083      	sub	sp, #12
 800adcc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800adce:	f3ef 8305 	mrs	r3, IPSR
 800add2:	603b      	str	r3, [r7, #0]
  return(result);
 800add4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800add6:	2b00      	cmp	r3, #0
 800add8:	d003      	beq.n	800ade2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800adda:	f06f 0305 	mvn.w	r3, #5
 800adde:	607b      	str	r3, [r7, #4]
 800ade0:	e00c      	b.n	800adfc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ade2:	4b0a      	ldr	r3, [pc, #40]	@ (800ae0c <osKernelInitialize+0x44>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d105      	bne.n	800adf6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800adea:	4b08      	ldr	r3, [pc, #32]	@ (800ae0c <osKernelInitialize+0x44>)
 800adec:	2201      	movs	r2, #1
 800adee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800adf0:	2300      	movs	r3, #0
 800adf2:	607b      	str	r3, [r7, #4]
 800adf4:	e002      	b.n	800adfc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800adf6:	f04f 33ff 	mov.w	r3, #4294967295
 800adfa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800adfc:	687b      	ldr	r3, [r7, #4]
}
 800adfe:	4618      	mov	r0, r3
 800ae00:	370c      	adds	r7, #12
 800ae02:	46bd      	mov	sp, r7
 800ae04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae08:	4770      	bx	lr
 800ae0a:	bf00      	nop
 800ae0c:	20000664 	.word	0x20000664

0800ae10 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b082      	sub	sp, #8
 800ae14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae16:	f3ef 8305 	mrs	r3, IPSR
 800ae1a:	603b      	str	r3, [r7, #0]
  return(result);
 800ae1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d003      	beq.n	800ae2a <osKernelStart+0x1a>
    stat = osErrorISR;
 800ae22:	f06f 0305 	mvn.w	r3, #5
 800ae26:	607b      	str	r3, [r7, #4]
 800ae28:	e010      	b.n	800ae4c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ae2a:	4b0b      	ldr	r3, [pc, #44]	@ (800ae58 <osKernelStart+0x48>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	2b01      	cmp	r3, #1
 800ae30:	d109      	bne.n	800ae46 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ae32:	f7ff ffbf 	bl	800adb4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ae36:	4b08      	ldr	r3, [pc, #32]	@ (800ae58 <osKernelStart+0x48>)
 800ae38:	2202      	movs	r2, #2
 800ae3a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ae3c:	f001 f892 	bl	800bf64 <vTaskStartScheduler>
      stat = osOK;
 800ae40:	2300      	movs	r3, #0
 800ae42:	607b      	str	r3, [r7, #4]
 800ae44:	e002      	b.n	800ae4c <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ae46:	f04f 33ff 	mov.w	r3, #4294967295
 800ae4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ae4c:	687b      	ldr	r3, [r7, #4]
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3708      	adds	r7, #8
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}
 800ae56:	bf00      	nop
 800ae58:	20000664 	.word	0x20000664

0800ae5c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b08e      	sub	sp, #56	@ 0x38
 800ae60:	af04      	add	r7, sp, #16
 800ae62:	60f8      	str	r0, [r7, #12]
 800ae64:	60b9      	str	r1, [r7, #8]
 800ae66:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ae68:	2300      	movs	r3, #0
 800ae6a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ae6c:	f3ef 8305 	mrs	r3, IPSR
 800ae70:	617b      	str	r3, [r7, #20]
  return(result);
 800ae72:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d17e      	bne.n	800af76 <osThreadNew+0x11a>
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d07b      	beq.n	800af76 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ae7e:	2380      	movs	r3, #128	@ 0x80
 800ae80:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800ae82:	2318      	movs	r3, #24
 800ae84:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800ae86:	2300      	movs	r3, #0
 800ae88:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800ae8a:	f04f 33ff 	mov.w	r3, #4294967295
 800ae8e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d045      	beq.n	800af22 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d002      	beq.n	800aea4 <osThreadNew+0x48>
        name = attr->name;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	699b      	ldr	r3, [r3, #24]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d002      	beq.n	800aeb2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	699b      	ldr	r3, [r3, #24]
 800aeb0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800aeb2:	69fb      	ldr	r3, [r7, #28]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d008      	beq.n	800aeca <osThreadNew+0x6e>
 800aeb8:	69fb      	ldr	r3, [r7, #28]
 800aeba:	2b38      	cmp	r3, #56	@ 0x38
 800aebc:	d805      	bhi.n	800aeca <osThreadNew+0x6e>
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	685b      	ldr	r3, [r3, #4]
 800aec2:	f003 0301 	and.w	r3, r3, #1
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d001      	beq.n	800aece <osThreadNew+0x72>
        return (NULL);
 800aeca:	2300      	movs	r3, #0
 800aecc:	e054      	b.n	800af78 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	695b      	ldr	r3, [r3, #20]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d003      	beq.n	800aede <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	695b      	ldr	r3, [r3, #20]
 800aeda:	089b      	lsrs	r3, r3, #2
 800aedc:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	689b      	ldr	r3, [r3, #8]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d00e      	beq.n	800af04 <osThreadNew+0xa8>
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	68db      	ldr	r3, [r3, #12]
 800aeea:	2ba7      	cmp	r3, #167	@ 0xa7
 800aeec:	d90a      	bls.n	800af04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d006      	beq.n	800af04 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	695b      	ldr	r3, [r3, #20]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d002      	beq.n	800af04 <osThreadNew+0xa8>
        mem = 1;
 800aefe:	2301      	movs	r3, #1
 800af00:	61bb      	str	r3, [r7, #24]
 800af02:	e010      	b.n	800af26 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	689b      	ldr	r3, [r3, #8]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d10c      	bne.n	800af26 <osThreadNew+0xca>
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	68db      	ldr	r3, [r3, #12]
 800af10:	2b00      	cmp	r3, #0
 800af12:	d108      	bne.n	800af26 <osThreadNew+0xca>
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	691b      	ldr	r3, [r3, #16]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d104      	bne.n	800af26 <osThreadNew+0xca>
          mem = 0;
 800af1c:	2300      	movs	r3, #0
 800af1e:	61bb      	str	r3, [r7, #24]
 800af20:	e001      	b.n	800af26 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800af22:	2300      	movs	r3, #0
 800af24:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	2b01      	cmp	r3, #1
 800af2a:	d110      	bne.n	800af4e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800af30:	687a      	ldr	r2, [r7, #4]
 800af32:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800af34:	9202      	str	r2, [sp, #8]
 800af36:	9301      	str	r3, [sp, #4]
 800af38:	69fb      	ldr	r3, [r7, #28]
 800af3a:	9300      	str	r3, [sp, #0]
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	6a3a      	ldr	r2, [r7, #32]
 800af40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af42:	68f8      	ldr	r0, [r7, #12]
 800af44:	f000 fe1a 	bl	800bb7c <xTaskCreateStatic>
 800af48:	4603      	mov	r3, r0
 800af4a:	613b      	str	r3, [r7, #16]
 800af4c:	e013      	b.n	800af76 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800af4e:	69bb      	ldr	r3, [r7, #24]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d110      	bne.n	800af76 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800af54:	6a3b      	ldr	r3, [r7, #32]
 800af56:	b29a      	uxth	r2, r3
 800af58:	f107 0310 	add.w	r3, r7, #16
 800af5c:	9301      	str	r3, [sp, #4]
 800af5e:	69fb      	ldr	r3, [r7, #28]
 800af60:	9300      	str	r3, [sp, #0]
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800af66:	68f8      	ldr	r0, [r7, #12]
 800af68:	f000 fe68 	bl	800bc3c <xTaskCreate>
 800af6c:	4603      	mov	r3, r0
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d001      	beq.n	800af76 <osThreadNew+0x11a>
            hTask = NULL;
 800af72:	2300      	movs	r3, #0
 800af74:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800af76:	693b      	ldr	r3, [r7, #16]
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3728      	adds	r7, #40	@ 0x28
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}

0800af80 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800af80:	b580      	push	{r7, lr}
 800af82:	b084      	sub	sp, #16
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af88:	f3ef 8305 	mrs	r3, IPSR
 800af8c:	60bb      	str	r3, [r7, #8]
  return(result);
 800af8e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af90:	2b00      	cmp	r3, #0
 800af92:	d003      	beq.n	800af9c <osDelay+0x1c>
    stat = osErrorISR;
 800af94:	f06f 0305 	mvn.w	r3, #5
 800af98:	60fb      	str	r3, [r7, #12]
 800af9a:	e007      	b.n	800afac <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800af9c:	2300      	movs	r3, #0
 800af9e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d002      	beq.n	800afac <osDelay+0x2c>
      vTaskDelay(ticks);
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f000 ffa6 	bl	800bef8 <vTaskDelay>
    }
  }

  return (stat);
 800afac:	68fb      	ldr	r3, [r7, #12]
}
 800afae:	4618      	mov	r0, r3
 800afb0:	3710      	adds	r7, #16
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}
	...

0800afb8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800afb8:	b480      	push	{r7}
 800afba:	b085      	sub	sp, #20
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	4a07      	ldr	r2, [pc, #28]	@ (800afe4 <vApplicationGetIdleTaskMemory+0x2c>)
 800afc8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	4a06      	ldr	r2, [pc, #24]	@ (800afe8 <vApplicationGetIdleTaskMemory+0x30>)
 800afce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2280      	movs	r2, #128	@ 0x80
 800afd4:	601a      	str	r2, [r3, #0]
}
 800afd6:	bf00      	nop
 800afd8:	3714      	adds	r7, #20
 800afda:	46bd      	mov	sp, r7
 800afdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe0:	4770      	bx	lr
 800afe2:	bf00      	nop
 800afe4:	20000668 	.word	0x20000668
 800afe8:	20000710 	.word	0x20000710

0800afec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800afec:	b480      	push	{r7}
 800afee:	b085      	sub	sp, #20
 800aff0:	af00      	add	r7, sp, #0
 800aff2:	60f8      	str	r0, [r7, #12]
 800aff4:	60b9      	str	r1, [r7, #8]
 800aff6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	4a07      	ldr	r2, [pc, #28]	@ (800b018 <vApplicationGetTimerTaskMemory+0x2c>)
 800affc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	4a06      	ldr	r2, [pc, #24]	@ (800b01c <vApplicationGetTimerTaskMemory+0x30>)
 800b002:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b00a:	601a      	str	r2, [r3, #0]
}
 800b00c:	bf00      	nop
 800b00e:	3714      	adds	r7, #20
 800b010:	46bd      	mov	sp, r7
 800b012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b016:	4770      	bx	lr
 800b018:	20000910 	.word	0x20000910
 800b01c:	200009b8 	.word	0x200009b8

0800b020 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b020:	b480      	push	{r7}
 800b022:	b083      	sub	sp, #12
 800b024:	af00      	add	r7, sp, #0
 800b026:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	f103 0208 	add.w	r2, r3, #8
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f04f 32ff 	mov.w	r2, #4294967295
 800b038:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	f103 0208 	add.w	r2, r3, #8
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f103 0208 	add.w	r2, r3, #8
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	2200      	movs	r2, #0
 800b052:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b054:	bf00      	nop
 800b056:	370c      	adds	r7, #12
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr

0800b060 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b060:	b480      	push	{r7}
 800b062:	b083      	sub	sp, #12
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2200      	movs	r2, #0
 800b06c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b06e:	bf00      	nop
 800b070:	370c      	adds	r7, #12
 800b072:	46bd      	mov	sp, r7
 800b074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b078:	4770      	bx	lr

0800b07a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b07a:	b480      	push	{r7}
 800b07c:	b085      	sub	sp, #20
 800b07e:	af00      	add	r7, sp, #0
 800b080:	6078      	str	r0, [r7, #4]
 800b082:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	68fa      	ldr	r2, [r7, #12]
 800b08e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	689a      	ldr	r2, [r3, #8]
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	689b      	ldr	r3, [r3, #8]
 800b09c:	683a      	ldr	r2, [r7, #0]
 800b09e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	683a      	ldr	r2, [r7, #0]
 800b0a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	687a      	ldr	r2, [r7, #4]
 800b0aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	1c5a      	adds	r2, r3, #1
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	601a      	str	r2, [r3, #0]
}
 800b0b6:	bf00      	nop
 800b0b8:	3714      	adds	r7, #20
 800b0ba:	46bd      	mov	sp, r7
 800b0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c0:	4770      	bx	lr

0800b0c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b0c2:	b480      	push	{r7}
 800b0c4:	b085      	sub	sp, #20
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
 800b0ca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0d8:	d103      	bne.n	800b0e2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	691b      	ldr	r3, [r3, #16]
 800b0de:	60fb      	str	r3, [r7, #12]
 800b0e0:	e00c      	b.n	800b0fc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	3308      	adds	r3, #8
 800b0e6:	60fb      	str	r3, [r7, #12]
 800b0e8:	e002      	b.n	800b0f0 <vListInsert+0x2e>
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	685b      	ldr	r3, [r3, #4]
 800b0ee:	60fb      	str	r3, [r7, #12]
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	685b      	ldr	r3, [r3, #4]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	68ba      	ldr	r2, [r7, #8]
 800b0f8:	429a      	cmp	r2, r3
 800b0fa:	d2f6      	bcs.n	800b0ea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	685a      	ldr	r2, [r3, #4]
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b104:	683b      	ldr	r3, [r7, #0]
 800b106:	685b      	ldr	r3, [r3, #4]
 800b108:	683a      	ldr	r2, [r7, #0]
 800b10a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	68fa      	ldr	r2, [r7, #12]
 800b110:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	683a      	ldr	r2, [r7, #0]
 800b116:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	687a      	ldr	r2, [r7, #4]
 800b11c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	1c5a      	adds	r2, r3, #1
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	601a      	str	r2, [r3, #0]
}
 800b128:	bf00      	nop
 800b12a:	3714      	adds	r7, #20
 800b12c:	46bd      	mov	sp, r7
 800b12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b132:	4770      	bx	lr

0800b134 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b134:	b480      	push	{r7}
 800b136:	b085      	sub	sp, #20
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	691b      	ldr	r3, [r3, #16]
 800b140:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	685b      	ldr	r3, [r3, #4]
 800b146:	687a      	ldr	r2, [r7, #4]
 800b148:	6892      	ldr	r2, [r2, #8]
 800b14a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	689b      	ldr	r3, [r3, #8]
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	6852      	ldr	r2, [r2, #4]
 800b154:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	685b      	ldr	r3, [r3, #4]
 800b15a:	687a      	ldr	r2, [r7, #4]
 800b15c:	429a      	cmp	r2, r3
 800b15e:	d103      	bne.n	800b168 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	689a      	ldr	r2, [r3, #8]
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2200      	movs	r2, #0
 800b16c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	1e5a      	subs	r2, r3, #1
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	681b      	ldr	r3, [r3, #0]
}
 800b17c:	4618      	mov	r0, r3
 800b17e:	3714      	adds	r7, #20
 800b180:	46bd      	mov	sp, r7
 800b182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b186:	4770      	bx	lr

0800b188 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b084      	sub	sp, #16
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
 800b190:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d10b      	bne.n	800b1b4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b19c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1a0:	f383 8811 	msr	BASEPRI, r3
 800b1a4:	f3bf 8f6f 	isb	sy
 800b1a8:	f3bf 8f4f 	dsb	sy
 800b1ac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b1ae:	bf00      	nop
 800b1b0:	bf00      	nop
 800b1b2:	e7fd      	b.n	800b1b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b1b4:	f002 f8a8 	bl	800d308 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681a      	ldr	r2, [r3, #0]
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1c0:	68f9      	ldr	r1, [r7, #12]
 800b1c2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b1c4:	fb01 f303 	mul.w	r3, r1, r3
 800b1c8:	441a      	add	r2, r3
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	2200      	movs	r2, #0
 800b1d2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681a      	ldr	r2, [r3, #0]
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	681a      	ldr	r2, [r3, #0]
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1e4:	3b01      	subs	r3, #1
 800b1e6:	68f9      	ldr	r1, [r7, #12]
 800b1e8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800b1ea:	fb01 f303 	mul.w	r3, r1, r3
 800b1ee:	441a      	add	r2, r3
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	22ff      	movs	r2, #255	@ 0xff
 800b1f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	22ff      	movs	r2, #255	@ 0xff
 800b200:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d114      	bne.n	800b234 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	691b      	ldr	r3, [r3, #16]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d01a      	beq.n	800b248 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	3310      	adds	r3, #16
 800b216:	4618      	mov	r0, r3
 800b218:	f001 f942 	bl	800c4a0 <xTaskRemoveFromEventList>
 800b21c:	4603      	mov	r3, r0
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d012      	beq.n	800b248 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b222:	4b0d      	ldr	r3, [pc, #52]	@ (800b258 <xQueueGenericReset+0xd0>)
 800b224:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b228:	601a      	str	r2, [r3, #0]
 800b22a:	f3bf 8f4f 	dsb	sy
 800b22e:	f3bf 8f6f 	isb	sy
 800b232:	e009      	b.n	800b248 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	3310      	adds	r3, #16
 800b238:	4618      	mov	r0, r3
 800b23a:	f7ff fef1 	bl	800b020 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	3324      	adds	r3, #36	@ 0x24
 800b242:	4618      	mov	r0, r3
 800b244:	f7ff feec 	bl	800b020 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b248:	f002 f890 	bl	800d36c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b24c:	2301      	movs	r3, #1
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3710      	adds	r7, #16
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}
 800b256:	bf00      	nop
 800b258:	e000ed04 	.word	0xe000ed04

0800b25c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b08e      	sub	sp, #56	@ 0x38
 800b260:	af02      	add	r7, sp, #8
 800b262:	60f8      	str	r0, [r7, #12]
 800b264:	60b9      	str	r1, [r7, #8]
 800b266:	607a      	str	r2, [r7, #4]
 800b268:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d10b      	bne.n	800b288 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800b270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b274:	f383 8811 	msr	BASEPRI, r3
 800b278:	f3bf 8f6f 	isb	sy
 800b27c:	f3bf 8f4f 	dsb	sy
 800b280:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b282:	bf00      	nop
 800b284:	bf00      	nop
 800b286:	e7fd      	b.n	800b284 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d10b      	bne.n	800b2a6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800b28e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b292:	f383 8811 	msr	BASEPRI, r3
 800b296:	f3bf 8f6f 	isb	sy
 800b29a:	f3bf 8f4f 	dsb	sy
 800b29e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b2a0:	bf00      	nop
 800b2a2:	bf00      	nop
 800b2a4:	e7fd      	b.n	800b2a2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d002      	beq.n	800b2b2 <xQueueGenericCreateStatic+0x56>
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d001      	beq.n	800b2b6 <xQueueGenericCreateStatic+0x5a>
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	e000      	b.n	800b2b8 <xQueueGenericCreateStatic+0x5c>
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d10b      	bne.n	800b2d4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800b2bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2c0:	f383 8811 	msr	BASEPRI, r3
 800b2c4:	f3bf 8f6f 	isb	sy
 800b2c8:	f3bf 8f4f 	dsb	sy
 800b2cc:	623b      	str	r3, [r7, #32]
}
 800b2ce:	bf00      	nop
 800b2d0:	bf00      	nop
 800b2d2:	e7fd      	b.n	800b2d0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d102      	bne.n	800b2e0 <xQueueGenericCreateStatic+0x84>
 800b2da:	68bb      	ldr	r3, [r7, #8]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d101      	bne.n	800b2e4 <xQueueGenericCreateStatic+0x88>
 800b2e0:	2301      	movs	r3, #1
 800b2e2:	e000      	b.n	800b2e6 <xQueueGenericCreateStatic+0x8a>
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d10b      	bne.n	800b302 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800b2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2ee:	f383 8811 	msr	BASEPRI, r3
 800b2f2:	f3bf 8f6f 	isb	sy
 800b2f6:	f3bf 8f4f 	dsb	sy
 800b2fa:	61fb      	str	r3, [r7, #28]
}
 800b2fc:	bf00      	nop
 800b2fe:	bf00      	nop
 800b300:	e7fd      	b.n	800b2fe <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b302:	2350      	movs	r3, #80	@ 0x50
 800b304:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	2b50      	cmp	r3, #80	@ 0x50
 800b30a:	d00b      	beq.n	800b324 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800b30c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b310:	f383 8811 	msr	BASEPRI, r3
 800b314:	f3bf 8f6f 	isb	sy
 800b318:	f3bf 8f4f 	dsb	sy
 800b31c:	61bb      	str	r3, [r7, #24]
}
 800b31e:	bf00      	nop
 800b320:	bf00      	nop
 800b322:	e7fd      	b.n	800b320 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b324:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800b32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d00d      	beq.n	800b34c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b332:	2201      	movs	r2, #1
 800b334:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b338:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800b33c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b33e:	9300      	str	r3, [sp, #0]
 800b340:	4613      	mov	r3, r2
 800b342:	687a      	ldr	r2, [r7, #4]
 800b344:	68b9      	ldr	r1, [r7, #8]
 800b346:	68f8      	ldr	r0, [r7, #12]
 800b348:	f000 f805 	bl	800b356 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b34c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800b34e:	4618      	mov	r0, r3
 800b350:	3730      	adds	r7, #48	@ 0x30
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}

0800b356 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b356:	b580      	push	{r7, lr}
 800b358:	b084      	sub	sp, #16
 800b35a:	af00      	add	r7, sp, #0
 800b35c:	60f8      	str	r0, [r7, #12]
 800b35e:	60b9      	str	r1, [r7, #8]
 800b360:	607a      	str	r2, [r7, #4]
 800b362:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d103      	bne.n	800b372 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b36a:	69bb      	ldr	r3, [r7, #24]
 800b36c:	69ba      	ldr	r2, [r7, #24]
 800b36e:	601a      	str	r2, [r3, #0]
 800b370:	e002      	b.n	800b378 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b372:	69bb      	ldr	r3, [r7, #24]
 800b374:	687a      	ldr	r2, [r7, #4]
 800b376:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b378:	69bb      	ldr	r3, [r7, #24]
 800b37a:	68fa      	ldr	r2, [r7, #12]
 800b37c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b37e:	69bb      	ldr	r3, [r7, #24]
 800b380:	68ba      	ldr	r2, [r7, #8]
 800b382:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b384:	2101      	movs	r1, #1
 800b386:	69b8      	ldr	r0, [r7, #24]
 800b388:	f7ff fefe 	bl	800b188 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b38c:	69bb      	ldr	r3, [r7, #24]
 800b38e:	78fa      	ldrb	r2, [r7, #3]
 800b390:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b394:	bf00      	nop
 800b396:	3710      	adds	r7, #16
 800b398:	46bd      	mov	sp, r7
 800b39a:	bd80      	pop	{r7, pc}

0800b39c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b08e      	sub	sp, #56	@ 0x38
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	60f8      	str	r0, [r7, #12]
 800b3a4:	60b9      	str	r1, [r7, #8]
 800b3a6:	607a      	str	r2, [r7, #4]
 800b3a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800b3b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d10b      	bne.n	800b3d0 <xQueueGenericSend+0x34>
	__asm volatile
 800b3b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3bc:	f383 8811 	msr	BASEPRI, r3
 800b3c0:	f3bf 8f6f 	isb	sy
 800b3c4:	f3bf 8f4f 	dsb	sy
 800b3c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b3ca:	bf00      	nop
 800b3cc:	bf00      	nop
 800b3ce:	e7fd      	b.n	800b3cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d103      	bne.n	800b3de <xQueueGenericSend+0x42>
 800b3d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d101      	bne.n	800b3e2 <xQueueGenericSend+0x46>
 800b3de:	2301      	movs	r3, #1
 800b3e0:	e000      	b.n	800b3e4 <xQueueGenericSend+0x48>
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d10b      	bne.n	800b400 <xQueueGenericSend+0x64>
	__asm volatile
 800b3e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3ec:	f383 8811 	msr	BASEPRI, r3
 800b3f0:	f3bf 8f6f 	isb	sy
 800b3f4:	f3bf 8f4f 	dsb	sy
 800b3f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b3fa:	bf00      	nop
 800b3fc:	bf00      	nop
 800b3fe:	e7fd      	b.n	800b3fc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	2b02      	cmp	r3, #2
 800b404:	d103      	bne.n	800b40e <xQueueGenericSend+0x72>
 800b406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	d101      	bne.n	800b412 <xQueueGenericSend+0x76>
 800b40e:	2301      	movs	r3, #1
 800b410:	e000      	b.n	800b414 <xQueueGenericSend+0x78>
 800b412:	2300      	movs	r3, #0
 800b414:	2b00      	cmp	r3, #0
 800b416:	d10b      	bne.n	800b430 <xQueueGenericSend+0x94>
	__asm volatile
 800b418:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b41c:	f383 8811 	msr	BASEPRI, r3
 800b420:	f3bf 8f6f 	isb	sy
 800b424:	f3bf 8f4f 	dsb	sy
 800b428:	623b      	str	r3, [r7, #32]
}
 800b42a:	bf00      	nop
 800b42c:	bf00      	nop
 800b42e:	e7fd      	b.n	800b42c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b430:	f001 f9fc 	bl	800c82c <xTaskGetSchedulerState>
 800b434:	4603      	mov	r3, r0
 800b436:	2b00      	cmp	r3, #0
 800b438:	d102      	bne.n	800b440 <xQueueGenericSend+0xa4>
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d101      	bne.n	800b444 <xQueueGenericSend+0xa8>
 800b440:	2301      	movs	r3, #1
 800b442:	e000      	b.n	800b446 <xQueueGenericSend+0xaa>
 800b444:	2300      	movs	r3, #0
 800b446:	2b00      	cmp	r3, #0
 800b448:	d10b      	bne.n	800b462 <xQueueGenericSend+0xc6>
	__asm volatile
 800b44a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b44e:	f383 8811 	msr	BASEPRI, r3
 800b452:	f3bf 8f6f 	isb	sy
 800b456:	f3bf 8f4f 	dsb	sy
 800b45a:	61fb      	str	r3, [r7, #28]
}
 800b45c:	bf00      	nop
 800b45e:	bf00      	nop
 800b460:	e7fd      	b.n	800b45e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b462:	f001 ff51 	bl	800d308 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b468:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b46a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b46c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b46e:	429a      	cmp	r2, r3
 800b470:	d302      	bcc.n	800b478 <xQueueGenericSend+0xdc>
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	2b02      	cmp	r3, #2
 800b476:	d129      	bne.n	800b4cc <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b478:	683a      	ldr	r2, [r7, #0]
 800b47a:	68b9      	ldr	r1, [r7, #8]
 800b47c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b47e:	f000 fa0f 	bl	800b8a0 <prvCopyDataToQueue>
 800b482:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d010      	beq.n	800b4ae <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b48e:	3324      	adds	r3, #36	@ 0x24
 800b490:	4618      	mov	r0, r3
 800b492:	f001 f805 	bl	800c4a0 <xTaskRemoveFromEventList>
 800b496:	4603      	mov	r3, r0
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d013      	beq.n	800b4c4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b49c:	4b3f      	ldr	r3, [pc, #252]	@ (800b59c <xQueueGenericSend+0x200>)
 800b49e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4a2:	601a      	str	r2, [r3, #0]
 800b4a4:	f3bf 8f4f 	dsb	sy
 800b4a8:	f3bf 8f6f 	isb	sy
 800b4ac:	e00a      	b.n	800b4c4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b4ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d007      	beq.n	800b4c4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b4b4:	4b39      	ldr	r3, [pc, #228]	@ (800b59c <xQueueGenericSend+0x200>)
 800b4b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4ba:	601a      	str	r2, [r3, #0]
 800b4bc:	f3bf 8f4f 	dsb	sy
 800b4c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b4c4:	f001 ff52 	bl	800d36c <vPortExitCritical>
				return pdPASS;
 800b4c8:	2301      	movs	r3, #1
 800b4ca:	e063      	b.n	800b594 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d103      	bne.n	800b4da <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b4d2:	f001 ff4b 	bl	800d36c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	e05c      	b.n	800b594 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b4da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d106      	bne.n	800b4ee <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b4e0:	f107 0314 	add.w	r3, r7, #20
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f001 f83f 	bl	800c568 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b4ee:	f001 ff3d 	bl	800d36c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b4f2:	f000 fda7 	bl	800c044 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b4f6:	f001 ff07 	bl	800d308 <vPortEnterCritical>
 800b4fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b500:	b25b      	sxtb	r3, r3
 800b502:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b506:	d103      	bne.n	800b510 <xQueueGenericSend+0x174>
 800b508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b50a:	2200      	movs	r2, #0
 800b50c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b512:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b516:	b25b      	sxtb	r3, r3
 800b518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b51c:	d103      	bne.n	800b526 <xQueueGenericSend+0x18a>
 800b51e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b520:	2200      	movs	r2, #0
 800b522:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b526:	f001 ff21 	bl	800d36c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b52a:	1d3a      	adds	r2, r7, #4
 800b52c:	f107 0314 	add.w	r3, r7, #20
 800b530:	4611      	mov	r1, r2
 800b532:	4618      	mov	r0, r3
 800b534:	f001 f82e 	bl	800c594 <xTaskCheckForTimeOut>
 800b538:	4603      	mov	r3, r0
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d124      	bne.n	800b588 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b53e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b540:	f000 faa6 	bl	800ba90 <prvIsQueueFull>
 800b544:	4603      	mov	r3, r0
 800b546:	2b00      	cmp	r3, #0
 800b548:	d018      	beq.n	800b57c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b54a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b54c:	3310      	adds	r3, #16
 800b54e:	687a      	ldr	r2, [r7, #4]
 800b550:	4611      	mov	r1, r2
 800b552:	4618      	mov	r0, r3
 800b554:	f000 ff52 	bl	800c3fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b558:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b55a:	f000 fa31 	bl	800b9c0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b55e:	f000 fd7f 	bl	800c060 <xTaskResumeAll>
 800b562:	4603      	mov	r3, r0
 800b564:	2b00      	cmp	r3, #0
 800b566:	f47f af7c 	bne.w	800b462 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800b56a:	4b0c      	ldr	r3, [pc, #48]	@ (800b59c <xQueueGenericSend+0x200>)
 800b56c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b570:	601a      	str	r2, [r3, #0]
 800b572:	f3bf 8f4f 	dsb	sy
 800b576:	f3bf 8f6f 	isb	sy
 800b57a:	e772      	b.n	800b462 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b57c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b57e:	f000 fa1f 	bl	800b9c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b582:	f000 fd6d 	bl	800c060 <xTaskResumeAll>
 800b586:	e76c      	b.n	800b462 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b588:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b58a:	f000 fa19 	bl	800b9c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b58e:	f000 fd67 	bl	800c060 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b592:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b594:	4618      	mov	r0, r3
 800b596:	3738      	adds	r7, #56	@ 0x38
 800b598:	46bd      	mov	sp, r7
 800b59a:	bd80      	pop	{r7, pc}
 800b59c:	e000ed04 	.word	0xe000ed04

0800b5a0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b090      	sub	sp, #64	@ 0x40
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	60f8      	str	r0, [r7, #12]
 800b5a8:	60b9      	str	r1, [r7, #8]
 800b5aa:	607a      	str	r2, [r7, #4]
 800b5ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800b5b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d10b      	bne.n	800b5d0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800b5b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5bc:	f383 8811 	msr	BASEPRI, r3
 800b5c0:	f3bf 8f6f 	isb	sy
 800b5c4:	f3bf 8f4f 	dsb	sy
 800b5c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800b5ca:	bf00      	nop
 800b5cc:	bf00      	nop
 800b5ce:	e7fd      	b.n	800b5cc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b5d0:	68bb      	ldr	r3, [r7, #8]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d103      	bne.n	800b5de <xQueueGenericSendFromISR+0x3e>
 800b5d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d101      	bne.n	800b5e2 <xQueueGenericSendFromISR+0x42>
 800b5de:	2301      	movs	r3, #1
 800b5e0:	e000      	b.n	800b5e4 <xQueueGenericSendFromISR+0x44>
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d10b      	bne.n	800b600 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800b5e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ec:	f383 8811 	msr	BASEPRI, r3
 800b5f0:	f3bf 8f6f 	isb	sy
 800b5f4:	f3bf 8f4f 	dsb	sy
 800b5f8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b5fa:	bf00      	nop
 800b5fc:	bf00      	nop
 800b5fe:	e7fd      	b.n	800b5fc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	2b02      	cmp	r3, #2
 800b604:	d103      	bne.n	800b60e <xQueueGenericSendFromISR+0x6e>
 800b606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d101      	bne.n	800b612 <xQueueGenericSendFromISR+0x72>
 800b60e:	2301      	movs	r3, #1
 800b610:	e000      	b.n	800b614 <xQueueGenericSendFromISR+0x74>
 800b612:	2300      	movs	r3, #0
 800b614:	2b00      	cmp	r3, #0
 800b616:	d10b      	bne.n	800b630 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800b618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b61c:	f383 8811 	msr	BASEPRI, r3
 800b620:	f3bf 8f6f 	isb	sy
 800b624:	f3bf 8f4f 	dsb	sy
 800b628:	623b      	str	r3, [r7, #32]
}
 800b62a:	bf00      	nop
 800b62c:	bf00      	nop
 800b62e:	e7fd      	b.n	800b62c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b630:	f001 ff4a 	bl	800d4c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b634:	f3ef 8211 	mrs	r2, BASEPRI
 800b638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b63c:	f383 8811 	msr	BASEPRI, r3
 800b640:	f3bf 8f6f 	isb	sy
 800b644:	f3bf 8f4f 	dsb	sy
 800b648:	61fa      	str	r2, [r7, #28]
 800b64a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b64c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b64e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b652:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b658:	429a      	cmp	r2, r3
 800b65a:	d302      	bcc.n	800b662 <xQueueGenericSendFromISR+0xc2>
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	2b02      	cmp	r3, #2
 800b660:	d12f      	bne.n	800b6c2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b664:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b668:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b66c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b66e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b670:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b672:	683a      	ldr	r2, [r7, #0]
 800b674:	68b9      	ldr	r1, [r7, #8]
 800b676:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b678:	f000 f912 	bl	800b8a0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b67c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800b680:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b684:	d112      	bne.n	800b6ac <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d016      	beq.n	800b6bc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b68e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b690:	3324      	adds	r3, #36	@ 0x24
 800b692:	4618      	mov	r0, r3
 800b694:	f000 ff04 	bl	800c4a0 <xTaskRemoveFromEventList>
 800b698:	4603      	mov	r3, r0
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d00e      	beq.n	800b6bc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d00b      	beq.n	800b6bc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	2201      	movs	r2, #1
 800b6a8:	601a      	str	r2, [r3, #0]
 800b6aa:	e007      	b.n	800b6bc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b6ac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b6b0:	3301      	adds	r3, #1
 800b6b2:	b2db      	uxtb	r3, r3
 800b6b4:	b25a      	sxtb	r2, r3
 800b6b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800b6c0:	e001      	b.n	800b6c6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b6c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6c8:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b6ca:	697b      	ldr	r3, [r7, #20]
 800b6cc:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b6d0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b6d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3740      	adds	r7, #64	@ 0x40
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b08c      	sub	sp, #48	@ 0x30
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b6f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d10b      	bne.n	800b70e <xQueueReceive+0x32>
	__asm volatile
 800b6f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6fa:	f383 8811 	msr	BASEPRI, r3
 800b6fe:	f3bf 8f6f 	isb	sy
 800b702:	f3bf 8f4f 	dsb	sy
 800b706:	623b      	str	r3, [r7, #32]
}
 800b708:	bf00      	nop
 800b70a:	bf00      	nop
 800b70c:	e7fd      	b.n	800b70a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d103      	bne.n	800b71c <xQueueReceive+0x40>
 800b714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d101      	bne.n	800b720 <xQueueReceive+0x44>
 800b71c:	2301      	movs	r3, #1
 800b71e:	e000      	b.n	800b722 <xQueueReceive+0x46>
 800b720:	2300      	movs	r3, #0
 800b722:	2b00      	cmp	r3, #0
 800b724:	d10b      	bne.n	800b73e <xQueueReceive+0x62>
	__asm volatile
 800b726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b72a:	f383 8811 	msr	BASEPRI, r3
 800b72e:	f3bf 8f6f 	isb	sy
 800b732:	f3bf 8f4f 	dsb	sy
 800b736:	61fb      	str	r3, [r7, #28]
}
 800b738:	bf00      	nop
 800b73a:	bf00      	nop
 800b73c:	e7fd      	b.n	800b73a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b73e:	f001 f875 	bl	800c82c <xTaskGetSchedulerState>
 800b742:	4603      	mov	r3, r0
 800b744:	2b00      	cmp	r3, #0
 800b746:	d102      	bne.n	800b74e <xQueueReceive+0x72>
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d101      	bne.n	800b752 <xQueueReceive+0x76>
 800b74e:	2301      	movs	r3, #1
 800b750:	e000      	b.n	800b754 <xQueueReceive+0x78>
 800b752:	2300      	movs	r3, #0
 800b754:	2b00      	cmp	r3, #0
 800b756:	d10b      	bne.n	800b770 <xQueueReceive+0x94>
	__asm volatile
 800b758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b75c:	f383 8811 	msr	BASEPRI, r3
 800b760:	f3bf 8f6f 	isb	sy
 800b764:	f3bf 8f4f 	dsb	sy
 800b768:	61bb      	str	r3, [r7, #24]
}
 800b76a:	bf00      	nop
 800b76c:	bf00      	nop
 800b76e:	e7fd      	b.n	800b76c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b770:	f001 fdca 	bl	800d308 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b778:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b77a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d01f      	beq.n	800b7c0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b780:	68b9      	ldr	r1, [r7, #8]
 800b782:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b784:	f000 f8f6 	bl	800b974 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b78a:	1e5a      	subs	r2, r3, #1
 800b78c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b78e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b792:	691b      	ldr	r3, [r3, #16]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d00f      	beq.n	800b7b8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b79a:	3310      	adds	r3, #16
 800b79c:	4618      	mov	r0, r3
 800b79e:	f000 fe7f 	bl	800c4a0 <xTaskRemoveFromEventList>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d007      	beq.n	800b7b8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b7a8:	4b3c      	ldr	r3, [pc, #240]	@ (800b89c <xQueueReceive+0x1c0>)
 800b7aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b7ae:	601a      	str	r2, [r3, #0]
 800b7b0:	f3bf 8f4f 	dsb	sy
 800b7b4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b7b8:	f001 fdd8 	bl	800d36c <vPortExitCritical>
				return pdPASS;
 800b7bc:	2301      	movs	r3, #1
 800b7be:	e069      	b.n	800b894 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d103      	bne.n	800b7ce <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b7c6:	f001 fdd1 	bl	800d36c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	e062      	b.n	800b894 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b7ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d106      	bne.n	800b7e2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b7d4:	f107 0310 	add.w	r3, r7, #16
 800b7d8:	4618      	mov	r0, r3
 800b7da:	f000 fec5 	bl	800c568 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b7de:	2301      	movs	r3, #1
 800b7e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b7e2:	f001 fdc3 	bl	800d36c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b7e6:	f000 fc2d 	bl	800c044 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b7ea:	f001 fd8d 	bl	800d308 <vPortEnterCritical>
 800b7ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b7f4:	b25b      	sxtb	r3, r3
 800b7f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7fa:	d103      	bne.n	800b804 <xQueueReceive+0x128>
 800b7fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7fe:	2200      	movs	r2, #0
 800b800:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800b804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b806:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b80a:	b25b      	sxtb	r3, r3
 800b80c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b810:	d103      	bne.n	800b81a <xQueueReceive+0x13e>
 800b812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b814:	2200      	movs	r2, #0
 800b816:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800b81a:	f001 fda7 	bl	800d36c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b81e:	1d3a      	adds	r2, r7, #4
 800b820:	f107 0310 	add.w	r3, r7, #16
 800b824:	4611      	mov	r1, r2
 800b826:	4618      	mov	r0, r3
 800b828:	f000 feb4 	bl	800c594 <xTaskCheckForTimeOut>
 800b82c:	4603      	mov	r3, r0
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d123      	bne.n	800b87a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b832:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b834:	f000 f916 	bl	800ba64 <prvIsQueueEmpty>
 800b838:	4603      	mov	r3, r0
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d017      	beq.n	800b86e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b83e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b840:	3324      	adds	r3, #36	@ 0x24
 800b842:	687a      	ldr	r2, [r7, #4]
 800b844:	4611      	mov	r1, r2
 800b846:	4618      	mov	r0, r3
 800b848:	f000 fdd8 	bl	800c3fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b84c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b84e:	f000 f8b7 	bl	800b9c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b852:	f000 fc05 	bl	800c060 <xTaskResumeAll>
 800b856:	4603      	mov	r3, r0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d189      	bne.n	800b770 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800b85c:	4b0f      	ldr	r3, [pc, #60]	@ (800b89c <xQueueReceive+0x1c0>)
 800b85e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b862:	601a      	str	r2, [r3, #0]
 800b864:	f3bf 8f4f 	dsb	sy
 800b868:	f3bf 8f6f 	isb	sy
 800b86c:	e780      	b.n	800b770 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b86e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b870:	f000 f8a6 	bl	800b9c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b874:	f000 fbf4 	bl	800c060 <xTaskResumeAll>
 800b878:	e77a      	b.n	800b770 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b87a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b87c:	f000 f8a0 	bl	800b9c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b880:	f000 fbee 	bl	800c060 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b884:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b886:	f000 f8ed 	bl	800ba64 <prvIsQueueEmpty>
 800b88a:	4603      	mov	r3, r0
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	f43f af6f 	beq.w	800b770 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b892:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b894:	4618      	mov	r0, r3
 800b896:	3730      	adds	r7, #48	@ 0x30
 800b898:	46bd      	mov	sp, r7
 800b89a:	bd80      	pop	{r7, pc}
 800b89c:	e000ed04 	.word	0xe000ed04

0800b8a0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b8a0:	b580      	push	{r7, lr}
 800b8a2:	b086      	sub	sp, #24
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	60f8      	str	r0, [r7, #12]
 800b8a8:	60b9      	str	r1, [r7, #8]
 800b8aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b8b4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d10d      	bne.n	800b8da <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	2b00      	cmp	r3, #0
 800b8c4:	d14d      	bne.n	800b962 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	689b      	ldr	r3, [r3, #8]
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	f000 ffcc 	bl	800c868 <xTaskPriorityDisinherit>
 800b8d0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	609a      	str	r2, [r3, #8]
 800b8d8:	e043      	b.n	800b962 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d119      	bne.n	800b914 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	6858      	ldr	r0, [r3, #4]
 800b8e4:	68fb      	ldr	r3, [r7, #12]
 800b8e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8e8:	461a      	mov	r2, r3
 800b8ea:	68b9      	ldr	r1, [r7, #8]
 800b8ec:	f002 f8a0 	bl	800da30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	685a      	ldr	r2, [r3, #4]
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b8f8:	441a      	add	r2, r3
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	685a      	ldr	r2, [r3, #4]
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	689b      	ldr	r3, [r3, #8]
 800b906:	429a      	cmp	r2, r3
 800b908:	d32b      	bcc.n	800b962 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	681a      	ldr	r2, [r3, #0]
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	605a      	str	r2, [r3, #4]
 800b912:	e026      	b.n	800b962 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	68d8      	ldr	r0, [r3, #12]
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b91c:	461a      	mov	r2, r3
 800b91e:	68b9      	ldr	r1, [r7, #8]
 800b920:	f002 f886 	bl	800da30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	68da      	ldr	r2, [r3, #12]
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b92c:	425b      	negs	r3, r3
 800b92e:	441a      	add	r2, r3
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	68da      	ldr	r2, [r3, #12]
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	429a      	cmp	r2, r3
 800b93e:	d207      	bcs.n	800b950 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	689a      	ldr	r2, [r3, #8]
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b948:	425b      	negs	r3, r3
 800b94a:	441a      	add	r2, r3
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2b02      	cmp	r3, #2
 800b954:	d105      	bne.n	800b962 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b956:	693b      	ldr	r3, [r7, #16]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d002      	beq.n	800b962 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b95c:	693b      	ldr	r3, [r7, #16]
 800b95e:	3b01      	subs	r3, #1
 800b960:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b962:	693b      	ldr	r3, [r7, #16]
 800b964:	1c5a      	adds	r2, r3, #1
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b96a:	697b      	ldr	r3, [r7, #20]
}
 800b96c:	4618      	mov	r0, r3
 800b96e:	3718      	adds	r7, #24
 800b970:	46bd      	mov	sp, r7
 800b972:	bd80      	pop	{r7, pc}

0800b974 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b974:	b580      	push	{r7, lr}
 800b976:	b082      	sub	sp, #8
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b982:	2b00      	cmp	r3, #0
 800b984:	d018      	beq.n	800b9b8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	68da      	ldr	r2, [r3, #12]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b98e:	441a      	add	r2, r3
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	68da      	ldr	r2, [r3, #12]
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	689b      	ldr	r3, [r3, #8]
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d303      	bcc.n	800b9a8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681a      	ldr	r2, [r3, #0]
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	68d9      	ldr	r1, [r3, #12]
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b9b0:	461a      	mov	r2, r3
 800b9b2:	6838      	ldr	r0, [r7, #0]
 800b9b4:	f002 f83c 	bl	800da30 <memcpy>
	}
}
 800b9b8:	bf00      	nop
 800b9ba:	3708      	adds	r7, #8
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}

0800b9c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b084      	sub	sp, #16
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b9c8:	f001 fc9e 	bl	800d308 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b9d2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b9d4:	e011      	b.n	800b9fa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d012      	beq.n	800ba04 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	3324      	adds	r3, #36	@ 0x24
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f000 fd5c 	bl	800c4a0 <xTaskRemoveFromEventList>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d001      	beq.n	800b9f2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b9ee:	f000 fe35 	bl	800c65c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b9f2:	7bfb      	ldrb	r3, [r7, #15]
 800b9f4:	3b01      	subs	r3, #1
 800b9f6:	b2db      	uxtb	r3, r3
 800b9f8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b9fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	dce9      	bgt.n	800b9d6 <prvUnlockQueue+0x16>
 800ba02:	e000      	b.n	800ba06 <prvUnlockQueue+0x46>
					break;
 800ba04:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	22ff      	movs	r2, #255	@ 0xff
 800ba0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800ba0e:	f001 fcad 	bl	800d36c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ba12:	f001 fc79 	bl	800d308 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ba1c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ba1e:	e011      	b.n	800ba44 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	691b      	ldr	r3, [r3, #16]
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d012      	beq.n	800ba4e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	3310      	adds	r3, #16
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	f000 fd37 	bl	800c4a0 <xTaskRemoveFromEventList>
 800ba32:	4603      	mov	r3, r0
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d001      	beq.n	800ba3c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ba38:	f000 fe10 	bl	800c65c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ba3c:	7bbb      	ldrb	r3, [r7, #14]
 800ba3e:	3b01      	subs	r3, #1
 800ba40:	b2db      	uxtb	r3, r3
 800ba42:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ba44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	dce9      	bgt.n	800ba20 <prvUnlockQueue+0x60>
 800ba4c:	e000      	b.n	800ba50 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ba4e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	22ff      	movs	r2, #255	@ 0xff
 800ba54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ba58:	f001 fc88 	bl	800d36c <vPortExitCritical>
}
 800ba5c:	bf00      	nop
 800ba5e:	3710      	adds	r7, #16
 800ba60:	46bd      	mov	sp, r7
 800ba62:	bd80      	pop	{r7, pc}

0800ba64 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b084      	sub	sp, #16
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ba6c:	f001 fc4c 	bl	800d308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d102      	bne.n	800ba7e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ba78:	2301      	movs	r3, #1
 800ba7a:	60fb      	str	r3, [r7, #12]
 800ba7c:	e001      	b.n	800ba82 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ba82:	f001 fc73 	bl	800d36c <vPortExitCritical>

	return xReturn;
 800ba86:	68fb      	ldr	r3, [r7, #12]
}
 800ba88:	4618      	mov	r0, r3
 800ba8a:	3710      	adds	r7, #16
 800ba8c:	46bd      	mov	sp, r7
 800ba8e:	bd80      	pop	{r7, pc}

0800ba90 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ba90:	b580      	push	{r7, lr}
 800ba92:	b084      	sub	sp, #16
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ba98:	f001 fc36 	bl	800d308 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800baa4:	429a      	cmp	r2, r3
 800baa6:	d102      	bne.n	800baae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800baa8:	2301      	movs	r3, #1
 800baaa:	60fb      	str	r3, [r7, #12]
 800baac:	e001      	b.n	800bab2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800baae:	2300      	movs	r3, #0
 800bab0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bab2:	f001 fc5b 	bl	800d36c <vPortExitCritical>

	return xReturn;
 800bab6:	68fb      	ldr	r3, [r7, #12]
}
 800bab8:	4618      	mov	r0, r3
 800baba:	3710      	adds	r7, #16
 800babc:	46bd      	mov	sp, r7
 800babe:	bd80      	pop	{r7, pc}

0800bac0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bac0:	b480      	push	{r7}
 800bac2:	b085      	sub	sp, #20
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
 800bac8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800baca:	2300      	movs	r3, #0
 800bacc:	60fb      	str	r3, [r7, #12]
 800bace:	e014      	b.n	800bafa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bad0:	4a0f      	ldr	r2, [pc, #60]	@ (800bb10 <vQueueAddToRegistry+0x50>)
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d10b      	bne.n	800baf4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800badc:	490c      	ldr	r1, [pc, #48]	@ (800bb10 <vQueueAddToRegistry+0x50>)
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	683a      	ldr	r2, [r7, #0]
 800bae2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bae6:	4a0a      	ldr	r2, [pc, #40]	@ (800bb10 <vQueueAddToRegistry+0x50>)
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	00db      	lsls	r3, r3, #3
 800baec:	4413      	add	r3, r2
 800baee:	687a      	ldr	r2, [r7, #4]
 800baf0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800baf2:	e006      	b.n	800bb02 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	3301      	adds	r3, #1
 800baf8:	60fb      	str	r3, [r7, #12]
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	2b07      	cmp	r3, #7
 800bafe:	d9e7      	bls.n	800bad0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bb00:	bf00      	nop
 800bb02:	bf00      	nop
 800bb04:	3714      	adds	r7, #20
 800bb06:	46bd      	mov	sp, r7
 800bb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0c:	4770      	bx	lr
 800bb0e:	bf00      	nop
 800bb10:	20000db8 	.word	0x20000db8

0800bb14 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b086      	sub	sp, #24
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	60f8      	str	r0, [r7, #12]
 800bb1c:	60b9      	str	r1, [r7, #8]
 800bb1e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bb24:	f001 fbf0 	bl	800d308 <vPortEnterCritical>
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800bb2e:	b25b      	sxtb	r3, r3
 800bb30:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb34:	d103      	bne.n	800bb3e <vQueueWaitForMessageRestricted+0x2a>
 800bb36:	697b      	ldr	r3, [r7, #20]
 800bb38:	2200      	movs	r2, #0
 800bb3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bb3e:	697b      	ldr	r3, [r7, #20]
 800bb40:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800bb44:	b25b      	sxtb	r3, r3
 800bb46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb4a:	d103      	bne.n	800bb54 <vQueueWaitForMessageRestricted+0x40>
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	2200      	movs	r2, #0
 800bb50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bb54:	f001 fc0a 	bl	800d36c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bb58:	697b      	ldr	r3, [r7, #20]
 800bb5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d106      	bne.n	800bb6e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bb60:	697b      	ldr	r3, [r7, #20]
 800bb62:	3324      	adds	r3, #36	@ 0x24
 800bb64:	687a      	ldr	r2, [r7, #4]
 800bb66:	68b9      	ldr	r1, [r7, #8]
 800bb68:	4618      	mov	r0, r3
 800bb6a:	f000 fc6d 	bl	800c448 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bb6e:	6978      	ldr	r0, [r7, #20]
 800bb70:	f7ff ff26 	bl	800b9c0 <prvUnlockQueue>
	}
 800bb74:	bf00      	nop
 800bb76:	3718      	adds	r7, #24
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}

0800bb7c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	b08e      	sub	sp, #56	@ 0x38
 800bb80:	af04      	add	r7, sp, #16
 800bb82:	60f8      	str	r0, [r7, #12]
 800bb84:	60b9      	str	r1, [r7, #8]
 800bb86:	607a      	str	r2, [r7, #4]
 800bb88:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bb8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d10b      	bne.n	800bba8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800bb90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb94:	f383 8811 	msr	BASEPRI, r3
 800bb98:	f3bf 8f6f 	isb	sy
 800bb9c:	f3bf 8f4f 	dsb	sy
 800bba0:	623b      	str	r3, [r7, #32]
}
 800bba2:	bf00      	nop
 800bba4:	bf00      	nop
 800bba6:	e7fd      	b.n	800bba4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800bba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbaa:	2b00      	cmp	r3, #0
 800bbac:	d10b      	bne.n	800bbc6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800bbae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbb2:	f383 8811 	msr	BASEPRI, r3
 800bbb6:	f3bf 8f6f 	isb	sy
 800bbba:	f3bf 8f4f 	dsb	sy
 800bbbe:	61fb      	str	r3, [r7, #28]
}
 800bbc0:	bf00      	nop
 800bbc2:	bf00      	nop
 800bbc4:	e7fd      	b.n	800bbc2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bbc6:	23a8      	movs	r3, #168	@ 0xa8
 800bbc8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bbca:	693b      	ldr	r3, [r7, #16]
 800bbcc:	2ba8      	cmp	r3, #168	@ 0xa8
 800bbce:	d00b      	beq.n	800bbe8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800bbd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbd4:	f383 8811 	msr	BASEPRI, r3
 800bbd8:	f3bf 8f6f 	isb	sy
 800bbdc:	f3bf 8f4f 	dsb	sy
 800bbe0:	61bb      	str	r3, [r7, #24]
}
 800bbe2:	bf00      	nop
 800bbe4:	bf00      	nop
 800bbe6:	e7fd      	b.n	800bbe4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bbe8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bbea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d01e      	beq.n	800bc2e <xTaskCreateStatic+0xb2>
 800bbf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d01b      	beq.n	800bc2e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bbf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbf8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bbfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbfc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bbfe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bc00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc02:	2202      	movs	r2, #2
 800bc04:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bc08:	2300      	movs	r3, #0
 800bc0a:	9303      	str	r3, [sp, #12]
 800bc0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc0e:	9302      	str	r3, [sp, #8]
 800bc10:	f107 0314 	add.w	r3, r7, #20
 800bc14:	9301      	str	r3, [sp, #4]
 800bc16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc18:	9300      	str	r3, [sp, #0]
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	687a      	ldr	r2, [r7, #4]
 800bc1e:	68b9      	ldr	r1, [r7, #8]
 800bc20:	68f8      	ldr	r0, [r7, #12]
 800bc22:	f000 f851 	bl	800bcc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bc26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bc28:	f000 f8f6 	bl	800be18 <prvAddNewTaskToReadyList>
 800bc2c:	e001      	b.n	800bc32 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800bc2e:	2300      	movs	r3, #0
 800bc30:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bc32:	697b      	ldr	r3, [r7, #20]
	}
 800bc34:	4618      	mov	r0, r3
 800bc36:	3728      	adds	r7, #40	@ 0x28
 800bc38:	46bd      	mov	sp, r7
 800bc3a:	bd80      	pop	{r7, pc}

0800bc3c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b08c      	sub	sp, #48	@ 0x30
 800bc40:	af04      	add	r7, sp, #16
 800bc42:	60f8      	str	r0, [r7, #12]
 800bc44:	60b9      	str	r1, [r7, #8]
 800bc46:	603b      	str	r3, [r7, #0]
 800bc48:	4613      	mov	r3, r2
 800bc4a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bc4c:	88fb      	ldrh	r3, [r7, #6]
 800bc4e:	009b      	lsls	r3, r3, #2
 800bc50:	4618      	mov	r0, r3
 800bc52:	f001 fc7b 	bl	800d54c <pvPortMalloc>
 800bc56:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bc58:	697b      	ldr	r3, [r7, #20]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d00e      	beq.n	800bc7c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bc5e:	20a8      	movs	r0, #168	@ 0xa8
 800bc60:	f001 fc74 	bl	800d54c <pvPortMalloc>
 800bc64:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bc66:	69fb      	ldr	r3, [r7, #28]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d003      	beq.n	800bc74 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bc6c:	69fb      	ldr	r3, [r7, #28]
 800bc6e:	697a      	ldr	r2, [r7, #20]
 800bc70:	631a      	str	r2, [r3, #48]	@ 0x30
 800bc72:	e005      	b.n	800bc80 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bc74:	6978      	ldr	r0, [r7, #20]
 800bc76:	f001 fd37 	bl	800d6e8 <vPortFree>
 800bc7a:	e001      	b.n	800bc80 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bc80:	69fb      	ldr	r3, [r7, #28]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d017      	beq.n	800bcb6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bc86:	69fb      	ldr	r3, [r7, #28]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bc8e:	88fa      	ldrh	r2, [r7, #6]
 800bc90:	2300      	movs	r3, #0
 800bc92:	9303      	str	r3, [sp, #12]
 800bc94:	69fb      	ldr	r3, [r7, #28]
 800bc96:	9302      	str	r3, [sp, #8]
 800bc98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc9a:	9301      	str	r3, [sp, #4]
 800bc9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc9e:	9300      	str	r3, [sp, #0]
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	68b9      	ldr	r1, [r7, #8]
 800bca4:	68f8      	ldr	r0, [r7, #12]
 800bca6:	f000 f80f 	bl	800bcc8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bcaa:	69f8      	ldr	r0, [r7, #28]
 800bcac:	f000 f8b4 	bl	800be18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	61bb      	str	r3, [r7, #24]
 800bcb4:	e002      	b.n	800bcbc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bcb6:	f04f 33ff 	mov.w	r3, #4294967295
 800bcba:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bcbc:	69bb      	ldr	r3, [r7, #24]
	}
 800bcbe:	4618      	mov	r0, r3
 800bcc0:	3720      	adds	r7, #32
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}
	...

0800bcc8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b088      	sub	sp, #32
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	60f8      	str	r0, [r7, #12]
 800bcd0:	60b9      	str	r1, [r7, #8]
 800bcd2:	607a      	str	r2, [r7, #4]
 800bcd4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bcd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	009b      	lsls	r3, r3, #2
 800bcde:	461a      	mov	r2, r3
 800bce0:	21a5      	movs	r1, #165	@ 0xa5
 800bce2:	f001 fe21 	bl	800d928 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bce8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800bcf0:	3b01      	subs	r3, #1
 800bcf2:	009b      	lsls	r3, r3, #2
 800bcf4:	4413      	add	r3, r2
 800bcf6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bcf8:	69bb      	ldr	r3, [r7, #24]
 800bcfa:	f023 0307 	bic.w	r3, r3, #7
 800bcfe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bd00:	69bb      	ldr	r3, [r7, #24]
 800bd02:	f003 0307 	and.w	r3, r3, #7
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d00b      	beq.n	800bd22 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800bd0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd0e:	f383 8811 	msr	BASEPRI, r3
 800bd12:	f3bf 8f6f 	isb	sy
 800bd16:	f3bf 8f4f 	dsb	sy
 800bd1a:	617b      	str	r3, [r7, #20]
}
 800bd1c:	bf00      	nop
 800bd1e:	bf00      	nop
 800bd20:	e7fd      	b.n	800bd1e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bd22:	68bb      	ldr	r3, [r7, #8]
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d01f      	beq.n	800bd68 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd28:	2300      	movs	r3, #0
 800bd2a:	61fb      	str	r3, [r7, #28]
 800bd2c:	e012      	b.n	800bd54 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bd2e:	68ba      	ldr	r2, [r7, #8]
 800bd30:	69fb      	ldr	r3, [r7, #28]
 800bd32:	4413      	add	r3, r2
 800bd34:	7819      	ldrb	r1, [r3, #0]
 800bd36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd38:	69fb      	ldr	r3, [r7, #28]
 800bd3a:	4413      	add	r3, r2
 800bd3c:	3334      	adds	r3, #52	@ 0x34
 800bd3e:	460a      	mov	r2, r1
 800bd40:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bd42:	68ba      	ldr	r2, [r7, #8]
 800bd44:	69fb      	ldr	r3, [r7, #28]
 800bd46:	4413      	add	r3, r2
 800bd48:	781b      	ldrb	r3, [r3, #0]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d006      	beq.n	800bd5c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd4e:	69fb      	ldr	r3, [r7, #28]
 800bd50:	3301      	adds	r3, #1
 800bd52:	61fb      	str	r3, [r7, #28]
 800bd54:	69fb      	ldr	r3, [r7, #28]
 800bd56:	2b0f      	cmp	r3, #15
 800bd58:	d9e9      	bls.n	800bd2e <prvInitialiseNewTask+0x66>
 800bd5a:	e000      	b.n	800bd5e <prvInitialiseNewTask+0x96>
			{
				break;
 800bd5c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bd5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd60:	2200      	movs	r2, #0
 800bd62:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800bd66:	e003      	b.n	800bd70 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bd68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bd70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd72:	2b37      	cmp	r3, #55	@ 0x37
 800bd74:	d901      	bls.n	800bd7a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bd76:	2337      	movs	r3, #55	@ 0x37
 800bd78:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bd7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd7e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bd80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd84:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bd86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd88:	2200      	movs	r2, #0
 800bd8a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd8e:	3304      	adds	r3, #4
 800bd90:	4618      	mov	r0, r3
 800bd92:	f7ff f965 	bl	800b060 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd98:	3318      	adds	r3, #24
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	f7ff f960 	bl	800b060 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bda0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bda2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bda4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bda6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bda8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800bdac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bdb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdb2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdb4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bdb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdb8:	2200      	movs	r2, #0
 800bdba:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bdbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bdc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdc8:	3354      	adds	r3, #84	@ 0x54
 800bdca:	224c      	movs	r2, #76	@ 0x4c
 800bdcc:	2100      	movs	r1, #0
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f001 fdaa 	bl	800d928 <memset>
 800bdd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdd6:	4a0d      	ldr	r2, [pc, #52]	@ (800be0c <prvInitialiseNewTask+0x144>)
 800bdd8:	659a      	str	r2, [r3, #88]	@ 0x58
 800bdda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bddc:	4a0c      	ldr	r2, [pc, #48]	@ (800be10 <prvInitialiseNewTask+0x148>)
 800bdde:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bde0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bde2:	4a0c      	ldr	r2, [pc, #48]	@ (800be14 <prvInitialiseNewTask+0x14c>)
 800bde4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bde6:	683a      	ldr	r2, [r7, #0]
 800bde8:	68f9      	ldr	r1, [r7, #12]
 800bdea:	69b8      	ldr	r0, [r7, #24]
 800bdec:	f001 f95a 	bl	800d0a4 <pxPortInitialiseStack>
 800bdf0:	4602      	mov	r2, r0
 800bdf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdf4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bdf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d002      	beq.n	800be02 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bdfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be00:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be02:	bf00      	nop
 800be04:	3720      	adds	r7, #32
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}
 800be0a:	bf00      	nop
 800be0c:	20003b5c 	.word	0x20003b5c
 800be10:	20003bc4 	.word	0x20003bc4
 800be14:	20003c2c 	.word	0x20003c2c

0800be18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b082      	sub	sp, #8
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800be20:	f001 fa72 	bl	800d308 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800be24:	4b2d      	ldr	r3, [pc, #180]	@ (800bedc <prvAddNewTaskToReadyList+0xc4>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	3301      	adds	r3, #1
 800be2a:	4a2c      	ldr	r2, [pc, #176]	@ (800bedc <prvAddNewTaskToReadyList+0xc4>)
 800be2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800be2e:	4b2c      	ldr	r3, [pc, #176]	@ (800bee0 <prvAddNewTaskToReadyList+0xc8>)
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d109      	bne.n	800be4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800be36:	4a2a      	ldr	r2, [pc, #168]	@ (800bee0 <prvAddNewTaskToReadyList+0xc8>)
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800be3c:	4b27      	ldr	r3, [pc, #156]	@ (800bedc <prvAddNewTaskToReadyList+0xc4>)
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	2b01      	cmp	r3, #1
 800be42:	d110      	bne.n	800be66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800be44:	f000 fc2e 	bl	800c6a4 <prvInitialiseTaskLists>
 800be48:	e00d      	b.n	800be66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800be4a:	4b26      	ldr	r3, [pc, #152]	@ (800bee4 <prvAddNewTaskToReadyList+0xcc>)
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d109      	bne.n	800be66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800be52:	4b23      	ldr	r3, [pc, #140]	@ (800bee0 <prvAddNewTaskToReadyList+0xc8>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d802      	bhi.n	800be66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800be60:	4a1f      	ldr	r2, [pc, #124]	@ (800bee0 <prvAddNewTaskToReadyList+0xc8>)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800be66:	4b20      	ldr	r3, [pc, #128]	@ (800bee8 <prvAddNewTaskToReadyList+0xd0>)
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	3301      	adds	r3, #1
 800be6c:	4a1e      	ldr	r2, [pc, #120]	@ (800bee8 <prvAddNewTaskToReadyList+0xd0>)
 800be6e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800be70:	4b1d      	ldr	r3, [pc, #116]	@ (800bee8 <prvAddNewTaskToReadyList+0xd0>)
 800be72:	681a      	ldr	r2, [r3, #0]
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be7c:	4b1b      	ldr	r3, [pc, #108]	@ (800beec <prvAddNewTaskToReadyList+0xd4>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	429a      	cmp	r2, r3
 800be82:	d903      	bls.n	800be8c <prvAddNewTaskToReadyList+0x74>
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be88:	4a18      	ldr	r2, [pc, #96]	@ (800beec <prvAddNewTaskToReadyList+0xd4>)
 800be8a:	6013      	str	r3, [r2, #0]
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be90:	4613      	mov	r3, r2
 800be92:	009b      	lsls	r3, r3, #2
 800be94:	4413      	add	r3, r2
 800be96:	009b      	lsls	r3, r3, #2
 800be98:	4a15      	ldr	r2, [pc, #84]	@ (800bef0 <prvAddNewTaskToReadyList+0xd8>)
 800be9a:	441a      	add	r2, r3
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	3304      	adds	r3, #4
 800bea0:	4619      	mov	r1, r3
 800bea2:	4610      	mov	r0, r2
 800bea4:	f7ff f8e9 	bl	800b07a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bea8:	f001 fa60 	bl	800d36c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800beac:	4b0d      	ldr	r3, [pc, #52]	@ (800bee4 <prvAddNewTaskToReadyList+0xcc>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d00e      	beq.n	800bed2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800beb4:	4b0a      	ldr	r3, [pc, #40]	@ (800bee0 <prvAddNewTaskToReadyList+0xc8>)
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bebe:	429a      	cmp	r2, r3
 800bec0:	d207      	bcs.n	800bed2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bec2:	4b0c      	ldr	r3, [pc, #48]	@ (800bef4 <prvAddNewTaskToReadyList+0xdc>)
 800bec4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bec8:	601a      	str	r2, [r3, #0]
 800beca:	f3bf 8f4f 	dsb	sy
 800bece:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bed2:	bf00      	nop
 800bed4:	3708      	adds	r7, #8
 800bed6:	46bd      	mov	sp, r7
 800bed8:	bd80      	pop	{r7, pc}
 800beda:	bf00      	nop
 800bedc:	200012cc 	.word	0x200012cc
 800bee0:	20000df8 	.word	0x20000df8
 800bee4:	200012d8 	.word	0x200012d8
 800bee8:	200012e8 	.word	0x200012e8
 800beec:	200012d4 	.word	0x200012d4
 800bef0:	20000dfc 	.word	0x20000dfc
 800bef4:	e000ed04 	.word	0xe000ed04

0800bef8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bef8:	b580      	push	{r7, lr}
 800befa:	b084      	sub	sp, #16
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bf00:	2300      	movs	r3, #0
 800bf02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d018      	beq.n	800bf3c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bf0a:	4b14      	ldr	r3, [pc, #80]	@ (800bf5c <vTaskDelay+0x64>)
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d00b      	beq.n	800bf2a <vTaskDelay+0x32>
	__asm volatile
 800bf12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf16:	f383 8811 	msr	BASEPRI, r3
 800bf1a:	f3bf 8f6f 	isb	sy
 800bf1e:	f3bf 8f4f 	dsb	sy
 800bf22:	60bb      	str	r3, [r7, #8]
}
 800bf24:	bf00      	nop
 800bf26:	bf00      	nop
 800bf28:	e7fd      	b.n	800bf26 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bf2a:	f000 f88b 	bl	800c044 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bf2e:	2100      	movs	r1, #0
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	f000 fd09 	bl	800c948 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bf36:	f000 f893 	bl	800c060 <xTaskResumeAll>
 800bf3a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bf3c:	68fb      	ldr	r3, [r7, #12]
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d107      	bne.n	800bf52 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800bf42:	4b07      	ldr	r3, [pc, #28]	@ (800bf60 <vTaskDelay+0x68>)
 800bf44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf48:	601a      	str	r2, [r3, #0]
 800bf4a:	f3bf 8f4f 	dsb	sy
 800bf4e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bf52:	bf00      	nop
 800bf54:	3710      	adds	r7, #16
 800bf56:	46bd      	mov	sp, r7
 800bf58:	bd80      	pop	{r7, pc}
 800bf5a:	bf00      	nop
 800bf5c:	200012f4 	.word	0x200012f4
 800bf60:	e000ed04 	.word	0xe000ed04

0800bf64 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bf64:	b580      	push	{r7, lr}
 800bf66:	b08a      	sub	sp, #40	@ 0x28
 800bf68:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bf6e:	2300      	movs	r3, #0
 800bf70:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bf72:	463a      	mov	r2, r7
 800bf74:	1d39      	adds	r1, r7, #4
 800bf76:	f107 0308 	add.w	r3, r7, #8
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	f7ff f81c 	bl	800afb8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bf80:	6839      	ldr	r1, [r7, #0]
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	68ba      	ldr	r2, [r7, #8]
 800bf86:	9202      	str	r2, [sp, #8]
 800bf88:	9301      	str	r3, [sp, #4]
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	9300      	str	r3, [sp, #0]
 800bf8e:	2300      	movs	r3, #0
 800bf90:	460a      	mov	r2, r1
 800bf92:	4924      	ldr	r1, [pc, #144]	@ (800c024 <vTaskStartScheduler+0xc0>)
 800bf94:	4824      	ldr	r0, [pc, #144]	@ (800c028 <vTaskStartScheduler+0xc4>)
 800bf96:	f7ff fdf1 	bl	800bb7c <xTaskCreateStatic>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	4a23      	ldr	r2, [pc, #140]	@ (800c02c <vTaskStartScheduler+0xc8>)
 800bf9e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bfa0:	4b22      	ldr	r3, [pc, #136]	@ (800c02c <vTaskStartScheduler+0xc8>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d002      	beq.n	800bfae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	617b      	str	r3, [r7, #20]
 800bfac:	e001      	b.n	800bfb2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bfae:	2300      	movs	r3, #0
 800bfb0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bfb2:	697b      	ldr	r3, [r7, #20]
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d102      	bne.n	800bfbe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bfb8:	f000 fd1a 	bl	800c9f0 <xTimerCreateTimerTask>
 800bfbc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bfbe:	697b      	ldr	r3, [r7, #20]
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d11b      	bne.n	800bffc <vTaskStartScheduler+0x98>
	__asm volatile
 800bfc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfc8:	f383 8811 	msr	BASEPRI, r3
 800bfcc:	f3bf 8f6f 	isb	sy
 800bfd0:	f3bf 8f4f 	dsb	sy
 800bfd4:	613b      	str	r3, [r7, #16]
}
 800bfd6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bfd8:	4b15      	ldr	r3, [pc, #84]	@ (800c030 <vTaskStartScheduler+0xcc>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	3354      	adds	r3, #84	@ 0x54
 800bfde:	4a15      	ldr	r2, [pc, #84]	@ (800c034 <vTaskStartScheduler+0xd0>)
 800bfe0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bfe2:	4b15      	ldr	r3, [pc, #84]	@ (800c038 <vTaskStartScheduler+0xd4>)
 800bfe4:	f04f 32ff 	mov.w	r2, #4294967295
 800bfe8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bfea:	4b14      	ldr	r3, [pc, #80]	@ (800c03c <vTaskStartScheduler+0xd8>)
 800bfec:	2201      	movs	r2, #1
 800bfee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bff0:	4b13      	ldr	r3, [pc, #76]	@ (800c040 <vTaskStartScheduler+0xdc>)
 800bff2:	2200      	movs	r2, #0
 800bff4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bff6:	f001 f8e3 	bl	800d1c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bffa:	e00f      	b.n	800c01c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bffc:	697b      	ldr	r3, [r7, #20]
 800bffe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c002:	d10b      	bne.n	800c01c <vTaskStartScheduler+0xb8>
	__asm volatile
 800c004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c008:	f383 8811 	msr	BASEPRI, r3
 800c00c:	f3bf 8f6f 	isb	sy
 800c010:	f3bf 8f4f 	dsb	sy
 800c014:	60fb      	str	r3, [r7, #12]
}
 800c016:	bf00      	nop
 800c018:	bf00      	nop
 800c01a:	e7fd      	b.n	800c018 <vTaskStartScheduler+0xb4>
}
 800c01c:	bf00      	nop
 800c01e:	3718      	adds	r7, #24
 800c020:	46bd      	mov	sp, r7
 800c022:	bd80      	pop	{r7, pc}
 800c024:	0800db34 	.word	0x0800db34
 800c028:	0800c675 	.word	0x0800c675
 800c02c:	200012f0 	.word	0x200012f0
 800c030:	20000df8 	.word	0x20000df8
 800c034:	20000018 	.word	0x20000018
 800c038:	200012ec 	.word	0x200012ec
 800c03c:	200012d8 	.word	0x200012d8
 800c040:	200012d0 	.word	0x200012d0

0800c044 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c044:	b480      	push	{r7}
 800c046:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c048:	4b04      	ldr	r3, [pc, #16]	@ (800c05c <vTaskSuspendAll+0x18>)
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	3301      	adds	r3, #1
 800c04e:	4a03      	ldr	r2, [pc, #12]	@ (800c05c <vTaskSuspendAll+0x18>)
 800c050:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c052:	bf00      	nop
 800c054:	46bd      	mov	sp, r7
 800c056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05a:	4770      	bx	lr
 800c05c:	200012f4 	.word	0x200012f4

0800c060 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c060:	b580      	push	{r7, lr}
 800c062:	b084      	sub	sp, #16
 800c064:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c066:	2300      	movs	r3, #0
 800c068:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c06a:	2300      	movs	r3, #0
 800c06c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c06e:	4b42      	ldr	r3, [pc, #264]	@ (800c178 <xTaskResumeAll+0x118>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d10b      	bne.n	800c08e <xTaskResumeAll+0x2e>
	__asm volatile
 800c076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c07a:	f383 8811 	msr	BASEPRI, r3
 800c07e:	f3bf 8f6f 	isb	sy
 800c082:	f3bf 8f4f 	dsb	sy
 800c086:	603b      	str	r3, [r7, #0]
}
 800c088:	bf00      	nop
 800c08a:	bf00      	nop
 800c08c:	e7fd      	b.n	800c08a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c08e:	f001 f93b 	bl	800d308 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c092:	4b39      	ldr	r3, [pc, #228]	@ (800c178 <xTaskResumeAll+0x118>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	3b01      	subs	r3, #1
 800c098:	4a37      	ldr	r2, [pc, #220]	@ (800c178 <xTaskResumeAll+0x118>)
 800c09a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c09c:	4b36      	ldr	r3, [pc, #216]	@ (800c178 <xTaskResumeAll+0x118>)
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d162      	bne.n	800c16a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c0a4:	4b35      	ldr	r3, [pc, #212]	@ (800c17c <xTaskResumeAll+0x11c>)
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d05e      	beq.n	800c16a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c0ac:	e02f      	b.n	800c10e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c0ae:	4b34      	ldr	r3, [pc, #208]	@ (800c180 <xTaskResumeAll+0x120>)
 800c0b0:	68db      	ldr	r3, [r3, #12]
 800c0b2:	68db      	ldr	r3, [r3, #12]
 800c0b4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	3318      	adds	r3, #24
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	f7ff f83a 	bl	800b134 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	3304      	adds	r3, #4
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	f7ff f835 	bl	800b134 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0ce:	4b2d      	ldr	r3, [pc, #180]	@ (800c184 <xTaskResumeAll+0x124>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	d903      	bls.n	800c0de <xTaskResumeAll+0x7e>
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0da:	4a2a      	ldr	r2, [pc, #168]	@ (800c184 <xTaskResumeAll+0x124>)
 800c0dc:	6013      	str	r3, [r2, #0]
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0e2:	4613      	mov	r3, r2
 800c0e4:	009b      	lsls	r3, r3, #2
 800c0e6:	4413      	add	r3, r2
 800c0e8:	009b      	lsls	r3, r3, #2
 800c0ea:	4a27      	ldr	r2, [pc, #156]	@ (800c188 <xTaskResumeAll+0x128>)
 800c0ec:	441a      	add	r2, r3
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	3304      	adds	r3, #4
 800c0f2:	4619      	mov	r1, r3
 800c0f4:	4610      	mov	r0, r2
 800c0f6:	f7fe ffc0 	bl	800b07a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0fe:	4b23      	ldr	r3, [pc, #140]	@ (800c18c <xTaskResumeAll+0x12c>)
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c104:	429a      	cmp	r2, r3
 800c106:	d302      	bcc.n	800c10e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c108:	4b21      	ldr	r3, [pc, #132]	@ (800c190 <xTaskResumeAll+0x130>)
 800c10a:	2201      	movs	r2, #1
 800c10c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c10e:	4b1c      	ldr	r3, [pc, #112]	@ (800c180 <xTaskResumeAll+0x120>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	2b00      	cmp	r3, #0
 800c114:	d1cb      	bne.n	800c0ae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d001      	beq.n	800c120 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c11c:	f000 fb66 	bl	800c7ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c120:	4b1c      	ldr	r3, [pc, #112]	@ (800c194 <xTaskResumeAll+0x134>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d010      	beq.n	800c14e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c12c:	f000 f846 	bl	800c1bc <xTaskIncrementTick>
 800c130:	4603      	mov	r3, r0
 800c132:	2b00      	cmp	r3, #0
 800c134:	d002      	beq.n	800c13c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c136:	4b16      	ldr	r3, [pc, #88]	@ (800c190 <xTaskResumeAll+0x130>)
 800c138:	2201      	movs	r2, #1
 800c13a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	3b01      	subs	r3, #1
 800c140:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d1f1      	bne.n	800c12c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800c148:	4b12      	ldr	r3, [pc, #72]	@ (800c194 <xTaskResumeAll+0x134>)
 800c14a:	2200      	movs	r2, #0
 800c14c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c14e:	4b10      	ldr	r3, [pc, #64]	@ (800c190 <xTaskResumeAll+0x130>)
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	2b00      	cmp	r3, #0
 800c154:	d009      	beq.n	800c16a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c156:	2301      	movs	r3, #1
 800c158:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c15a:	4b0f      	ldr	r3, [pc, #60]	@ (800c198 <xTaskResumeAll+0x138>)
 800c15c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c160:	601a      	str	r2, [r3, #0]
 800c162:	f3bf 8f4f 	dsb	sy
 800c166:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c16a:	f001 f8ff 	bl	800d36c <vPortExitCritical>

	return xAlreadyYielded;
 800c16e:	68bb      	ldr	r3, [r7, #8]
}
 800c170:	4618      	mov	r0, r3
 800c172:	3710      	adds	r7, #16
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}
 800c178:	200012f4 	.word	0x200012f4
 800c17c:	200012cc 	.word	0x200012cc
 800c180:	2000128c 	.word	0x2000128c
 800c184:	200012d4 	.word	0x200012d4
 800c188:	20000dfc 	.word	0x20000dfc
 800c18c:	20000df8 	.word	0x20000df8
 800c190:	200012e0 	.word	0x200012e0
 800c194:	200012dc 	.word	0x200012dc
 800c198:	e000ed04 	.word	0xe000ed04

0800c19c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c19c:	b480      	push	{r7}
 800c19e:	b083      	sub	sp, #12
 800c1a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c1a2:	4b05      	ldr	r3, [pc, #20]	@ (800c1b8 <xTaskGetTickCount+0x1c>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c1a8:	687b      	ldr	r3, [r7, #4]
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	370c      	adds	r7, #12
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b4:	4770      	bx	lr
 800c1b6:	bf00      	nop
 800c1b8:	200012d0 	.word	0x200012d0

0800c1bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b086      	sub	sp, #24
 800c1c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c1c6:	4b4f      	ldr	r3, [pc, #316]	@ (800c304 <xTaskIncrementTick+0x148>)
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	f040 8090 	bne.w	800c2f0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c1d0:	4b4d      	ldr	r3, [pc, #308]	@ (800c308 <xTaskIncrementTick+0x14c>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	3301      	adds	r3, #1
 800c1d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c1d8:	4a4b      	ldr	r2, [pc, #300]	@ (800c308 <xTaskIncrementTick+0x14c>)
 800c1da:	693b      	ldr	r3, [r7, #16]
 800c1dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c1de:	693b      	ldr	r3, [r7, #16]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d121      	bne.n	800c228 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800c1e4:	4b49      	ldr	r3, [pc, #292]	@ (800c30c <xTaskIncrementTick+0x150>)
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d00b      	beq.n	800c206 <xTaskIncrementTick+0x4a>
	__asm volatile
 800c1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1f2:	f383 8811 	msr	BASEPRI, r3
 800c1f6:	f3bf 8f6f 	isb	sy
 800c1fa:	f3bf 8f4f 	dsb	sy
 800c1fe:	603b      	str	r3, [r7, #0]
}
 800c200:	bf00      	nop
 800c202:	bf00      	nop
 800c204:	e7fd      	b.n	800c202 <xTaskIncrementTick+0x46>
 800c206:	4b41      	ldr	r3, [pc, #260]	@ (800c30c <xTaskIncrementTick+0x150>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	60fb      	str	r3, [r7, #12]
 800c20c:	4b40      	ldr	r3, [pc, #256]	@ (800c310 <xTaskIncrementTick+0x154>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4a3e      	ldr	r2, [pc, #248]	@ (800c30c <xTaskIncrementTick+0x150>)
 800c212:	6013      	str	r3, [r2, #0]
 800c214:	4a3e      	ldr	r2, [pc, #248]	@ (800c310 <xTaskIncrementTick+0x154>)
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	6013      	str	r3, [r2, #0]
 800c21a:	4b3e      	ldr	r3, [pc, #248]	@ (800c314 <xTaskIncrementTick+0x158>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	3301      	adds	r3, #1
 800c220:	4a3c      	ldr	r2, [pc, #240]	@ (800c314 <xTaskIncrementTick+0x158>)
 800c222:	6013      	str	r3, [r2, #0]
 800c224:	f000 fae2 	bl	800c7ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c228:	4b3b      	ldr	r3, [pc, #236]	@ (800c318 <xTaskIncrementTick+0x15c>)
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	693a      	ldr	r2, [r7, #16]
 800c22e:	429a      	cmp	r2, r3
 800c230:	d349      	bcc.n	800c2c6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c232:	4b36      	ldr	r3, [pc, #216]	@ (800c30c <xTaskIncrementTick+0x150>)
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d104      	bne.n	800c246 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c23c:	4b36      	ldr	r3, [pc, #216]	@ (800c318 <xTaskIncrementTick+0x15c>)
 800c23e:	f04f 32ff 	mov.w	r2, #4294967295
 800c242:	601a      	str	r2, [r3, #0]
					break;
 800c244:	e03f      	b.n	800c2c6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c246:	4b31      	ldr	r3, [pc, #196]	@ (800c30c <xTaskIncrementTick+0x150>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	68db      	ldr	r3, [r3, #12]
 800c24c:	68db      	ldr	r3, [r3, #12]
 800c24e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c250:	68bb      	ldr	r3, [r7, #8]
 800c252:	685b      	ldr	r3, [r3, #4]
 800c254:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c256:	693a      	ldr	r2, [r7, #16]
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	429a      	cmp	r2, r3
 800c25c:	d203      	bcs.n	800c266 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c25e:	4a2e      	ldr	r2, [pc, #184]	@ (800c318 <xTaskIncrementTick+0x15c>)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c264:	e02f      	b.n	800c2c6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	3304      	adds	r3, #4
 800c26a:	4618      	mov	r0, r3
 800c26c:	f7fe ff62 	bl	800b134 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c274:	2b00      	cmp	r3, #0
 800c276:	d004      	beq.n	800c282 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	3318      	adds	r3, #24
 800c27c:	4618      	mov	r0, r3
 800c27e:	f7fe ff59 	bl	800b134 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c282:	68bb      	ldr	r3, [r7, #8]
 800c284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c286:	4b25      	ldr	r3, [pc, #148]	@ (800c31c <xTaskIncrementTick+0x160>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	429a      	cmp	r2, r3
 800c28c:	d903      	bls.n	800c296 <xTaskIncrementTick+0xda>
 800c28e:	68bb      	ldr	r3, [r7, #8]
 800c290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c292:	4a22      	ldr	r2, [pc, #136]	@ (800c31c <xTaskIncrementTick+0x160>)
 800c294:	6013      	str	r3, [r2, #0]
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c29a:	4613      	mov	r3, r2
 800c29c:	009b      	lsls	r3, r3, #2
 800c29e:	4413      	add	r3, r2
 800c2a0:	009b      	lsls	r3, r3, #2
 800c2a2:	4a1f      	ldr	r2, [pc, #124]	@ (800c320 <xTaskIncrementTick+0x164>)
 800c2a4:	441a      	add	r2, r3
 800c2a6:	68bb      	ldr	r3, [r7, #8]
 800c2a8:	3304      	adds	r3, #4
 800c2aa:	4619      	mov	r1, r3
 800c2ac:	4610      	mov	r0, r2
 800c2ae:	f7fe fee4 	bl	800b07a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c2b2:	68bb      	ldr	r3, [r7, #8]
 800c2b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2b6:	4b1b      	ldr	r3, [pc, #108]	@ (800c324 <xTaskIncrementTick+0x168>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2bc:	429a      	cmp	r2, r3
 800c2be:	d3b8      	bcc.n	800c232 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c2c4:	e7b5      	b.n	800c232 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c2c6:	4b17      	ldr	r3, [pc, #92]	@ (800c324 <xTaskIncrementTick+0x168>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c2cc:	4914      	ldr	r1, [pc, #80]	@ (800c320 <xTaskIncrementTick+0x164>)
 800c2ce:	4613      	mov	r3, r2
 800c2d0:	009b      	lsls	r3, r3, #2
 800c2d2:	4413      	add	r3, r2
 800c2d4:	009b      	lsls	r3, r3, #2
 800c2d6:	440b      	add	r3, r1
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	2b01      	cmp	r3, #1
 800c2dc:	d901      	bls.n	800c2e2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c2e2:	4b11      	ldr	r3, [pc, #68]	@ (800c328 <xTaskIncrementTick+0x16c>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d007      	beq.n	800c2fa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800c2ea:	2301      	movs	r3, #1
 800c2ec:	617b      	str	r3, [r7, #20]
 800c2ee:	e004      	b.n	800c2fa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c2f0:	4b0e      	ldr	r3, [pc, #56]	@ (800c32c <xTaskIncrementTick+0x170>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	4a0d      	ldr	r2, [pc, #52]	@ (800c32c <xTaskIncrementTick+0x170>)
 800c2f8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c2fa:	697b      	ldr	r3, [r7, #20]
}
 800c2fc:	4618      	mov	r0, r3
 800c2fe:	3718      	adds	r7, #24
 800c300:	46bd      	mov	sp, r7
 800c302:	bd80      	pop	{r7, pc}
 800c304:	200012f4 	.word	0x200012f4
 800c308:	200012d0 	.word	0x200012d0
 800c30c:	20001284 	.word	0x20001284
 800c310:	20001288 	.word	0x20001288
 800c314:	200012e4 	.word	0x200012e4
 800c318:	200012ec 	.word	0x200012ec
 800c31c:	200012d4 	.word	0x200012d4
 800c320:	20000dfc 	.word	0x20000dfc
 800c324:	20000df8 	.word	0x20000df8
 800c328:	200012e0 	.word	0x200012e0
 800c32c:	200012dc 	.word	0x200012dc

0800c330 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c330:	b480      	push	{r7}
 800c332:	b085      	sub	sp, #20
 800c334:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c336:	4b2b      	ldr	r3, [pc, #172]	@ (800c3e4 <vTaskSwitchContext+0xb4>)
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d003      	beq.n	800c346 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c33e:	4b2a      	ldr	r3, [pc, #168]	@ (800c3e8 <vTaskSwitchContext+0xb8>)
 800c340:	2201      	movs	r2, #1
 800c342:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c344:	e047      	b.n	800c3d6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800c346:	4b28      	ldr	r3, [pc, #160]	@ (800c3e8 <vTaskSwitchContext+0xb8>)
 800c348:	2200      	movs	r2, #0
 800c34a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c34c:	4b27      	ldr	r3, [pc, #156]	@ (800c3ec <vTaskSwitchContext+0xbc>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	60fb      	str	r3, [r7, #12]
 800c352:	e011      	b.n	800c378 <vTaskSwitchContext+0x48>
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d10b      	bne.n	800c372 <vTaskSwitchContext+0x42>
	__asm volatile
 800c35a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c35e:	f383 8811 	msr	BASEPRI, r3
 800c362:	f3bf 8f6f 	isb	sy
 800c366:	f3bf 8f4f 	dsb	sy
 800c36a:	607b      	str	r3, [r7, #4]
}
 800c36c:	bf00      	nop
 800c36e:	bf00      	nop
 800c370:	e7fd      	b.n	800c36e <vTaskSwitchContext+0x3e>
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	3b01      	subs	r3, #1
 800c376:	60fb      	str	r3, [r7, #12]
 800c378:	491d      	ldr	r1, [pc, #116]	@ (800c3f0 <vTaskSwitchContext+0xc0>)
 800c37a:	68fa      	ldr	r2, [r7, #12]
 800c37c:	4613      	mov	r3, r2
 800c37e:	009b      	lsls	r3, r3, #2
 800c380:	4413      	add	r3, r2
 800c382:	009b      	lsls	r3, r3, #2
 800c384:	440b      	add	r3, r1
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d0e3      	beq.n	800c354 <vTaskSwitchContext+0x24>
 800c38c:	68fa      	ldr	r2, [r7, #12]
 800c38e:	4613      	mov	r3, r2
 800c390:	009b      	lsls	r3, r3, #2
 800c392:	4413      	add	r3, r2
 800c394:	009b      	lsls	r3, r3, #2
 800c396:	4a16      	ldr	r2, [pc, #88]	@ (800c3f0 <vTaskSwitchContext+0xc0>)
 800c398:	4413      	add	r3, r2
 800c39a:	60bb      	str	r3, [r7, #8]
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	685b      	ldr	r3, [r3, #4]
 800c3a0:	685a      	ldr	r2, [r3, #4]
 800c3a2:	68bb      	ldr	r3, [r7, #8]
 800c3a4:	605a      	str	r2, [r3, #4]
 800c3a6:	68bb      	ldr	r3, [r7, #8]
 800c3a8:	685a      	ldr	r2, [r3, #4]
 800c3aa:	68bb      	ldr	r3, [r7, #8]
 800c3ac:	3308      	adds	r3, #8
 800c3ae:	429a      	cmp	r2, r3
 800c3b0:	d104      	bne.n	800c3bc <vTaskSwitchContext+0x8c>
 800c3b2:	68bb      	ldr	r3, [r7, #8]
 800c3b4:	685b      	ldr	r3, [r3, #4]
 800c3b6:	685a      	ldr	r2, [r3, #4]
 800c3b8:	68bb      	ldr	r3, [r7, #8]
 800c3ba:	605a      	str	r2, [r3, #4]
 800c3bc:	68bb      	ldr	r3, [r7, #8]
 800c3be:	685b      	ldr	r3, [r3, #4]
 800c3c0:	68db      	ldr	r3, [r3, #12]
 800c3c2:	4a0c      	ldr	r2, [pc, #48]	@ (800c3f4 <vTaskSwitchContext+0xc4>)
 800c3c4:	6013      	str	r3, [r2, #0]
 800c3c6:	4a09      	ldr	r2, [pc, #36]	@ (800c3ec <vTaskSwitchContext+0xbc>)
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c3cc:	4b09      	ldr	r3, [pc, #36]	@ (800c3f4 <vTaskSwitchContext+0xc4>)
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	3354      	adds	r3, #84	@ 0x54
 800c3d2:	4a09      	ldr	r2, [pc, #36]	@ (800c3f8 <vTaskSwitchContext+0xc8>)
 800c3d4:	6013      	str	r3, [r2, #0]
}
 800c3d6:	bf00      	nop
 800c3d8:	3714      	adds	r7, #20
 800c3da:	46bd      	mov	sp, r7
 800c3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e0:	4770      	bx	lr
 800c3e2:	bf00      	nop
 800c3e4:	200012f4 	.word	0x200012f4
 800c3e8:	200012e0 	.word	0x200012e0
 800c3ec:	200012d4 	.word	0x200012d4
 800c3f0:	20000dfc 	.word	0x20000dfc
 800c3f4:	20000df8 	.word	0x20000df8
 800c3f8:	20000018 	.word	0x20000018

0800c3fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b084      	sub	sp, #16
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
 800c404:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d10b      	bne.n	800c424 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800c40c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c410:	f383 8811 	msr	BASEPRI, r3
 800c414:	f3bf 8f6f 	isb	sy
 800c418:	f3bf 8f4f 	dsb	sy
 800c41c:	60fb      	str	r3, [r7, #12]
}
 800c41e:	bf00      	nop
 800c420:	bf00      	nop
 800c422:	e7fd      	b.n	800c420 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c424:	4b07      	ldr	r3, [pc, #28]	@ (800c444 <vTaskPlaceOnEventList+0x48>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	3318      	adds	r3, #24
 800c42a:	4619      	mov	r1, r3
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f7fe fe48 	bl	800b0c2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c432:	2101      	movs	r1, #1
 800c434:	6838      	ldr	r0, [r7, #0]
 800c436:	f000 fa87 	bl	800c948 <prvAddCurrentTaskToDelayedList>
}
 800c43a:	bf00      	nop
 800c43c:	3710      	adds	r7, #16
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop
 800c444:	20000df8 	.word	0x20000df8

0800c448 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c448:	b580      	push	{r7, lr}
 800c44a:	b086      	sub	sp, #24
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	60f8      	str	r0, [r7, #12]
 800c450:	60b9      	str	r1, [r7, #8]
 800c452:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d10b      	bne.n	800c472 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800c45a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c45e:	f383 8811 	msr	BASEPRI, r3
 800c462:	f3bf 8f6f 	isb	sy
 800c466:	f3bf 8f4f 	dsb	sy
 800c46a:	617b      	str	r3, [r7, #20]
}
 800c46c:	bf00      	nop
 800c46e:	bf00      	nop
 800c470:	e7fd      	b.n	800c46e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c472:	4b0a      	ldr	r3, [pc, #40]	@ (800c49c <vTaskPlaceOnEventListRestricted+0x54>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	3318      	adds	r3, #24
 800c478:	4619      	mov	r1, r3
 800c47a:	68f8      	ldr	r0, [r7, #12]
 800c47c:	f7fe fdfd 	bl	800b07a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d002      	beq.n	800c48c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800c486:	f04f 33ff 	mov.w	r3, #4294967295
 800c48a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c48c:	6879      	ldr	r1, [r7, #4]
 800c48e:	68b8      	ldr	r0, [r7, #8]
 800c490:	f000 fa5a 	bl	800c948 <prvAddCurrentTaskToDelayedList>
	}
 800c494:	bf00      	nop
 800c496:	3718      	adds	r7, #24
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}
 800c49c:	20000df8 	.word	0x20000df8

0800c4a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b086      	sub	sp, #24
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	68db      	ldr	r3, [r3, #12]
 800c4ac:	68db      	ldr	r3, [r3, #12]
 800c4ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c4b0:	693b      	ldr	r3, [r7, #16]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d10b      	bne.n	800c4ce <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800c4b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4ba:	f383 8811 	msr	BASEPRI, r3
 800c4be:	f3bf 8f6f 	isb	sy
 800c4c2:	f3bf 8f4f 	dsb	sy
 800c4c6:	60fb      	str	r3, [r7, #12]
}
 800c4c8:	bf00      	nop
 800c4ca:	bf00      	nop
 800c4cc:	e7fd      	b.n	800c4ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	3318      	adds	r3, #24
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	f7fe fe2e 	bl	800b134 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c4d8:	4b1d      	ldr	r3, [pc, #116]	@ (800c550 <xTaskRemoveFromEventList+0xb0>)
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d11d      	bne.n	800c51c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	3304      	adds	r3, #4
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	f7fe fe25 	bl	800b134 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c4ea:	693b      	ldr	r3, [r7, #16]
 800c4ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4ee:	4b19      	ldr	r3, [pc, #100]	@ (800c554 <xTaskRemoveFromEventList+0xb4>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	429a      	cmp	r2, r3
 800c4f4:	d903      	bls.n	800c4fe <xTaskRemoveFromEventList+0x5e>
 800c4f6:	693b      	ldr	r3, [r7, #16]
 800c4f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c4fa:	4a16      	ldr	r2, [pc, #88]	@ (800c554 <xTaskRemoveFromEventList+0xb4>)
 800c4fc:	6013      	str	r3, [r2, #0]
 800c4fe:	693b      	ldr	r3, [r7, #16]
 800c500:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c502:	4613      	mov	r3, r2
 800c504:	009b      	lsls	r3, r3, #2
 800c506:	4413      	add	r3, r2
 800c508:	009b      	lsls	r3, r3, #2
 800c50a:	4a13      	ldr	r2, [pc, #76]	@ (800c558 <xTaskRemoveFromEventList+0xb8>)
 800c50c:	441a      	add	r2, r3
 800c50e:	693b      	ldr	r3, [r7, #16]
 800c510:	3304      	adds	r3, #4
 800c512:	4619      	mov	r1, r3
 800c514:	4610      	mov	r0, r2
 800c516:	f7fe fdb0 	bl	800b07a <vListInsertEnd>
 800c51a:	e005      	b.n	800c528 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c51c:	693b      	ldr	r3, [r7, #16]
 800c51e:	3318      	adds	r3, #24
 800c520:	4619      	mov	r1, r3
 800c522:	480e      	ldr	r0, [pc, #56]	@ (800c55c <xTaskRemoveFromEventList+0xbc>)
 800c524:	f7fe fda9 	bl	800b07a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c528:	693b      	ldr	r3, [r7, #16]
 800c52a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c52c:	4b0c      	ldr	r3, [pc, #48]	@ (800c560 <xTaskRemoveFromEventList+0xc0>)
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c532:	429a      	cmp	r2, r3
 800c534:	d905      	bls.n	800c542 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c536:	2301      	movs	r3, #1
 800c538:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c53a:	4b0a      	ldr	r3, [pc, #40]	@ (800c564 <xTaskRemoveFromEventList+0xc4>)
 800c53c:	2201      	movs	r2, #1
 800c53e:	601a      	str	r2, [r3, #0]
 800c540:	e001      	b.n	800c546 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c542:	2300      	movs	r3, #0
 800c544:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c546:	697b      	ldr	r3, [r7, #20]
}
 800c548:	4618      	mov	r0, r3
 800c54a:	3718      	adds	r7, #24
 800c54c:	46bd      	mov	sp, r7
 800c54e:	bd80      	pop	{r7, pc}
 800c550:	200012f4 	.word	0x200012f4
 800c554:	200012d4 	.word	0x200012d4
 800c558:	20000dfc 	.word	0x20000dfc
 800c55c:	2000128c 	.word	0x2000128c
 800c560:	20000df8 	.word	0x20000df8
 800c564:	200012e0 	.word	0x200012e0

0800c568 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c568:	b480      	push	{r7}
 800c56a:	b083      	sub	sp, #12
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c570:	4b06      	ldr	r3, [pc, #24]	@ (800c58c <vTaskInternalSetTimeOutState+0x24>)
 800c572:	681a      	ldr	r2, [r3, #0]
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c578:	4b05      	ldr	r3, [pc, #20]	@ (800c590 <vTaskInternalSetTimeOutState+0x28>)
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	605a      	str	r2, [r3, #4]
}
 800c580:	bf00      	nop
 800c582:	370c      	adds	r7, #12
 800c584:	46bd      	mov	sp, r7
 800c586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c58a:	4770      	bx	lr
 800c58c:	200012e4 	.word	0x200012e4
 800c590:	200012d0 	.word	0x200012d0

0800c594 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b088      	sub	sp, #32
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]
 800c59c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d10b      	bne.n	800c5bc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800c5a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5a8:	f383 8811 	msr	BASEPRI, r3
 800c5ac:	f3bf 8f6f 	isb	sy
 800c5b0:	f3bf 8f4f 	dsb	sy
 800c5b4:	613b      	str	r3, [r7, #16]
}
 800c5b6:	bf00      	nop
 800c5b8:	bf00      	nop
 800c5ba:	e7fd      	b.n	800c5b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d10b      	bne.n	800c5da <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800c5c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5c6:	f383 8811 	msr	BASEPRI, r3
 800c5ca:	f3bf 8f6f 	isb	sy
 800c5ce:	f3bf 8f4f 	dsb	sy
 800c5d2:	60fb      	str	r3, [r7, #12]
}
 800c5d4:	bf00      	nop
 800c5d6:	bf00      	nop
 800c5d8:	e7fd      	b.n	800c5d6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800c5da:	f000 fe95 	bl	800d308 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c5de:	4b1d      	ldr	r3, [pc, #116]	@ (800c654 <xTaskCheckForTimeOut+0xc0>)
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	685b      	ldr	r3, [r3, #4]
 800c5e8:	69ba      	ldr	r2, [r7, #24]
 800c5ea:	1ad3      	subs	r3, r2, r3
 800c5ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c5ee:	683b      	ldr	r3, [r7, #0]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5f6:	d102      	bne.n	800c5fe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	61fb      	str	r3, [r7, #28]
 800c5fc:	e023      	b.n	800c646 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681a      	ldr	r2, [r3, #0]
 800c602:	4b15      	ldr	r3, [pc, #84]	@ (800c658 <xTaskCheckForTimeOut+0xc4>)
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	429a      	cmp	r2, r3
 800c608:	d007      	beq.n	800c61a <xTaskCheckForTimeOut+0x86>
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	685b      	ldr	r3, [r3, #4]
 800c60e:	69ba      	ldr	r2, [r7, #24]
 800c610:	429a      	cmp	r2, r3
 800c612:	d302      	bcc.n	800c61a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c614:	2301      	movs	r3, #1
 800c616:	61fb      	str	r3, [r7, #28]
 800c618:	e015      	b.n	800c646 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c61a:	683b      	ldr	r3, [r7, #0]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	697a      	ldr	r2, [r7, #20]
 800c620:	429a      	cmp	r2, r3
 800c622:	d20b      	bcs.n	800c63c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c624:	683b      	ldr	r3, [r7, #0]
 800c626:	681a      	ldr	r2, [r3, #0]
 800c628:	697b      	ldr	r3, [r7, #20]
 800c62a:	1ad2      	subs	r2, r2, r3
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c630:	6878      	ldr	r0, [r7, #4]
 800c632:	f7ff ff99 	bl	800c568 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c636:	2300      	movs	r3, #0
 800c638:	61fb      	str	r3, [r7, #28]
 800c63a:	e004      	b.n	800c646 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800c63c:	683b      	ldr	r3, [r7, #0]
 800c63e:	2200      	movs	r2, #0
 800c640:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c642:	2301      	movs	r3, #1
 800c644:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c646:	f000 fe91 	bl	800d36c <vPortExitCritical>

	return xReturn;
 800c64a:	69fb      	ldr	r3, [r7, #28]
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	3720      	adds	r7, #32
 800c650:	46bd      	mov	sp, r7
 800c652:	bd80      	pop	{r7, pc}
 800c654:	200012d0 	.word	0x200012d0
 800c658:	200012e4 	.word	0x200012e4

0800c65c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c65c:	b480      	push	{r7}
 800c65e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c660:	4b03      	ldr	r3, [pc, #12]	@ (800c670 <vTaskMissedYield+0x14>)
 800c662:	2201      	movs	r2, #1
 800c664:	601a      	str	r2, [r3, #0]
}
 800c666:	bf00      	nop
 800c668:	46bd      	mov	sp, r7
 800c66a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66e:	4770      	bx	lr
 800c670:	200012e0 	.word	0x200012e0

0800c674 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b082      	sub	sp, #8
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c67c:	f000 f852 	bl	800c724 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c680:	4b06      	ldr	r3, [pc, #24]	@ (800c69c <prvIdleTask+0x28>)
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	2b01      	cmp	r3, #1
 800c686:	d9f9      	bls.n	800c67c <prvIdleTask+0x8>
			{
				taskYIELD();
 800c688:	4b05      	ldr	r3, [pc, #20]	@ (800c6a0 <prvIdleTask+0x2c>)
 800c68a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c68e:	601a      	str	r2, [r3, #0]
 800c690:	f3bf 8f4f 	dsb	sy
 800c694:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c698:	e7f0      	b.n	800c67c <prvIdleTask+0x8>
 800c69a:	bf00      	nop
 800c69c:	20000dfc 	.word	0x20000dfc
 800c6a0:	e000ed04 	.word	0xe000ed04

0800c6a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b082      	sub	sp, #8
 800c6a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	607b      	str	r3, [r7, #4]
 800c6ae:	e00c      	b.n	800c6ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c6b0:	687a      	ldr	r2, [r7, #4]
 800c6b2:	4613      	mov	r3, r2
 800c6b4:	009b      	lsls	r3, r3, #2
 800c6b6:	4413      	add	r3, r2
 800c6b8:	009b      	lsls	r3, r3, #2
 800c6ba:	4a12      	ldr	r2, [pc, #72]	@ (800c704 <prvInitialiseTaskLists+0x60>)
 800c6bc:	4413      	add	r3, r2
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f7fe fcae 	bl	800b020 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	3301      	adds	r3, #1
 800c6c8:	607b      	str	r3, [r7, #4]
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2b37      	cmp	r3, #55	@ 0x37
 800c6ce:	d9ef      	bls.n	800c6b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c6d0:	480d      	ldr	r0, [pc, #52]	@ (800c708 <prvInitialiseTaskLists+0x64>)
 800c6d2:	f7fe fca5 	bl	800b020 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c6d6:	480d      	ldr	r0, [pc, #52]	@ (800c70c <prvInitialiseTaskLists+0x68>)
 800c6d8:	f7fe fca2 	bl	800b020 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c6dc:	480c      	ldr	r0, [pc, #48]	@ (800c710 <prvInitialiseTaskLists+0x6c>)
 800c6de:	f7fe fc9f 	bl	800b020 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c6e2:	480c      	ldr	r0, [pc, #48]	@ (800c714 <prvInitialiseTaskLists+0x70>)
 800c6e4:	f7fe fc9c 	bl	800b020 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c6e8:	480b      	ldr	r0, [pc, #44]	@ (800c718 <prvInitialiseTaskLists+0x74>)
 800c6ea:	f7fe fc99 	bl	800b020 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c6ee:	4b0b      	ldr	r3, [pc, #44]	@ (800c71c <prvInitialiseTaskLists+0x78>)
 800c6f0:	4a05      	ldr	r2, [pc, #20]	@ (800c708 <prvInitialiseTaskLists+0x64>)
 800c6f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c6f4:	4b0a      	ldr	r3, [pc, #40]	@ (800c720 <prvInitialiseTaskLists+0x7c>)
 800c6f6:	4a05      	ldr	r2, [pc, #20]	@ (800c70c <prvInitialiseTaskLists+0x68>)
 800c6f8:	601a      	str	r2, [r3, #0]
}
 800c6fa:	bf00      	nop
 800c6fc:	3708      	adds	r7, #8
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}
 800c702:	bf00      	nop
 800c704:	20000dfc 	.word	0x20000dfc
 800c708:	2000125c 	.word	0x2000125c
 800c70c:	20001270 	.word	0x20001270
 800c710:	2000128c 	.word	0x2000128c
 800c714:	200012a0 	.word	0x200012a0
 800c718:	200012b8 	.word	0x200012b8
 800c71c:	20001284 	.word	0x20001284
 800c720:	20001288 	.word	0x20001288

0800c724 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b082      	sub	sp, #8
 800c728:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c72a:	e019      	b.n	800c760 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c72c:	f000 fdec 	bl	800d308 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c730:	4b10      	ldr	r3, [pc, #64]	@ (800c774 <prvCheckTasksWaitingTermination+0x50>)
 800c732:	68db      	ldr	r3, [r3, #12]
 800c734:	68db      	ldr	r3, [r3, #12]
 800c736:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	3304      	adds	r3, #4
 800c73c:	4618      	mov	r0, r3
 800c73e:	f7fe fcf9 	bl	800b134 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c742:	4b0d      	ldr	r3, [pc, #52]	@ (800c778 <prvCheckTasksWaitingTermination+0x54>)
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	3b01      	subs	r3, #1
 800c748:	4a0b      	ldr	r2, [pc, #44]	@ (800c778 <prvCheckTasksWaitingTermination+0x54>)
 800c74a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c74c:	4b0b      	ldr	r3, [pc, #44]	@ (800c77c <prvCheckTasksWaitingTermination+0x58>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	3b01      	subs	r3, #1
 800c752:	4a0a      	ldr	r2, [pc, #40]	@ (800c77c <prvCheckTasksWaitingTermination+0x58>)
 800c754:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c756:	f000 fe09 	bl	800d36c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c75a:	6878      	ldr	r0, [r7, #4]
 800c75c:	f000 f810 	bl	800c780 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c760:	4b06      	ldr	r3, [pc, #24]	@ (800c77c <prvCheckTasksWaitingTermination+0x58>)
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d1e1      	bne.n	800c72c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c768:	bf00      	nop
 800c76a:	bf00      	nop
 800c76c:	3708      	adds	r7, #8
 800c76e:	46bd      	mov	sp, r7
 800c770:	bd80      	pop	{r7, pc}
 800c772:	bf00      	nop
 800c774:	200012a0 	.word	0x200012a0
 800c778:	200012cc 	.word	0x200012cc
 800c77c:	200012b4 	.word	0x200012b4

0800c780 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c780:	b580      	push	{r7, lr}
 800c782:	b084      	sub	sp, #16
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	3354      	adds	r3, #84	@ 0x54
 800c78c:	4618      	mov	r0, r3
 800c78e:	f001 f8d3 	bl	800d938 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c798:	2b00      	cmp	r3, #0
 800c79a:	d108      	bne.n	800c7ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f000 ffa1 	bl	800d6e8 <vPortFree>
				vPortFree( pxTCB );
 800c7a6:	6878      	ldr	r0, [r7, #4]
 800c7a8:	f000 ff9e 	bl	800d6e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c7ac:	e019      	b.n	800c7e2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c7b4:	2b01      	cmp	r3, #1
 800c7b6:	d103      	bne.n	800c7c0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f000 ff95 	bl	800d6e8 <vPortFree>
	}
 800c7be:	e010      	b.n	800c7e2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800c7c6:	2b02      	cmp	r3, #2
 800c7c8:	d00b      	beq.n	800c7e2 <prvDeleteTCB+0x62>
	__asm volatile
 800c7ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7ce:	f383 8811 	msr	BASEPRI, r3
 800c7d2:	f3bf 8f6f 	isb	sy
 800c7d6:	f3bf 8f4f 	dsb	sy
 800c7da:	60fb      	str	r3, [r7, #12]
}
 800c7dc:	bf00      	nop
 800c7de:	bf00      	nop
 800c7e0:	e7fd      	b.n	800c7de <prvDeleteTCB+0x5e>
	}
 800c7e2:	bf00      	nop
 800c7e4:	3710      	adds	r7, #16
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	bd80      	pop	{r7, pc}
	...

0800c7ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b083      	sub	sp, #12
 800c7f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c7f2:	4b0c      	ldr	r3, [pc, #48]	@ (800c824 <prvResetNextTaskUnblockTime+0x38>)
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d104      	bne.n	800c806 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c7fc:	4b0a      	ldr	r3, [pc, #40]	@ (800c828 <prvResetNextTaskUnblockTime+0x3c>)
 800c7fe:	f04f 32ff 	mov.w	r2, #4294967295
 800c802:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c804:	e008      	b.n	800c818 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c806:	4b07      	ldr	r3, [pc, #28]	@ (800c824 <prvResetNextTaskUnblockTime+0x38>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	68db      	ldr	r3, [r3, #12]
 800c80c:	68db      	ldr	r3, [r3, #12]
 800c80e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	685b      	ldr	r3, [r3, #4]
 800c814:	4a04      	ldr	r2, [pc, #16]	@ (800c828 <prvResetNextTaskUnblockTime+0x3c>)
 800c816:	6013      	str	r3, [r2, #0]
}
 800c818:	bf00      	nop
 800c81a:	370c      	adds	r7, #12
 800c81c:	46bd      	mov	sp, r7
 800c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c822:	4770      	bx	lr
 800c824:	20001284 	.word	0x20001284
 800c828:	200012ec 	.word	0x200012ec

0800c82c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c82c:	b480      	push	{r7}
 800c82e:	b083      	sub	sp, #12
 800c830:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c832:	4b0b      	ldr	r3, [pc, #44]	@ (800c860 <xTaskGetSchedulerState+0x34>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d102      	bne.n	800c840 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c83a:	2301      	movs	r3, #1
 800c83c:	607b      	str	r3, [r7, #4]
 800c83e:	e008      	b.n	800c852 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c840:	4b08      	ldr	r3, [pc, #32]	@ (800c864 <xTaskGetSchedulerState+0x38>)
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	2b00      	cmp	r3, #0
 800c846:	d102      	bne.n	800c84e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c848:	2302      	movs	r3, #2
 800c84a:	607b      	str	r3, [r7, #4]
 800c84c:	e001      	b.n	800c852 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c84e:	2300      	movs	r3, #0
 800c850:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c852:	687b      	ldr	r3, [r7, #4]
	}
 800c854:	4618      	mov	r0, r3
 800c856:	370c      	adds	r7, #12
 800c858:	46bd      	mov	sp, r7
 800c85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85e:	4770      	bx	lr
 800c860:	200012d8 	.word	0x200012d8
 800c864:	200012f4 	.word	0x200012f4

0800c868 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c868:	b580      	push	{r7, lr}
 800c86a:	b086      	sub	sp, #24
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c874:	2300      	movs	r3, #0
 800c876:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d058      	beq.n	800c930 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c87e:	4b2f      	ldr	r3, [pc, #188]	@ (800c93c <xTaskPriorityDisinherit+0xd4>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	693a      	ldr	r2, [r7, #16]
 800c884:	429a      	cmp	r2, r3
 800c886:	d00b      	beq.n	800c8a0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800c888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c88c:	f383 8811 	msr	BASEPRI, r3
 800c890:	f3bf 8f6f 	isb	sy
 800c894:	f3bf 8f4f 	dsb	sy
 800c898:	60fb      	str	r3, [r7, #12]
}
 800c89a:	bf00      	nop
 800c89c:	bf00      	nop
 800c89e:	e7fd      	b.n	800c89c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c8a0:	693b      	ldr	r3, [r7, #16]
 800c8a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d10b      	bne.n	800c8c0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800c8a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8ac:	f383 8811 	msr	BASEPRI, r3
 800c8b0:	f3bf 8f6f 	isb	sy
 800c8b4:	f3bf 8f4f 	dsb	sy
 800c8b8:	60bb      	str	r3, [r7, #8]
}
 800c8ba:	bf00      	nop
 800c8bc:	bf00      	nop
 800c8be:	e7fd      	b.n	800c8bc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800c8c0:	693b      	ldr	r3, [r7, #16]
 800c8c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8c4:	1e5a      	subs	r2, r3, #1
 800c8c6:	693b      	ldr	r3, [r7, #16]
 800c8c8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c8ca:	693b      	ldr	r3, [r7, #16]
 800c8cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c8d2:	429a      	cmp	r2, r3
 800c8d4:	d02c      	beq.n	800c930 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c8d6:	693b      	ldr	r3, [r7, #16]
 800c8d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d128      	bne.n	800c930 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	3304      	adds	r3, #4
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f7fe fc26 	bl	800b134 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c8e8:	693b      	ldr	r3, [r7, #16]
 800c8ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c8f0:	693b      	ldr	r3, [r7, #16]
 800c8f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800c8f8:	693b      	ldr	r3, [r7, #16]
 800c8fa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c8fc:	693b      	ldr	r3, [r7, #16]
 800c8fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c900:	4b0f      	ldr	r3, [pc, #60]	@ (800c940 <xTaskPriorityDisinherit+0xd8>)
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	429a      	cmp	r2, r3
 800c906:	d903      	bls.n	800c910 <xTaskPriorityDisinherit+0xa8>
 800c908:	693b      	ldr	r3, [r7, #16]
 800c90a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c90c:	4a0c      	ldr	r2, [pc, #48]	@ (800c940 <xTaskPriorityDisinherit+0xd8>)
 800c90e:	6013      	str	r3, [r2, #0]
 800c910:	693b      	ldr	r3, [r7, #16]
 800c912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c914:	4613      	mov	r3, r2
 800c916:	009b      	lsls	r3, r3, #2
 800c918:	4413      	add	r3, r2
 800c91a:	009b      	lsls	r3, r3, #2
 800c91c:	4a09      	ldr	r2, [pc, #36]	@ (800c944 <xTaskPriorityDisinherit+0xdc>)
 800c91e:	441a      	add	r2, r3
 800c920:	693b      	ldr	r3, [r7, #16]
 800c922:	3304      	adds	r3, #4
 800c924:	4619      	mov	r1, r3
 800c926:	4610      	mov	r0, r2
 800c928:	f7fe fba7 	bl	800b07a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c92c:	2301      	movs	r3, #1
 800c92e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c930:	697b      	ldr	r3, [r7, #20]
	}
 800c932:	4618      	mov	r0, r3
 800c934:	3718      	adds	r7, #24
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}
 800c93a:	bf00      	nop
 800c93c:	20000df8 	.word	0x20000df8
 800c940:	200012d4 	.word	0x200012d4
 800c944:	20000dfc 	.word	0x20000dfc

0800c948 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b084      	sub	sp, #16
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c952:	4b21      	ldr	r3, [pc, #132]	@ (800c9d8 <prvAddCurrentTaskToDelayedList+0x90>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c958:	4b20      	ldr	r3, [pc, #128]	@ (800c9dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	3304      	adds	r3, #4
 800c95e:	4618      	mov	r0, r3
 800c960:	f7fe fbe8 	bl	800b134 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c96a:	d10a      	bne.n	800c982 <prvAddCurrentTaskToDelayedList+0x3a>
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d007      	beq.n	800c982 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c972:	4b1a      	ldr	r3, [pc, #104]	@ (800c9dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	3304      	adds	r3, #4
 800c978:	4619      	mov	r1, r3
 800c97a:	4819      	ldr	r0, [pc, #100]	@ (800c9e0 <prvAddCurrentTaskToDelayedList+0x98>)
 800c97c:	f7fe fb7d 	bl	800b07a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c980:	e026      	b.n	800c9d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c982:	68fa      	ldr	r2, [r7, #12]
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	4413      	add	r3, r2
 800c988:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c98a:	4b14      	ldr	r3, [pc, #80]	@ (800c9dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	68ba      	ldr	r2, [r7, #8]
 800c990:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c992:	68ba      	ldr	r2, [r7, #8]
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	429a      	cmp	r2, r3
 800c998:	d209      	bcs.n	800c9ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c99a:	4b12      	ldr	r3, [pc, #72]	@ (800c9e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c99c:	681a      	ldr	r2, [r3, #0]
 800c99e:	4b0f      	ldr	r3, [pc, #60]	@ (800c9dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	3304      	adds	r3, #4
 800c9a4:	4619      	mov	r1, r3
 800c9a6:	4610      	mov	r0, r2
 800c9a8:	f7fe fb8b 	bl	800b0c2 <vListInsert>
}
 800c9ac:	e010      	b.n	800c9d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c9ae:	4b0e      	ldr	r3, [pc, #56]	@ (800c9e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	4b0a      	ldr	r3, [pc, #40]	@ (800c9dc <prvAddCurrentTaskToDelayedList+0x94>)
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	3304      	adds	r3, #4
 800c9b8:	4619      	mov	r1, r3
 800c9ba:	4610      	mov	r0, r2
 800c9bc:	f7fe fb81 	bl	800b0c2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c9c0:	4b0a      	ldr	r3, [pc, #40]	@ (800c9ec <prvAddCurrentTaskToDelayedList+0xa4>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	68ba      	ldr	r2, [r7, #8]
 800c9c6:	429a      	cmp	r2, r3
 800c9c8:	d202      	bcs.n	800c9d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c9ca:	4a08      	ldr	r2, [pc, #32]	@ (800c9ec <prvAddCurrentTaskToDelayedList+0xa4>)
 800c9cc:	68bb      	ldr	r3, [r7, #8]
 800c9ce:	6013      	str	r3, [r2, #0]
}
 800c9d0:	bf00      	nop
 800c9d2:	3710      	adds	r7, #16
 800c9d4:	46bd      	mov	sp, r7
 800c9d6:	bd80      	pop	{r7, pc}
 800c9d8:	200012d0 	.word	0x200012d0
 800c9dc:	20000df8 	.word	0x20000df8
 800c9e0:	200012b8 	.word	0x200012b8
 800c9e4:	20001288 	.word	0x20001288
 800c9e8:	20001284 	.word	0x20001284
 800c9ec:	200012ec 	.word	0x200012ec

0800c9f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b08a      	sub	sp, #40	@ 0x28
 800c9f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c9fa:	f000 fb13 	bl	800d024 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c9fe:	4b1d      	ldr	r3, [pc, #116]	@ (800ca74 <xTimerCreateTimerTask+0x84>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d021      	beq.n	800ca4a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ca06:	2300      	movs	r3, #0
 800ca08:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ca0e:	1d3a      	adds	r2, r7, #4
 800ca10:	f107 0108 	add.w	r1, r7, #8
 800ca14:	f107 030c 	add.w	r3, r7, #12
 800ca18:	4618      	mov	r0, r3
 800ca1a:	f7fe fae7 	bl	800afec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ca1e:	6879      	ldr	r1, [r7, #4]
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	68fa      	ldr	r2, [r7, #12]
 800ca24:	9202      	str	r2, [sp, #8]
 800ca26:	9301      	str	r3, [sp, #4]
 800ca28:	2302      	movs	r3, #2
 800ca2a:	9300      	str	r3, [sp, #0]
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	460a      	mov	r2, r1
 800ca30:	4911      	ldr	r1, [pc, #68]	@ (800ca78 <xTimerCreateTimerTask+0x88>)
 800ca32:	4812      	ldr	r0, [pc, #72]	@ (800ca7c <xTimerCreateTimerTask+0x8c>)
 800ca34:	f7ff f8a2 	bl	800bb7c <xTaskCreateStatic>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	4a11      	ldr	r2, [pc, #68]	@ (800ca80 <xTimerCreateTimerTask+0x90>)
 800ca3c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ca3e:	4b10      	ldr	r3, [pc, #64]	@ (800ca80 <xTimerCreateTimerTask+0x90>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d001      	beq.n	800ca4a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ca46:	2301      	movs	r3, #1
 800ca48:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d10b      	bne.n	800ca68 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800ca50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca54:	f383 8811 	msr	BASEPRI, r3
 800ca58:	f3bf 8f6f 	isb	sy
 800ca5c:	f3bf 8f4f 	dsb	sy
 800ca60:	613b      	str	r3, [r7, #16]
}
 800ca62:	bf00      	nop
 800ca64:	bf00      	nop
 800ca66:	e7fd      	b.n	800ca64 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ca68:	697b      	ldr	r3, [r7, #20]
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3718      	adds	r7, #24
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}
 800ca72:	bf00      	nop
 800ca74:	20001328 	.word	0x20001328
 800ca78:	0800db3c 	.word	0x0800db3c
 800ca7c:	0800cbbd 	.word	0x0800cbbd
 800ca80:	2000132c 	.word	0x2000132c

0800ca84 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	b08a      	sub	sp, #40	@ 0x28
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	60f8      	str	r0, [r7, #12]
 800ca8c:	60b9      	str	r1, [r7, #8]
 800ca8e:	607a      	str	r2, [r7, #4]
 800ca90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ca92:	2300      	movs	r3, #0
 800ca94:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d10b      	bne.n	800cab4 <xTimerGenericCommand+0x30>
	__asm volatile
 800ca9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caa0:	f383 8811 	msr	BASEPRI, r3
 800caa4:	f3bf 8f6f 	isb	sy
 800caa8:	f3bf 8f4f 	dsb	sy
 800caac:	623b      	str	r3, [r7, #32]
}
 800caae:	bf00      	nop
 800cab0:	bf00      	nop
 800cab2:	e7fd      	b.n	800cab0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800cab4:	4b19      	ldr	r3, [pc, #100]	@ (800cb1c <xTimerGenericCommand+0x98>)
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d02a      	beq.n	800cb12 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800cabc:	68bb      	ldr	r3, [r7, #8]
 800cabe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800cac8:	68bb      	ldr	r3, [r7, #8]
 800caca:	2b05      	cmp	r3, #5
 800cacc:	dc18      	bgt.n	800cb00 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800cace:	f7ff fead 	bl	800c82c <xTaskGetSchedulerState>
 800cad2:	4603      	mov	r3, r0
 800cad4:	2b02      	cmp	r3, #2
 800cad6:	d109      	bne.n	800caec <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800cad8:	4b10      	ldr	r3, [pc, #64]	@ (800cb1c <xTimerGenericCommand+0x98>)
 800cada:	6818      	ldr	r0, [r3, #0]
 800cadc:	f107 0110 	add.w	r1, r7, #16
 800cae0:	2300      	movs	r3, #0
 800cae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cae4:	f7fe fc5a 	bl	800b39c <xQueueGenericSend>
 800cae8:	6278      	str	r0, [r7, #36]	@ 0x24
 800caea:	e012      	b.n	800cb12 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800caec:	4b0b      	ldr	r3, [pc, #44]	@ (800cb1c <xTimerGenericCommand+0x98>)
 800caee:	6818      	ldr	r0, [r3, #0]
 800caf0:	f107 0110 	add.w	r1, r7, #16
 800caf4:	2300      	movs	r3, #0
 800caf6:	2200      	movs	r2, #0
 800caf8:	f7fe fc50 	bl	800b39c <xQueueGenericSend>
 800cafc:	6278      	str	r0, [r7, #36]	@ 0x24
 800cafe:	e008      	b.n	800cb12 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800cb00:	4b06      	ldr	r3, [pc, #24]	@ (800cb1c <xTimerGenericCommand+0x98>)
 800cb02:	6818      	ldr	r0, [r3, #0]
 800cb04:	f107 0110 	add.w	r1, r7, #16
 800cb08:	2300      	movs	r3, #0
 800cb0a:	683a      	ldr	r2, [r7, #0]
 800cb0c:	f7fe fd48 	bl	800b5a0 <xQueueGenericSendFromISR>
 800cb10:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800cb12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cb14:	4618      	mov	r0, r3
 800cb16:	3728      	adds	r7, #40	@ 0x28
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	bd80      	pop	{r7, pc}
 800cb1c:	20001328 	.word	0x20001328

0800cb20 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b088      	sub	sp, #32
 800cb24:	af02      	add	r7, sp, #8
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cb2a:	4b23      	ldr	r3, [pc, #140]	@ (800cbb8 <prvProcessExpiredTimer+0x98>)
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	68db      	ldr	r3, [r3, #12]
 800cb30:	68db      	ldr	r3, [r3, #12]
 800cb32:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cb34:	697b      	ldr	r3, [r7, #20]
 800cb36:	3304      	adds	r3, #4
 800cb38:	4618      	mov	r0, r3
 800cb3a:	f7fe fafb 	bl	800b134 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb3e:	697b      	ldr	r3, [r7, #20]
 800cb40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb44:	f003 0304 	and.w	r3, r3, #4
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d023      	beq.n	800cb94 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800cb4c:	697b      	ldr	r3, [r7, #20]
 800cb4e:	699a      	ldr	r2, [r3, #24]
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	18d1      	adds	r1, r2, r3
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	683a      	ldr	r2, [r7, #0]
 800cb58:	6978      	ldr	r0, [r7, #20]
 800cb5a:	f000 f8d5 	bl	800cd08 <prvInsertTimerInActiveList>
 800cb5e:	4603      	mov	r3, r0
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d020      	beq.n	800cba6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cb64:	2300      	movs	r3, #0
 800cb66:	9300      	str	r3, [sp, #0]
 800cb68:	2300      	movs	r3, #0
 800cb6a:	687a      	ldr	r2, [r7, #4]
 800cb6c:	2100      	movs	r1, #0
 800cb6e:	6978      	ldr	r0, [r7, #20]
 800cb70:	f7ff ff88 	bl	800ca84 <xTimerGenericCommand>
 800cb74:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800cb76:	693b      	ldr	r3, [r7, #16]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d114      	bne.n	800cba6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800cb7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb80:	f383 8811 	msr	BASEPRI, r3
 800cb84:	f3bf 8f6f 	isb	sy
 800cb88:	f3bf 8f4f 	dsb	sy
 800cb8c:	60fb      	str	r3, [r7, #12]
}
 800cb8e:	bf00      	nop
 800cb90:	bf00      	nop
 800cb92:	e7fd      	b.n	800cb90 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cb94:	697b      	ldr	r3, [r7, #20]
 800cb96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cb9a:	f023 0301 	bic.w	r3, r3, #1
 800cb9e:	b2da      	uxtb	r2, r3
 800cba0:	697b      	ldr	r3, [r7, #20]
 800cba2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	6a1b      	ldr	r3, [r3, #32]
 800cbaa:	6978      	ldr	r0, [r7, #20]
 800cbac:	4798      	blx	r3
}
 800cbae:	bf00      	nop
 800cbb0:	3718      	adds	r7, #24
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	bd80      	pop	{r7, pc}
 800cbb6:	bf00      	nop
 800cbb8:	20001320 	.word	0x20001320

0800cbbc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	b084      	sub	sp, #16
 800cbc0:	af00      	add	r7, sp, #0
 800cbc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cbc4:	f107 0308 	add.w	r3, r7, #8
 800cbc8:	4618      	mov	r0, r3
 800cbca:	f000 f859 	bl	800cc80 <prvGetNextExpireTime>
 800cbce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800cbd0:	68bb      	ldr	r3, [r7, #8]
 800cbd2:	4619      	mov	r1, r3
 800cbd4:	68f8      	ldr	r0, [r7, #12]
 800cbd6:	f000 f805 	bl	800cbe4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800cbda:	f000 f8d7 	bl	800cd8c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800cbde:	bf00      	nop
 800cbe0:	e7f0      	b.n	800cbc4 <prvTimerTask+0x8>
	...

0800cbe4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b084      	sub	sp, #16
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
 800cbec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800cbee:	f7ff fa29 	bl	800c044 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cbf2:	f107 0308 	add.w	r3, r7, #8
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	f000 f866 	bl	800ccc8 <prvSampleTimeNow>
 800cbfc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800cbfe:	68bb      	ldr	r3, [r7, #8]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d130      	bne.n	800cc66 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800cc04:	683b      	ldr	r3, [r7, #0]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d10a      	bne.n	800cc20 <prvProcessTimerOrBlockTask+0x3c>
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	429a      	cmp	r2, r3
 800cc10:	d806      	bhi.n	800cc20 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800cc12:	f7ff fa25 	bl	800c060 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cc16:	68f9      	ldr	r1, [r7, #12]
 800cc18:	6878      	ldr	r0, [r7, #4]
 800cc1a:	f7ff ff81 	bl	800cb20 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cc1e:	e024      	b.n	800cc6a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d008      	beq.n	800cc38 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cc26:	4b13      	ldr	r3, [pc, #76]	@ (800cc74 <prvProcessTimerOrBlockTask+0x90>)
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d101      	bne.n	800cc34 <prvProcessTimerOrBlockTask+0x50>
 800cc30:	2301      	movs	r3, #1
 800cc32:	e000      	b.n	800cc36 <prvProcessTimerOrBlockTask+0x52>
 800cc34:	2300      	movs	r3, #0
 800cc36:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cc38:	4b0f      	ldr	r3, [pc, #60]	@ (800cc78 <prvProcessTimerOrBlockTask+0x94>)
 800cc3a:	6818      	ldr	r0, [r3, #0]
 800cc3c:	687a      	ldr	r2, [r7, #4]
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	1ad3      	subs	r3, r2, r3
 800cc42:	683a      	ldr	r2, [r7, #0]
 800cc44:	4619      	mov	r1, r3
 800cc46:	f7fe ff65 	bl	800bb14 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cc4a:	f7ff fa09 	bl	800c060 <xTaskResumeAll>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d10a      	bne.n	800cc6a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800cc54:	4b09      	ldr	r3, [pc, #36]	@ (800cc7c <prvProcessTimerOrBlockTask+0x98>)
 800cc56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc5a:	601a      	str	r2, [r3, #0]
 800cc5c:	f3bf 8f4f 	dsb	sy
 800cc60:	f3bf 8f6f 	isb	sy
}
 800cc64:	e001      	b.n	800cc6a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800cc66:	f7ff f9fb 	bl	800c060 <xTaskResumeAll>
}
 800cc6a:	bf00      	nop
 800cc6c:	3710      	adds	r7, #16
 800cc6e:	46bd      	mov	sp, r7
 800cc70:	bd80      	pop	{r7, pc}
 800cc72:	bf00      	nop
 800cc74:	20001324 	.word	0x20001324
 800cc78:	20001328 	.word	0x20001328
 800cc7c:	e000ed04 	.word	0xe000ed04

0800cc80 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cc80:	b480      	push	{r7}
 800cc82:	b085      	sub	sp, #20
 800cc84:	af00      	add	r7, sp, #0
 800cc86:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cc88:	4b0e      	ldr	r3, [pc, #56]	@ (800ccc4 <prvGetNextExpireTime+0x44>)
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d101      	bne.n	800cc96 <prvGetNextExpireTime+0x16>
 800cc92:	2201      	movs	r2, #1
 800cc94:	e000      	b.n	800cc98 <prvGetNextExpireTime+0x18>
 800cc96:	2200      	movs	r2, #0
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d105      	bne.n	800ccb0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cca4:	4b07      	ldr	r3, [pc, #28]	@ (800ccc4 <prvGetNextExpireTime+0x44>)
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	68db      	ldr	r3, [r3, #12]
 800ccaa:	681b      	ldr	r3, [r3, #0]
 800ccac:	60fb      	str	r3, [r7, #12]
 800ccae:	e001      	b.n	800ccb4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ccb0:	2300      	movs	r3, #0
 800ccb2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ccb4:	68fb      	ldr	r3, [r7, #12]
}
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	3714      	adds	r7, #20
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc0:	4770      	bx	lr
 800ccc2:	bf00      	nop
 800ccc4:	20001320 	.word	0x20001320

0800ccc8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b084      	sub	sp, #16
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ccd0:	f7ff fa64 	bl	800c19c <xTaskGetTickCount>
 800ccd4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ccd6:	4b0b      	ldr	r3, [pc, #44]	@ (800cd04 <prvSampleTimeNow+0x3c>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	68fa      	ldr	r2, [r7, #12]
 800ccdc:	429a      	cmp	r2, r3
 800ccde:	d205      	bcs.n	800ccec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800cce0:	f000 f93a 	bl	800cf58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	2201      	movs	r2, #1
 800cce8:	601a      	str	r2, [r3, #0]
 800ccea:	e002      	b.n	800ccf2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	2200      	movs	r2, #0
 800ccf0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ccf2:	4a04      	ldr	r2, [pc, #16]	@ (800cd04 <prvSampleTimeNow+0x3c>)
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
}
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	3710      	adds	r7, #16
 800ccfe:	46bd      	mov	sp, r7
 800cd00:	bd80      	pop	{r7, pc}
 800cd02:	bf00      	nop
 800cd04:	20001330 	.word	0x20001330

0800cd08 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b086      	sub	sp, #24
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	60f8      	str	r0, [r7, #12]
 800cd10:	60b9      	str	r1, [r7, #8]
 800cd12:	607a      	str	r2, [r7, #4]
 800cd14:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cd16:	2300      	movs	r3, #0
 800cd18:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	68ba      	ldr	r2, [r7, #8]
 800cd1e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	68fa      	ldr	r2, [r7, #12]
 800cd24:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cd26:	68ba      	ldr	r2, [r7, #8]
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	429a      	cmp	r2, r3
 800cd2c:	d812      	bhi.n	800cd54 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd2e:	687a      	ldr	r2, [r7, #4]
 800cd30:	683b      	ldr	r3, [r7, #0]
 800cd32:	1ad2      	subs	r2, r2, r3
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	699b      	ldr	r3, [r3, #24]
 800cd38:	429a      	cmp	r2, r3
 800cd3a:	d302      	bcc.n	800cd42 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	617b      	str	r3, [r7, #20]
 800cd40:	e01b      	b.n	800cd7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cd42:	4b10      	ldr	r3, [pc, #64]	@ (800cd84 <prvInsertTimerInActiveList+0x7c>)
 800cd44:	681a      	ldr	r2, [r3, #0]
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	3304      	adds	r3, #4
 800cd4a:	4619      	mov	r1, r3
 800cd4c:	4610      	mov	r0, r2
 800cd4e:	f7fe f9b8 	bl	800b0c2 <vListInsert>
 800cd52:	e012      	b.n	800cd7a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cd54:	687a      	ldr	r2, [r7, #4]
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	429a      	cmp	r2, r3
 800cd5a:	d206      	bcs.n	800cd6a <prvInsertTimerInActiveList+0x62>
 800cd5c:	68ba      	ldr	r2, [r7, #8]
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	429a      	cmp	r2, r3
 800cd62:	d302      	bcc.n	800cd6a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cd64:	2301      	movs	r3, #1
 800cd66:	617b      	str	r3, [r7, #20]
 800cd68:	e007      	b.n	800cd7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cd6a:	4b07      	ldr	r3, [pc, #28]	@ (800cd88 <prvInsertTimerInActiveList+0x80>)
 800cd6c:	681a      	ldr	r2, [r3, #0]
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	3304      	adds	r3, #4
 800cd72:	4619      	mov	r1, r3
 800cd74:	4610      	mov	r0, r2
 800cd76:	f7fe f9a4 	bl	800b0c2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cd7a:	697b      	ldr	r3, [r7, #20]
}
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	3718      	adds	r7, #24
 800cd80:	46bd      	mov	sp, r7
 800cd82:	bd80      	pop	{r7, pc}
 800cd84:	20001324 	.word	0x20001324
 800cd88:	20001320 	.word	0x20001320

0800cd8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b08e      	sub	sp, #56	@ 0x38
 800cd90:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cd92:	e0ce      	b.n	800cf32 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	da19      	bge.n	800cdce <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cd9a:	1d3b      	adds	r3, r7, #4
 800cd9c:	3304      	adds	r3, #4
 800cd9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cda0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d10b      	bne.n	800cdbe <prvProcessReceivedCommands+0x32>
	__asm volatile
 800cda6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdaa:	f383 8811 	msr	BASEPRI, r3
 800cdae:	f3bf 8f6f 	isb	sy
 800cdb2:	f3bf 8f4f 	dsb	sy
 800cdb6:	61fb      	str	r3, [r7, #28]
}
 800cdb8:	bf00      	nop
 800cdba:	bf00      	nop
 800cdbc:	e7fd      	b.n	800cdba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cdbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cdc4:	6850      	ldr	r0, [r2, #4]
 800cdc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cdc8:	6892      	ldr	r2, [r2, #8]
 800cdca:	4611      	mov	r1, r2
 800cdcc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	f2c0 80ae 	blt.w	800cf32 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cdda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cddc:	695b      	ldr	r3, [r3, #20]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d004      	beq.n	800cdec <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cde2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cde4:	3304      	adds	r3, #4
 800cde6:	4618      	mov	r0, r3
 800cde8:	f7fe f9a4 	bl	800b134 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cdec:	463b      	mov	r3, r7
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f7ff ff6a 	bl	800ccc8 <prvSampleTimeNow>
 800cdf4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	2b09      	cmp	r3, #9
 800cdfa:	f200 8097 	bhi.w	800cf2c <prvProcessReceivedCommands+0x1a0>
 800cdfe:	a201      	add	r2, pc, #4	@ (adr r2, 800ce04 <prvProcessReceivedCommands+0x78>)
 800ce00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce04:	0800ce2d 	.word	0x0800ce2d
 800ce08:	0800ce2d 	.word	0x0800ce2d
 800ce0c:	0800ce2d 	.word	0x0800ce2d
 800ce10:	0800cea3 	.word	0x0800cea3
 800ce14:	0800ceb7 	.word	0x0800ceb7
 800ce18:	0800cf03 	.word	0x0800cf03
 800ce1c:	0800ce2d 	.word	0x0800ce2d
 800ce20:	0800ce2d 	.word	0x0800ce2d
 800ce24:	0800cea3 	.word	0x0800cea3
 800ce28:	0800ceb7 	.word	0x0800ceb7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ce2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce32:	f043 0301 	orr.w	r3, r3, #1
 800ce36:	b2da      	uxtb	r2, r3
 800ce38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ce3e:	68ba      	ldr	r2, [r7, #8]
 800ce40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce42:	699b      	ldr	r3, [r3, #24]
 800ce44:	18d1      	adds	r1, r2, r3
 800ce46:	68bb      	ldr	r3, [r7, #8]
 800ce48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ce4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce4c:	f7ff ff5c 	bl	800cd08 <prvInsertTimerInActiveList>
 800ce50:	4603      	mov	r3, r0
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d06c      	beq.n	800cf30 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ce56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce58:	6a1b      	ldr	r3, [r3, #32]
 800ce5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce5c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ce5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ce64:	f003 0304 	and.w	r3, r3, #4
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d061      	beq.n	800cf30 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ce6c:	68ba      	ldr	r2, [r7, #8]
 800ce6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce70:	699b      	ldr	r3, [r3, #24]
 800ce72:	441a      	add	r2, r3
 800ce74:	2300      	movs	r3, #0
 800ce76:	9300      	str	r3, [sp, #0]
 800ce78:	2300      	movs	r3, #0
 800ce7a:	2100      	movs	r1, #0
 800ce7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ce7e:	f7ff fe01 	bl	800ca84 <xTimerGenericCommand>
 800ce82:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ce84:	6a3b      	ldr	r3, [r7, #32]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d152      	bne.n	800cf30 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ce8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce8e:	f383 8811 	msr	BASEPRI, r3
 800ce92:	f3bf 8f6f 	isb	sy
 800ce96:	f3bf 8f4f 	dsb	sy
 800ce9a:	61bb      	str	r3, [r7, #24]
}
 800ce9c:	bf00      	nop
 800ce9e:	bf00      	nop
 800cea0:	e7fd      	b.n	800ce9e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cea8:	f023 0301 	bic.w	r3, r3, #1
 800ceac:	b2da      	uxtb	r2, r3
 800ceae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceb0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ceb4:	e03d      	b.n	800cf32 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ceb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ceb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cebc:	f043 0301 	orr.w	r3, r3, #1
 800cec0:	b2da      	uxtb	r2, r3
 800cec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cec4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cec8:	68ba      	ldr	r2, [r7, #8]
 800ceca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cecc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ced0:	699b      	ldr	r3, [r3, #24]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d10b      	bne.n	800ceee <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ced6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceda:	f383 8811 	msr	BASEPRI, r3
 800cede:	f3bf 8f6f 	isb	sy
 800cee2:	f3bf 8f4f 	dsb	sy
 800cee6:	617b      	str	r3, [r7, #20]
}
 800cee8:	bf00      	nop
 800ceea:	bf00      	nop
 800ceec:	e7fd      	b.n	800ceea <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ceee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef0:	699a      	ldr	r2, [r3, #24]
 800cef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cef4:	18d1      	adds	r1, r2, r3
 800cef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cef8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cefa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cefc:	f7ff ff04 	bl	800cd08 <prvInsertTimerInActiveList>
					break;
 800cf00:	e017      	b.n	800cf32 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cf02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf08:	f003 0302 	and.w	r3, r3, #2
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d103      	bne.n	800cf18 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800cf10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cf12:	f000 fbe9 	bl	800d6e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cf16:	e00c      	b.n	800cf32 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cf18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf1e:	f023 0301 	bic.w	r3, r3, #1
 800cf22:	b2da      	uxtb	r2, r3
 800cf24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800cf2a:	e002      	b.n	800cf32 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800cf2c:	bf00      	nop
 800cf2e:	e000      	b.n	800cf32 <prvProcessReceivedCommands+0x1a6>
					break;
 800cf30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cf32:	4b08      	ldr	r3, [pc, #32]	@ (800cf54 <prvProcessReceivedCommands+0x1c8>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	1d39      	adds	r1, r7, #4
 800cf38:	2200      	movs	r2, #0
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f7fe fbce 	bl	800b6dc <xQueueReceive>
 800cf40:	4603      	mov	r3, r0
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	f47f af26 	bne.w	800cd94 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cf48:	bf00      	nop
 800cf4a:	bf00      	nop
 800cf4c:	3730      	adds	r7, #48	@ 0x30
 800cf4e:	46bd      	mov	sp, r7
 800cf50:	bd80      	pop	{r7, pc}
 800cf52:	bf00      	nop
 800cf54:	20001328 	.word	0x20001328

0800cf58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b088      	sub	sp, #32
 800cf5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cf5e:	e049      	b.n	800cff4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cf60:	4b2e      	ldr	r3, [pc, #184]	@ (800d01c <prvSwitchTimerLists+0xc4>)
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	68db      	ldr	r3, [r3, #12]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cf6a:	4b2c      	ldr	r3, [pc, #176]	@ (800d01c <prvSwitchTimerLists+0xc4>)
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	68db      	ldr	r3, [r3, #12]
 800cf70:	68db      	ldr	r3, [r3, #12]
 800cf72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	3304      	adds	r3, #4
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f7fe f8db 	bl	800b134 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	6a1b      	ldr	r3, [r3, #32]
 800cf82:	68f8      	ldr	r0, [r7, #12]
 800cf84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800cf8c:	f003 0304 	and.w	r3, r3, #4
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d02f      	beq.n	800cff4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	699b      	ldr	r3, [r3, #24]
 800cf98:	693a      	ldr	r2, [r7, #16]
 800cf9a:	4413      	add	r3, r2
 800cf9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cf9e:	68ba      	ldr	r2, [r7, #8]
 800cfa0:	693b      	ldr	r3, [r7, #16]
 800cfa2:	429a      	cmp	r2, r3
 800cfa4:	d90e      	bls.n	800cfc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	68ba      	ldr	r2, [r7, #8]
 800cfaa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	68fa      	ldr	r2, [r7, #12]
 800cfb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cfb2:	4b1a      	ldr	r3, [pc, #104]	@ (800d01c <prvSwitchTimerLists+0xc4>)
 800cfb4:	681a      	ldr	r2, [r3, #0]
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	3304      	adds	r3, #4
 800cfba:	4619      	mov	r1, r3
 800cfbc:	4610      	mov	r0, r2
 800cfbe:	f7fe f880 	bl	800b0c2 <vListInsert>
 800cfc2:	e017      	b.n	800cff4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	9300      	str	r3, [sp, #0]
 800cfc8:	2300      	movs	r3, #0
 800cfca:	693a      	ldr	r2, [r7, #16]
 800cfcc:	2100      	movs	r1, #0
 800cfce:	68f8      	ldr	r0, [r7, #12]
 800cfd0:	f7ff fd58 	bl	800ca84 <xTimerGenericCommand>
 800cfd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d10b      	bne.n	800cff4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800cfdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfe0:	f383 8811 	msr	BASEPRI, r3
 800cfe4:	f3bf 8f6f 	isb	sy
 800cfe8:	f3bf 8f4f 	dsb	sy
 800cfec:	603b      	str	r3, [r7, #0]
}
 800cfee:	bf00      	nop
 800cff0:	bf00      	nop
 800cff2:	e7fd      	b.n	800cff0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cff4:	4b09      	ldr	r3, [pc, #36]	@ (800d01c <prvSwitchTimerLists+0xc4>)
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d1b0      	bne.n	800cf60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cffe:	4b07      	ldr	r3, [pc, #28]	@ (800d01c <prvSwitchTimerLists+0xc4>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d004:	4b06      	ldr	r3, [pc, #24]	@ (800d020 <prvSwitchTimerLists+0xc8>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	4a04      	ldr	r2, [pc, #16]	@ (800d01c <prvSwitchTimerLists+0xc4>)
 800d00a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d00c:	4a04      	ldr	r2, [pc, #16]	@ (800d020 <prvSwitchTimerLists+0xc8>)
 800d00e:	697b      	ldr	r3, [r7, #20]
 800d010:	6013      	str	r3, [r2, #0]
}
 800d012:	bf00      	nop
 800d014:	3718      	adds	r7, #24
 800d016:	46bd      	mov	sp, r7
 800d018:	bd80      	pop	{r7, pc}
 800d01a:	bf00      	nop
 800d01c:	20001320 	.word	0x20001320
 800d020:	20001324 	.word	0x20001324

0800d024 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b082      	sub	sp, #8
 800d028:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d02a:	f000 f96d 	bl	800d308 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d02e:	4b15      	ldr	r3, [pc, #84]	@ (800d084 <prvCheckForValidListAndQueue+0x60>)
 800d030:	681b      	ldr	r3, [r3, #0]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d120      	bne.n	800d078 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d036:	4814      	ldr	r0, [pc, #80]	@ (800d088 <prvCheckForValidListAndQueue+0x64>)
 800d038:	f7fd fff2 	bl	800b020 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d03c:	4813      	ldr	r0, [pc, #76]	@ (800d08c <prvCheckForValidListAndQueue+0x68>)
 800d03e:	f7fd ffef 	bl	800b020 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d042:	4b13      	ldr	r3, [pc, #76]	@ (800d090 <prvCheckForValidListAndQueue+0x6c>)
 800d044:	4a10      	ldr	r2, [pc, #64]	@ (800d088 <prvCheckForValidListAndQueue+0x64>)
 800d046:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d048:	4b12      	ldr	r3, [pc, #72]	@ (800d094 <prvCheckForValidListAndQueue+0x70>)
 800d04a:	4a10      	ldr	r2, [pc, #64]	@ (800d08c <prvCheckForValidListAndQueue+0x68>)
 800d04c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d04e:	2300      	movs	r3, #0
 800d050:	9300      	str	r3, [sp, #0]
 800d052:	4b11      	ldr	r3, [pc, #68]	@ (800d098 <prvCheckForValidListAndQueue+0x74>)
 800d054:	4a11      	ldr	r2, [pc, #68]	@ (800d09c <prvCheckForValidListAndQueue+0x78>)
 800d056:	2110      	movs	r1, #16
 800d058:	200a      	movs	r0, #10
 800d05a:	f7fe f8ff 	bl	800b25c <xQueueGenericCreateStatic>
 800d05e:	4603      	mov	r3, r0
 800d060:	4a08      	ldr	r2, [pc, #32]	@ (800d084 <prvCheckForValidListAndQueue+0x60>)
 800d062:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d064:	4b07      	ldr	r3, [pc, #28]	@ (800d084 <prvCheckForValidListAndQueue+0x60>)
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d005      	beq.n	800d078 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d06c:	4b05      	ldr	r3, [pc, #20]	@ (800d084 <prvCheckForValidListAndQueue+0x60>)
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	490b      	ldr	r1, [pc, #44]	@ (800d0a0 <prvCheckForValidListAndQueue+0x7c>)
 800d072:	4618      	mov	r0, r3
 800d074:	f7fe fd24 	bl	800bac0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d078:	f000 f978 	bl	800d36c <vPortExitCritical>
}
 800d07c:	bf00      	nop
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}
 800d082:	bf00      	nop
 800d084:	20001328 	.word	0x20001328
 800d088:	200012f8 	.word	0x200012f8
 800d08c:	2000130c 	.word	0x2000130c
 800d090:	20001320 	.word	0x20001320
 800d094:	20001324 	.word	0x20001324
 800d098:	200013d4 	.word	0x200013d4
 800d09c:	20001334 	.word	0x20001334
 800d0a0:	0800db44 	.word	0x0800db44

0800d0a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d0a4:	b480      	push	{r7}
 800d0a6:	b085      	sub	sp, #20
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	60f8      	str	r0, [r7, #12]
 800d0ac:	60b9      	str	r1, [r7, #8]
 800d0ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	3b04      	subs	r3, #4
 800d0b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800d0bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	3b04      	subs	r3, #4
 800d0c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d0c4:	68bb      	ldr	r3, [r7, #8]
 800d0c6:	f023 0201 	bic.w	r2, r3, #1
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	3b04      	subs	r3, #4
 800d0d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d0d4:	4a0c      	ldr	r2, [pc, #48]	@ (800d108 <pxPortInitialiseStack+0x64>)
 800d0d6:	68fb      	ldr	r3, [r7, #12]
 800d0d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	3b14      	subs	r3, #20
 800d0de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d0e0:	687a      	ldr	r2, [r7, #4]
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	3b04      	subs	r3, #4
 800d0ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	f06f 0202 	mvn.w	r2, #2
 800d0f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	3b20      	subs	r3, #32
 800d0f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
}
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	3714      	adds	r7, #20
 800d100:	46bd      	mov	sp, r7
 800d102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d106:	4770      	bx	lr
 800d108:	0800d10d 	.word	0x0800d10d

0800d10c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d10c:	b480      	push	{r7}
 800d10e:	b085      	sub	sp, #20
 800d110:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d112:	2300      	movs	r3, #0
 800d114:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d116:	4b13      	ldr	r3, [pc, #76]	@ (800d164 <prvTaskExitError+0x58>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d11e:	d00b      	beq.n	800d138 <prvTaskExitError+0x2c>
	__asm volatile
 800d120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d124:	f383 8811 	msr	BASEPRI, r3
 800d128:	f3bf 8f6f 	isb	sy
 800d12c:	f3bf 8f4f 	dsb	sy
 800d130:	60fb      	str	r3, [r7, #12]
}
 800d132:	bf00      	nop
 800d134:	bf00      	nop
 800d136:	e7fd      	b.n	800d134 <prvTaskExitError+0x28>
	__asm volatile
 800d138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d13c:	f383 8811 	msr	BASEPRI, r3
 800d140:	f3bf 8f6f 	isb	sy
 800d144:	f3bf 8f4f 	dsb	sy
 800d148:	60bb      	str	r3, [r7, #8]
}
 800d14a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d14c:	bf00      	nop
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	2b00      	cmp	r3, #0
 800d152:	d0fc      	beq.n	800d14e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d154:	bf00      	nop
 800d156:	bf00      	nop
 800d158:	3714      	adds	r7, #20
 800d15a:	46bd      	mov	sp, r7
 800d15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d160:	4770      	bx	lr
 800d162:	bf00      	nop
 800d164:	20000014 	.word	0x20000014
	...

0800d170 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d170:	4b07      	ldr	r3, [pc, #28]	@ (800d190 <pxCurrentTCBConst2>)
 800d172:	6819      	ldr	r1, [r3, #0]
 800d174:	6808      	ldr	r0, [r1, #0]
 800d176:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d17a:	f380 8809 	msr	PSP, r0
 800d17e:	f3bf 8f6f 	isb	sy
 800d182:	f04f 0000 	mov.w	r0, #0
 800d186:	f380 8811 	msr	BASEPRI, r0
 800d18a:	4770      	bx	lr
 800d18c:	f3af 8000 	nop.w

0800d190 <pxCurrentTCBConst2>:
 800d190:	20000df8 	.word	0x20000df8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d194:	bf00      	nop
 800d196:	bf00      	nop

0800d198 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d198:	4808      	ldr	r0, [pc, #32]	@ (800d1bc <prvPortStartFirstTask+0x24>)
 800d19a:	6800      	ldr	r0, [r0, #0]
 800d19c:	6800      	ldr	r0, [r0, #0]
 800d19e:	f380 8808 	msr	MSP, r0
 800d1a2:	f04f 0000 	mov.w	r0, #0
 800d1a6:	f380 8814 	msr	CONTROL, r0
 800d1aa:	b662      	cpsie	i
 800d1ac:	b661      	cpsie	f
 800d1ae:	f3bf 8f4f 	dsb	sy
 800d1b2:	f3bf 8f6f 	isb	sy
 800d1b6:	df00      	svc	0
 800d1b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d1ba:	bf00      	nop
 800d1bc:	e000ed08 	.word	0xe000ed08

0800d1c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b086      	sub	sp, #24
 800d1c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d1c6:	4b47      	ldr	r3, [pc, #284]	@ (800d2e4 <xPortStartScheduler+0x124>)
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	4a47      	ldr	r2, [pc, #284]	@ (800d2e8 <xPortStartScheduler+0x128>)
 800d1cc:	4293      	cmp	r3, r2
 800d1ce:	d10b      	bne.n	800d1e8 <xPortStartScheduler+0x28>
	__asm volatile
 800d1d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1d4:	f383 8811 	msr	BASEPRI, r3
 800d1d8:	f3bf 8f6f 	isb	sy
 800d1dc:	f3bf 8f4f 	dsb	sy
 800d1e0:	613b      	str	r3, [r7, #16]
}
 800d1e2:	bf00      	nop
 800d1e4:	bf00      	nop
 800d1e6:	e7fd      	b.n	800d1e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d1e8:	4b3e      	ldr	r3, [pc, #248]	@ (800d2e4 <xPortStartScheduler+0x124>)
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	4a3f      	ldr	r2, [pc, #252]	@ (800d2ec <xPortStartScheduler+0x12c>)
 800d1ee:	4293      	cmp	r3, r2
 800d1f0:	d10b      	bne.n	800d20a <xPortStartScheduler+0x4a>
	__asm volatile
 800d1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1f6:	f383 8811 	msr	BASEPRI, r3
 800d1fa:	f3bf 8f6f 	isb	sy
 800d1fe:	f3bf 8f4f 	dsb	sy
 800d202:	60fb      	str	r3, [r7, #12]
}
 800d204:	bf00      	nop
 800d206:	bf00      	nop
 800d208:	e7fd      	b.n	800d206 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d20a:	4b39      	ldr	r3, [pc, #228]	@ (800d2f0 <xPortStartScheduler+0x130>)
 800d20c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d20e:	697b      	ldr	r3, [r7, #20]
 800d210:	781b      	ldrb	r3, [r3, #0]
 800d212:	b2db      	uxtb	r3, r3
 800d214:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d216:	697b      	ldr	r3, [r7, #20]
 800d218:	22ff      	movs	r2, #255	@ 0xff
 800d21a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d21c:	697b      	ldr	r3, [r7, #20]
 800d21e:	781b      	ldrb	r3, [r3, #0]
 800d220:	b2db      	uxtb	r3, r3
 800d222:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d224:	78fb      	ldrb	r3, [r7, #3]
 800d226:	b2db      	uxtb	r3, r3
 800d228:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800d22c:	b2da      	uxtb	r2, r3
 800d22e:	4b31      	ldr	r3, [pc, #196]	@ (800d2f4 <xPortStartScheduler+0x134>)
 800d230:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d232:	4b31      	ldr	r3, [pc, #196]	@ (800d2f8 <xPortStartScheduler+0x138>)
 800d234:	2207      	movs	r2, #7
 800d236:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d238:	e009      	b.n	800d24e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800d23a:	4b2f      	ldr	r3, [pc, #188]	@ (800d2f8 <xPortStartScheduler+0x138>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	3b01      	subs	r3, #1
 800d240:	4a2d      	ldr	r2, [pc, #180]	@ (800d2f8 <xPortStartScheduler+0x138>)
 800d242:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d244:	78fb      	ldrb	r3, [r7, #3]
 800d246:	b2db      	uxtb	r3, r3
 800d248:	005b      	lsls	r3, r3, #1
 800d24a:	b2db      	uxtb	r3, r3
 800d24c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d24e:	78fb      	ldrb	r3, [r7, #3]
 800d250:	b2db      	uxtb	r3, r3
 800d252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d256:	2b80      	cmp	r3, #128	@ 0x80
 800d258:	d0ef      	beq.n	800d23a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d25a:	4b27      	ldr	r3, [pc, #156]	@ (800d2f8 <xPortStartScheduler+0x138>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	f1c3 0307 	rsb	r3, r3, #7
 800d262:	2b04      	cmp	r3, #4
 800d264:	d00b      	beq.n	800d27e <xPortStartScheduler+0xbe>
	__asm volatile
 800d266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d26a:	f383 8811 	msr	BASEPRI, r3
 800d26e:	f3bf 8f6f 	isb	sy
 800d272:	f3bf 8f4f 	dsb	sy
 800d276:	60bb      	str	r3, [r7, #8]
}
 800d278:	bf00      	nop
 800d27a:	bf00      	nop
 800d27c:	e7fd      	b.n	800d27a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d27e:	4b1e      	ldr	r3, [pc, #120]	@ (800d2f8 <xPortStartScheduler+0x138>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	021b      	lsls	r3, r3, #8
 800d284:	4a1c      	ldr	r2, [pc, #112]	@ (800d2f8 <xPortStartScheduler+0x138>)
 800d286:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d288:	4b1b      	ldr	r3, [pc, #108]	@ (800d2f8 <xPortStartScheduler+0x138>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d290:	4a19      	ldr	r2, [pc, #100]	@ (800d2f8 <xPortStartScheduler+0x138>)
 800d292:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	b2da      	uxtb	r2, r3
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d29c:	4b17      	ldr	r3, [pc, #92]	@ (800d2fc <xPortStartScheduler+0x13c>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	4a16      	ldr	r2, [pc, #88]	@ (800d2fc <xPortStartScheduler+0x13c>)
 800d2a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800d2a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d2a8:	4b14      	ldr	r3, [pc, #80]	@ (800d2fc <xPortStartScheduler+0x13c>)
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	4a13      	ldr	r2, [pc, #76]	@ (800d2fc <xPortStartScheduler+0x13c>)
 800d2ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800d2b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d2b4:	f000 f8da 	bl	800d46c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d2b8:	4b11      	ldr	r3, [pc, #68]	@ (800d300 <xPortStartScheduler+0x140>)
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d2be:	f000 f8f9 	bl	800d4b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d2c2:	4b10      	ldr	r3, [pc, #64]	@ (800d304 <xPortStartScheduler+0x144>)
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	4a0f      	ldr	r2, [pc, #60]	@ (800d304 <xPortStartScheduler+0x144>)
 800d2c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800d2cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d2ce:	f7ff ff63 	bl	800d198 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d2d2:	f7ff f82d 	bl	800c330 <vTaskSwitchContext>
	prvTaskExitError();
 800d2d6:	f7ff ff19 	bl	800d10c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d2da:	2300      	movs	r3, #0
}
 800d2dc:	4618      	mov	r0, r3
 800d2de:	3718      	adds	r7, #24
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	bd80      	pop	{r7, pc}
 800d2e4:	e000ed00 	.word	0xe000ed00
 800d2e8:	410fc271 	.word	0x410fc271
 800d2ec:	410fc270 	.word	0x410fc270
 800d2f0:	e000e400 	.word	0xe000e400
 800d2f4:	20001424 	.word	0x20001424
 800d2f8:	20001428 	.word	0x20001428
 800d2fc:	e000ed20 	.word	0xe000ed20
 800d300:	20000014 	.word	0x20000014
 800d304:	e000ef34 	.word	0xe000ef34

0800d308 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d308:	b480      	push	{r7}
 800d30a:	b083      	sub	sp, #12
 800d30c:	af00      	add	r7, sp, #0
	__asm volatile
 800d30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d312:	f383 8811 	msr	BASEPRI, r3
 800d316:	f3bf 8f6f 	isb	sy
 800d31a:	f3bf 8f4f 	dsb	sy
 800d31e:	607b      	str	r3, [r7, #4]
}
 800d320:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d322:	4b10      	ldr	r3, [pc, #64]	@ (800d364 <vPortEnterCritical+0x5c>)
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	3301      	adds	r3, #1
 800d328:	4a0e      	ldr	r2, [pc, #56]	@ (800d364 <vPortEnterCritical+0x5c>)
 800d32a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d32c:	4b0d      	ldr	r3, [pc, #52]	@ (800d364 <vPortEnterCritical+0x5c>)
 800d32e:	681b      	ldr	r3, [r3, #0]
 800d330:	2b01      	cmp	r3, #1
 800d332:	d110      	bne.n	800d356 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d334:	4b0c      	ldr	r3, [pc, #48]	@ (800d368 <vPortEnterCritical+0x60>)
 800d336:	681b      	ldr	r3, [r3, #0]
 800d338:	b2db      	uxtb	r3, r3
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d00b      	beq.n	800d356 <vPortEnterCritical+0x4e>
	__asm volatile
 800d33e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d342:	f383 8811 	msr	BASEPRI, r3
 800d346:	f3bf 8f6f 	isb	sy
 800d34a:	f3bf 8f4f 	dsb	sy
 800d34e:	603b      	str	r3, [r7, #0]
}
 800d350:	bf00      	nop
 800d352:	bf00      	nop
 800d354:	e7fd      	b.n	800d352 <vPortEnterCritical+0x4a>
	}
}
 800d356:	bf00      	nop
 800d358:	370c      	adds	r7, #12
 800d35a:	46bd      	mov	sp, r7
 800d35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d360:	4770      	bx	lr
 800d362:	bf00      	nop
 800d364:	20000014 	.word	0x20000014
 800d368:	e000ed04 	.word	0xe000ed04

0800d36c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d36c:	b480      	push	{r7}
 800d36e:	b083      	sub	sp, #12
 800d370:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d372:	4b12      	ldr	r3, [pc, #72]	@ (800d3bc <vPortExitCritical+0x50>)
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d10b      	bne.n	800d392 <vPortExitCritical+0x26>
	__asm volatile
 800d37a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d37e:	f383 8811 	msr	BASEPRI, r3
 800d382:	f3bf 8f6f 	isb	sy
 800d386:	f3bf 8f4f 	dsb	sy
 800d38a:	607b      	str	r3, [r7, #4]
}
 800d38c:	bf00      	nop
 800d38e:	bf00      	nop
 800d390:	e7fd      	b.n	800d38e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d392:	4b0a      	ldr	r3, [pc, #40]	@ (800d3bc <vPortExitCritical+0x50>)
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	3b01      	subs	r3, #1
 800d398:	4a08      	ldr	r2, [pc, #32]	@ (800d3bc <vPortExitCritical+0x50>)
 800d39a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d39c:	4b07      	ldr	r3, [pc, #28]	@ (800d3bc <vPortExitCritical+0x50>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d105      	bne.n	800d3b0 <vPortExitCritical+0x44>
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	f383 8811 	msr	BASEPRI, r3
}
 800d3ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d3b0:	bf00      	nop
 800d3b2:	370c      	adds	r7, #12
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ba:	4770      	bx	lr
 800d3bc:	20000014 	.word	0x20000014

0800d3c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d3c0:	f3ef 8009 	mrs	r0, PSP
 800d3c4:	f3bf 8f6f 	isb	sy
 800d3c8:	4b15      	ldr	r3, [pc, #84]	@ (800d420 <pxCurrentTCBConst>)
 800d3ca:	681a      	ldr	r2, [r3, #0]
 800d3cc:	f01e 0f10 	tst.w	lr, #16
 800d3d0:	bf08      	it	eq
 800d3d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d3d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3da:	6010      	str	r0, [r2, #0]
 800d3dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d3e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800d3e4:	f380 8811 	msr	BASEPRI, r0
 800d3e8:	f3bf 8f4f 	dsb	sy
 800d3ec:	f3bf 8f6f 	isb	sy
 800d3f0:	f7fe ff9e 	bl	800c330 <vTaskSwitchContext>
 800d3f4:	f04f 0000 	mov.w	r0, #0
 800d3f8:	f380 8811 	msr	BASEPRI, r0
 800d3fc:	bc09      	pop	{r0, r3}
 800d3fe:	6819      	ldr	r1, [r3, #0]
 800d400:	6808      	ldr	r0, [r1, #0]
 800d402:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d406:	f01e 0f10 	tst.w	lr, #16
 800d40a:	bf08      	it	eq
 800d40c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d410:	f380 8809 	msr	PSP, r0
 800d414:	f3bf 8f6f 	isb	sy
 800d418:	4770      	bx	lr
 800d41a:	bf00      	nop
 800d41c:	f3af 8000 	nop.w

0800d420 <pxCurrentTCBConst>:
 800d420:	20000df8 	.word	0x20000df8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d424:	bf00      	nop
 800d426:	bf00      	nop

0800d428 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b082      	sub	sp, #8
 800d42c:	af00      	add	r7, sp, #0
	__asm volatile
 800d42e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d432:	f383 8811 	msr	BASEPRI, r3
 800d436:	f3bf 8f6f 	isb	sy
 800d43a:	f3bf 8f4f 	dsb	sy
 800d43e:	607b      	str	r3, [r7, #4]
}
 800d440:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d442:	f7fe febb 	bl	800c1bc <xTaskIncrementTick>
 800d446:	4603      	mov	r3, r0
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d003      	beq.n	800d454 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d44c:	4b06      	ldr	r3, [pc, #24]	@ (800d468 <xPortSysTickHandler+0x40>)
 800d44e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d452:	601a      	str	r2, [r3, #0]
 800d454:	2300      	movs	r3, #0
 800d456:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d458:	683b      	ldr	r3, [r7, #0]
 800d45a:	f383 8811 	msr	BASEPRI, r3
}
 800d45e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d460:	bf00      	nop
 800d462:	3708      	adds	r7, #8
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}
 800d468:	e000ed04 	.word	0xe000ed04

0800d46c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d46c:	b480      	push	{r7}
 800d46e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d470:	4b0b      	ldr	r3, [pc, #44]	@ (800d4a0 <vPortSetupTimerInterrupt+0x34>)
 800d472:	2200      	movs	r2, #0
 800d474:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d476:	4b0b      	ldr	r3, [pc, #44]	@ (800d4a4 <vPortSetupTimerInterrupt+0x38>)
 800d478:	2200      	movs	r2, #0
 800d47a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d47c:	4b0a      	ldr	r3, [pc, #40]	@ (800d4a8 <vPortSetupTimerInterrupt+0x3c>)
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	4a0a      	ldr	r2, [pc, #40]	@ (800d4ac <vPortSetupTimerInterrupt+0x40>)
 800d482:	fba2 2303 	umull	r2, r3, r2, r3
 800d486:	099b      	lsrs	r3, r3, #6
 800d488:	4a09      	ldr	r2, [pc, #36]	@ (800d4b0 <vPortSetupTimerInterrupt+0x44>)
 800d48a:	3b01      	subs	r3, #1
 800d48c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d48e:	4b04      	ldr	r3, [pc, #16]	@ (800d4a0 <vPortSetupTimerInterrupt+0x34>)
 800d490:	2207      	movs	r2, #7
 800d492:	601a      	str	r2, [r3, #0]
}
 800d494:	bf00      	nop
 800d496:	46bd      	mov	sp, r7
 800d498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49c:	4770      	bx	lr
 800d49e:	bf00      	nop
 800d4a0:	e000e010 	.word	0xe000e010
 800d4a4:	e000e018 	.word	0xe000e018
 800d4a8:	20000008 	.word	0x20000008
 800d4ac:	10624dd3 	.word	0x10624dd3
 800d4b0:	e000e014 	.word	0xe000e014

0800d4b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d4b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800d4c4 <vPortEnableVFP+0x10>
 800d4b8:	6801      	ldr	r1, [r0, #0]
 800d4ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800d4be:	6001      	str	r1, [r0, #0]
 800d4c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d4c2:	bf00      	nop
 800d4c4:	e000ed88 	.word	0xe000ed88

0800d4c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d4c8:	b480      	push	{r7}
 800d4ca:	b085      	sub	sp, #20
 800d4cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d4ce:	f3ef 8305 	mrs	r3, IPSR
 800d4d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	2b0f      	cmp	r3, #15
 800d4d8:	d915      	bls.n	800d506 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d4da:	4a18      	ldr	r2, [pc, #96]	@ (800d53c <vPortValidateInterruptPriority+0x74>)
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	4413      	add	r3, r2
 800d4e0:	781b      	ldrb	r3, [r3, #0]
 800d4e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d4e4:	4b16      	ldr	r3, [pc, #88]	@ (800d540 <vPortValidateInterruptPriority+0x78>)
 800d4e6:	781b      	ldrb	r3, [r3, #0]
 800d4e8:	7afa      	ldrb	r2, [r7, #11]
 800d4ea:	429a      	cmp	r2, r3
 800d4ec:	d20b      	bcs.n	800d506 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800d4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4f2:	f383 8811 	msr	BASEPRI, r3
 800d4f6:	f3bf 8f6f 	isb	sy
 800d4fa:	f3bf 8f4f 	dsb	sy
 800d4fe:	607b      	str	r3, [r7, #4]
}
 800d500:	bf00      	nop
 800d502:	bf00      	nop
 800d504:	e7fd      	b.n	800d502 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d506:	4b0f      	ldr	r3, [pc, #60]	@ (800d544 <vPortValidateInterruptPriority+0x7c>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800d50e:	4b0e      	ldr	r3, [pc, #56]	@ (800d548 <vPortValidateInterruptPriority+0x80>)
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	429a      	cmp	r2, r3
 800d514:	d90b      	bls.n	800d52e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800d516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d51a:	f383 8811 	msr	BASEPRI, r3
 800d51e:	f3bf 8f6f 	isb	sy
 800d522:	f3bf 8f4f 	dsb	sy
 800d526:	603b      	str	r3, [r7, #0]
}
 800d528:	bf00      	nop
 800d52a:	bf00      	nop
 800d52c:	e7fd      	b.n	800d52a <vPortValidateInterruptPriority+0x62>
	}
 800d52e:	bf00      	nop
 800d530:	3714      	adds	r7, #20
 800d532:	46bd      	mov	sp, r7
 800d534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d538:	4770      	bx	lr
 800d53a:	bf00      	nop
 800d53c:	e000e3f0 	.word	0xe000e3f0
 800d540:	20001424 	.word	0x20001424
 800d544:	e000ed0c 	.word	0xe000ed0c
 800d548:	20001428 	.word	0x20001428

0800d54c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b08a      	sub	sp, #40	@ 0x28
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d554:	2300      	movs	r3, #0
 800d556:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d558:	f7fe fd74 	bl	800c044 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d55c:	4b5c      	ldr	r3, [pc, #368]	@ (800d6d0 <pvPortMalloc+0x184>)
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d101      	bne.n	800d568 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d564:	f000 f924 	bl	800d7b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d568:	4b5a      	ldr	r3, [pc, #360]	@ (800d6d4 <pvPortMalloc+0x188>)
 800d56a:	681a      	ldr	r2, [r3, #0]
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	4013      	ands	r3, r2
 800d570:	2b00      	cmp	r3, #0
 800d572:	f040 8095 	bne.w	800d6a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d01e      	beq.n	800d5ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800d57c:	2208      	movs	r2, #8
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	4413      	add	r3, r2
 800d582:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	f003 0307 	and.w	r3, r3, #7
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d015      	beq.n	800d5ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	f023 0307 	bic.w	r3, r3, #7
 800d594:	3308      	adds	r3, #8
 800d596:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	f003 0307 	and.w	r3, r3, #7
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d00b      	beq.n	800d5ba <pvPortMalloc+0x6e>
	__asm volatile
 800d5a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5a6:	f383 8811 	msr	BASEPRI, r3
 800d5aa:	f3bf 8f6f 	isb	sy
 800d5ae:	f3bf 8f4f 	dsb	sy
 800d5b2:	617b      	str	r3, [r7, #20]
}
 800d5b4:	bf00      	nop
 800d5b6:	bf00      	nop
 800d5b8:	e7fd      	b.n	800d5b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d06f      	beq.n	800d6a0 <pvPortMalloc+0x154>
 800d5c0:	4b45      	ldr	r3, [pc, #276]	@ (800d6d8 <pvPortMalloc+0x18c>)
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	687a      	ldr	r2, [r7, #4]
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	d86a      	bhi.n	800d6a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d5ca:	4b44      	ldr	r3, [pc, #272]	@ (800d6dc <pvPortMalloc+0x190>)
 800d5cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d5ce:	4b43      	ldr	r3, [pc, #268]	@ (800d6dc <pvPortMalloc+0x190>)
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d5d4:	e004      	b.n	800d5e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800d5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d5da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5e2:	685b      	ldr	r3, [r3, #4]
 800d5e4:	687a      	ldr	r2, [r7, #4]
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d903      	bls.n	800d5f2 <pvPortMalloc+0xa6>
 800d5ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d1f1      	bne.n	800d5d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d5f2:	4b37      	ldr	r3, [pc, #220]	@ (800d6d0 <pvPortMalloc+0x184>)
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d5f8:	429a      	cmp	r2, r3
 800d5fa:	d051      	beq.n	800d6a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d5fc:	6a3b      	ldr	r3, [r7, #32]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	2208      	movs	r2, #8
 800d602:	4413      	add	r3, r2
 800d604:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d608:	681a      	ldr	r2, [r3, #0]
 800d60a:	6a3b      	ldr	r3, [r7, #32]
 800d60c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d610:	685a      	ldr	r2, [r3, #4]
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	1ad2      	subs	r2, r2, r3
 800d616:	2308      	movs	r3, #8
 800d618:	005b      	lsls	r3, r3, #1
 800d61a:	429a      	cmp	r2, r3
 800d61c:	d920      	bls.n	800d660 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d61e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	4413      	add	r3, r2
 800d624:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d626:	69bb      	ldr	r3, [r7, #24]
 800d628:	f003 0307 	and.w	r3, r3, #7
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d00b      	beq.n	800d648 <pvPortMalloc+0xfc>
	__asm volatile
 800d630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d634:	f383 8811 	msr	BASEPRI, r3
 800d638:	f3bf 8f6f 	isb	sy
 800d63c:	f3bf 8f4f 	dsb	sy
 800d640:	613b      	str	r3, [r7, #16]
}
 800d642:	bf00      	nop
 800d644:	bf00      	nop
 800d646:	e7fd      	b.n	800d644 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d64a:	685a      	ldr	r2, [r3, #4]
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	1ad2      	subs	r2, r2, r3
 800d650:	69bb      	ldr	r3, [r7, #24]
 800d652:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d656:	687a      	ldr	r2, [r7, #4]
 800d658:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d65a:	69b8      	ldr	r0, [r7, #24]
 800d65c:	f000 f90a 	bl	800d874 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d660:	4b1d      	ldr	r3, [pc, #116]	@ (800d6d8 <pvPortMalloc+0x18c>)
 800d662:	681a      	ldr	r2, [r3, #0]
 800d664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d666:	685b      	ldr	r3, [r3, #4]
 800d668:	1ad3      	subs	r3, r2, r3
 800d66a:	4a1b      	ldr	r2, [pc, #108]	@ (800d6d8 <pvPortMalloc+0x18c>)
 800d66c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d66e:	4b1a      	ldr	r3, [pc, #104]	@ (800d6d8 <pvPortMalloc+0x18c>)
 800d670:	681a      	ldr	r2, [r3, #0]
 800d672:	4b1b      	ldr	r3, [pc, #108]	@ (800d6e0 <pvPortMalloc+0x194>)
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	429a      	cmp	r2, r3
 800d678:	d203      	bcs.n	800d682 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d67a:	4b17      	ldr	r3, [pc, #92]	@ (800d6d8 <pvPortMalloc+0x18c>)
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	4a18      	ldr	r2, [pc, #96]	@ (800d6e0 <pvPortMalloc+0x194>)
 800d680:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d684:	685a      	ldr	r2, [r3, #4]
 800d686:	4b13      	ldr	r3, [pc, #76]	@ (800d6d4 <pvPortMalloc+0x188>)
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	431a      	orrs	r2, r3
 800d68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d68e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d692:	2200      	movs	r2, #0
 800d694:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d696:	4b13      	ldr	r3, [pc, #76]	@ (800d6e4 <pvPortMalloc+0x198>)
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	3301      	adds	r3, #1
 800d69c:	4a11      	ldr	r2, [pc, #68]	@ (800d6e4 <pvPortMalloc+0x198>)
 800d69e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d6a0:	f7fe fcde 	bl	800c060 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d6a4:	69fb      	ldr	r3, [r7, #28]
 800d6a6:	f003 0307 	and.w	r3, r3, #7
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d00b      	beq.n	800d6c6 <pvPortMalloc+0x17a>
	__asm volatile
 800d6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6b2:	f383 8811 	msr	BASEPRI, r3
 800d6b6:	f3bf 8f6f 	isb	sy
 800d6ba:	f3bf 8f4f 	dsb	sy
 800d6be:	60fb      	str	r3, [r7, #12]
}
 800d6c0:	bf00      	nop
 800d6c2:	bf00      	nop
 800d6c4:	e7fd      	b.n	800d6c2 <pvPortMalloc+0x176>
	return pvReturn;
 800d6c6:	69fb      	ldr	r3, [r7, #28]
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3728      	adds	r7, #40	@ 0x28
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}
 800d6d0:	20003b44 	.word	0x20003b44
 800d6d4:	20003b58 	.word	0x20003b58
 800d6d8:	20003b48 	.word	0x20003b48
 800d6dc:	20003b3c 	.word	0x20003b3c
 800d6e0:	20003b4c 	.word	0x20003b4c
 800d6e4:	20003b50 	.word	0x20003b50

0800d6e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d6e8:	b580      	push	{r7, lr}
 800d6ea:	b086      	sub	sp, #24
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d04f      	beq.n	800d79a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d6fa:	2308      	movs	r3, #8
 800d6fc:	425b      	negs	r3, r3
 800d6fe:	697a      	ldr	r2, [r7, #20]
 800d700:	4413      	add	r3, r2
 800d702:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d708:	693b      	ldr	r3, [r7, #16]
 800d70a:	685a      	ldr	r2, [r3, #4]
 800d70c:	4b25      	ldr	r3, [pc, #148]	@ (800d7a4 <vPortFree+0xbc>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	4013      	ands	r3, r2
 800d712:	2b00      	cmp	r3, #0
 800d714:	d10b      	bne.n	800d72e <vPortFree+0x46>
	__asm volatile
 800d716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d71a:	f383 8811 	msr	BASEPRI, r3
 800d71e:	f3bf 8f6f 	isb	sy
 800d722:	f3bf 8f4f 	dsb	sy
 800d726:	60fb      	str	r3, [r7, #12]
}
 800d728:	bf00      	nop
 800d72a:	bf00      	nop
 800d72c:	e7fd      	b.n	800d72a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d72e:	693b      	ldr	r3, [r7, #16]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d00b      	beq.n	800d74e <vPortFree+0x66>
	__asm volatile
 800d736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d73a:	f383 8811 	msr	BASEPRI, r3
 800d73e:	f3bf 8f6f 	isb	sy
 800d742:	f3bf 8f4f 	dsb	sy
 800d746:	60bb      	str	r3, [r7, #8]
}
 800d748:	bf00      	nop
 800d74a:	bf00      	nop
 800d74c:	e7fd      	b.n	800d74a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d74e:	693b      	ldr	r3, [r7, #16]
 800d750:	685a      	ldr	r2, [r3, #4]
 800d752:	4b14      	ldr	r3, [pc, #80]	@ (800d7a4 <vPortFree+0xbc>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	4013      	ands	r3, r2
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d01e      	beq.n	800d79a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d75c:	693b      	ldr	r3, [r7, #16]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d11a      	bne.n	800d79a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d764:	693b      	ldr	r3, [r7, #16]
 800d766:	685a      	ldr	r2, [r3, #4]
 800d768:	4b0e      	ldr	r3, [pc, #56]	@ (800d7a4 <vPortFree+0xbc>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	43db      	mvns	r3, r3
 800d76e:	401a      	ands	r2, r3
 800d770:	693b      	ldr	r3, [r7, #16]
 800d772:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d774:	f7fe fc66 	bl	800c044 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d778:	693b      	ldr	r3, [r7, #16]
 800d77a:	685a      	ldr	r2, [r3, #4]
 800d77c:	4b0a      	ldr	r3, [pc, #40]	@ (800d7a8 <vPortFree+0xc0>)
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	4413      	add	r3, r2
 800d782:	4a09      	ldr	r2, [pc, #36]	@ (800d7a8 <vPortFree+0xc0>)
 800d784:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d786:	6938      	ldr	r0, [r7, #16]
 800d788:	f000 f874 	bl	800d874 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d78c:	4b07      	ldr	r3, [pc, #28]	@ (800d7ac <vPortFree+0xc4>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	3301      	adds	r3, #1
 800d792:	4a06      	ldr	r2, [pc, #24]	@ (800d7ac <vPortFree+0xc4>)
 800d794:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d796:	f7fe fc63 	bl	800c060 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d79a:	bf00      	nop
 800d79c:	3718      	adds	r7, #24
 800d79e:	46bd      	mov	sp, r7
 800d7a0:	bd80      	pop	{r7, pc}
 800d7a2:	bf00      	nop
 800d7a4:	20003b58 	.word	0x20003b58
 800d7a8:	20003b48 	.word	0x20003b48
 800d7ac:	20003b54 	.word	0x20003b54

0800d7b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b085      	sub	sp, #20
 800d7b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d7b6:	f242 7310 	movw	r3, #10000	@ 0x2710
 800d7ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d7bc:	4b27      	ldr	r3, [pc, #156]	@ (800d85c <prvHeapInit+0xac>)
 800d7be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	f003 0307 	and.w	r3, r3, #7
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d00c      	beq.n	800d7e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	3307      	adds	r3, #7
 800d7ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	f023 0307 	bic.w	r3, r3, #7
 800d7d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d7d8:	68ba      	ldr	r2, [r7, #8]
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	1ad3      	subs	r3, r2, r3
 800d7de:	4a1f      	ldr	r2, [pc, #124]	@ (800d85c <prvHeapInit+0xac>)
 800d7e0:	4413      	add	r3, r2
 800d7e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d7e8:	4a1d      	ldr	r2, [pc, #116]	@ (800d860 <prvHeapInit+0xb0>)
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d7ee:	4b1c      	ldr	r3, [pc, #112]	@ (800d860 <prvHeapInit+0xb0>)
 800d7f0:	2200      	movs	r2, #0
 800d7f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	68ba      	ldr	r2, [r7, #8]
 800d7f8:	4413      	add	r3, r2
 800d7fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d7fc:	2208      	movs	r2, #8
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	1a9b      	subs	r3, r3, r2
 800d802:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	f023 0307 	bic.w	r3, r3, #7
 800d80a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	4a15      	ldr	r2, [pc, #84]	@ (800d864 <prvHeapInit+0xb4>)
 800d810:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d812:	4b14      	ldr	r3, [pc, #80]	@ (800d864 <prvHeapInit+0xb4>)
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	2200      	movs	r2, #0
 800d818:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d81a:	4b12      	ldr	r3, [pc, #72]	@ (800d864 <prvHeapInit+0xb4>)
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	2200      	movs	r2, #0
 800d820:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	68fa      	ldr	r2, [r7, #12]
 800d82a:	1ad2      	subs	r2, r2, r3
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d830:	4b0c      	ldr	r3, [pc, #48]	@ (800d864 <prvHeapInit+0xb4>)
 800d832:	681a      	ldr	r2, [r3, #0]
 800d834:	683b      	ldr	r3, [r7, #0]
 800d836:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	685b      	ldr	r3, [r3, #4]
 800d83c:	4a0a      	ldr	r2, [pc, #40]	@ (800d868 <prvHeapInit+0xb8>)
 800d83e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d840:	683b      	ldr	r3, [r7, #0]
 800d842:	685b      	ldr	r3, [r3, #4]
 800d844:	4a09      	ldr	r2, [pc, #36]	@ (800d86c <prvHeapInit+0xbc>)
 800d846:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d848:	4b09      	ldr	r3, [pc, #36]	@ (800d870 <prvHeapInit+0xc0>)
 800d84a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800d84e:	601a      	str	r2, [r3, #0]
}
 800d850:	bf00      	nop
 800d852:	3714      	adds	r7, #20
 800d854:	46bd      	mov	sp, r7
 800d856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d85a:	4770      	bx	lr
 800d85c:	2000142c 	.word	0x2000142c
 800d860:	20003b3c 	.word	0x20003b3c
 800d864:	20003b44 	.word	0x20003b44
 800d868:	20003b4c 	.word	0x20003b4c
 800d86c:	20003b48 	.word	0x20003b48
 800d870:	20003b58 	.word	0x20003b58

0800d874 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d874:	b480      	push	{r7}
 800d876:	b085      	sub	sp, #20
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d87c:	4b28      	ldr	r3, [pc, #160]	@ (800d920 <prvInsertBlockIntoFreeList+0xac>)
 800d87e:	60fb      	str	r3, [r7, #12]
 800d880:	e002      	b.n	800d888 <prvInsertBlockIntoFreeList+0x14>
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	60fb      	str	r3, [r7, #12]
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	687a      	ldr	r2, [r7, #4]
 800d88e:	429a      	cmp	r2, r3
 800d890:	d8f7      	bhi.n	800d882 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	685b      	ldr	r3, [r3, #4]
 800d89a:	68ba      	ldr	r2, [r7, #8]
 800d89c:	4413      	add	r3, r2
 800d89e:	687a      	ldr	r2, [r7, #4]
 800d8a0:	429a      	cmp	r2, r3
 800d8a2:	d108      	bne.n	800d8b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	685a      	ldr	r2, [r3, #4]
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	685b      	ldr	r3, [r3, #4]
 800d8ac:	441a      	add	r2, r3
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	685b      	ldr	r3, [r3, #4]
 800d8be:	68ba      	ldr	r2, [r7, #8]
 800d8c0:	441a      	add	r2, r3
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	429a      	cmp	r2, r3
 800d8c8:	d118      	bne.n	800d8fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681a      	ldr	r2, [r3, #0]
 800d8ce:	4b15      	ldr	r3, [pc, #84]	@ (800d924 <prvInsertBlockIntoFreeList+0xb0>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	429a      	cmp	r2, r3
 800d8d4:	d00d      	beq.n	800d8f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	685a      	ldr	r2, [r3, #4]
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	685b      	ldr	r3, [r3, #4]
 800d8e0:	441a      	add	r2, r3
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d8e6:	68fb      	ldr	r3, [r7, #12]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	681a      	ldr	r2, [r3, #0]
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	601a      	str	r2, [r3, #0]
 800d8f0:	e008      	b.n	800d904 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d8f2:	4b0c      	ldr	r3, [pc, #48]	@ (800d924 <prvInsertBlockIntoFreeList+0xb0>)
 800d8f4:	681a      	ldr	r2, [r3, #0]
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	601a      	str	r2, [r3, #0]
 800d8fa:	e003      	b.n	800d904 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	681a      	ldr	r2, [r3, #0]
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d904:	68fa      	ldr	r2, [r7, #12]
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	429a      	cmp	r2, r3
 800d90a:	d002      	beq.n	800d912 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	687a      	ldr	r2, [r7, #4]
 800d910:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d912:	bf00      	nop
 800d914:	3714      	adds	r7, #20
 800d916:	46bd      	mov	sp, r7
 800d918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d91c:	4770      	bx	lr
 800d91e:	bf00      	nop
 800d920:	20003b3c 	.word	0x20003b3c
 800d924:	20003b44 	.word	0x20003b44

0800d928 <memset>:
 800d928:	4402      	add	r2, r0
 800d92a:	4603      	mov	r3, r0
 800d92c:	4293      	cmp	r3, r2
 800d92e:	d100      	bne.n	800d932 <memset+0xa>
 800d930:	4770      	bx	lr
 800d932:	f803 1b01 	strb.w	r1, [r3], #1
 800d936:	e7f9      	b.n	800d92c <memset+0x4>

0800d938 <_reclaim_reent>:
 800d938:	4b29      	ldr	r3, [pc, #164]	@ (800d9e0 <_reclaim_reent+0xa8>)
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4283      	cmp	r3, r0
 800d93e:	b570      	push	{r4, r5, r6, lr}
 800d940:	4604      	mov	r4, r0
 800d942:	d04b      	beq.n	800d9dc <_reclaim_reent+0xa4>
 800d944:	69c3      	ldr	r3, [r0, #28]
 800d946:	b1ab      	cbz	r3, 800d974 <_reclaim_reent+0x3c>
 800d948:	68db      	ldr	r3, [r3, #12]
 800d94a:	b16b      	cbz	r3, 800d968 <_reclaim_reent+0x30>
 800d94c:	2500      	movs	r5, #0
 800d94e:	69e3      	ldr	r3, [r4, #28]
 800d950:	68db      	ldr	r3, [r3, #12]
 800d952:	5959      	ldr	r1, [r3, r5]
 800d954:	2900      	cmp	r1, #0
 800d956:	d13b      	bne.n	800d9d0 <_reclaim_reent+0x98>
 800d958:	3504      	adds	r5, #4
 800d95a:	2d80      	cmp	r5, #128	@ 0x80
 800d95c:	d1f7      	bne.n	800d94e <_reclaim_reent+0x16>
 800d95e:	69e3      	ldr	r3, [r4, #28]
 800d960:	4620      	mov	r0, r4
 800d962:	68d9      	ldr	r1, [r3, #12]
 800d964:	f000 f872 	bl	800da4c <_free_r>
 800d968:	69e3      	ldr	r3, [r4, #28]
 800d96a:	6819      	ldr	r1, [r3, #0]
 800d96c:	b111      	cbz	r1, 800d974 <_reclaim_reent+0x3c>
 800d96e:	4620      	mov	r0, r4
 800d970:	f000 f86c 	bl	800da4c <_free_r>
 800d974:	6961      	ldr	r1, [r4, #20]
 800d976:	b111      	cbz	r1, 800d97e <_reclaim_reent+0x46>
 800d978:	4620      	mov	r0, r4
 800d97a:	f000 f867 	bl	800da4c <_free_r>
 800d97e:	69e1      	ldr	r1, [r4, #28]
 800d980:	b111      	cbz	r1, 800d988 <_reclaim_reent+0x50>
 800d982:	4620      	mov	r0, r4
 800d984:	f000 f862 	bl	800da4c <_free_r>
 800d988:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d98a:	b111      	cbz	r1, 800d992 <_reclaim_reent+0x5a>
 800d98c:	4620      	mov	r0, r4
 800d98e:	f000 f85d 	bl	800da4c <_free_r>
 800d992:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d994:	b111      	cbz	r1, 800d99c <_reclaim_reent+0x64>
 800d996:	4620      	mov	r0, r4
 800d998:	f000 f858 	bl	800da4c <_free_r>
 800d99c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d99e:	b111      	cbz	r1, 800d9a6 <_reclaim_reent+0x6e>
 800d9a0:	4620      	mov	r0, r4
 800d9a2:	f000 f853 	bl	800da4c <_free_r>
 800d9a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d9a8:	b111      	cbz	r1, 800d9b0 <_reclaim_reent+0x78>
 800d9aa:	4620      	mov	r0, r4
 800d9ac:	f000 f84e 	bl	800da4c <_free_r>
 800d9b0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d9b2:	b111      	cbz	r1, 800d9ba <_reclaim_reent+0x82>
 800d9b4:	4620      	mov	r0, r4
 800d9b6:	f000 f849 	bl	800da4c <_free_r>
 800d9ba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d9bc:	b111      	cbz	r1, 800d9c4 <_reclaim_reent+0x8c>
 800d9be:	4620      	mov	r0, r4
 800d9c0:	f000 f844 	bl	800da4c <_free_r>
 800d9c4:	6a23      	ldr	r3, [r4, #32]
 800d9c6:	b14b      	cbz	r3, 800d9dc <_reclaim_reent+0xa4>
 800d9c8:	4620      	mov	r0, r4
 800d9ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d9ce:	4718      	bx	r3
 800d9d0:	680e      	ldr	r6, [r1, #0]
 800d9d2:	4620      	mov	r0, r4
 800d9d4:	f000 f83a 	bl	800da4c <_free_r>
 800d9d8:	4631      	mov	r1, r6
 800d9da:	e7bb      	b.n	800d954 <_reclaim_reent+0x1c>
 800d9dc:	bd70      	pop	{r4, r5, r6, pc}
 800d9de:	bf00      	nop
 800d9e0:	20000018 	.word	0x20000018

0800d9e4 <__libc_init_array>:
 800d9e4:	b570      	push	{r4, r5, r6, lr}
 800d9e6:	4d0d      	ldr	r5, [pc, #52]	@ (800da1c <__libc_init_array+0x38>)
 800d9e8:	4c0d      	ldr	r4, [pc, #52]	@ (800da20 <__libc_init_array+0x3c>)
 800d9ea:	1b64      	subs	r4, r4, r5
 800d9ec:	10a4      	asrs	r4, r4, #2
 800d9ee:	2600      	movs	r6, #0
 800d9f0:	42a6      	cmp	r6, r4
 800d9f2:	d109      	bne.n	800da08 <__libc_init_array+0x24>
 800d9f4:	4d0b      	ldr	r5, [pc, #44]	@ (800da24 <__libc_init_array+0x40>)
 800d9f6:	4c0c      	ldr	r4, [pc, #48]	@ (800da28 <__libc_init_array+0x44>)
 800d9f8:	f000 f87e 	bl	800daf8 <_init>
 800d9fc:	1b64      	subs	r4, r4, r5
 800d9fe:	10a4      	asrs	r4, r4, #2
 800da00:	2600      	movs	r6, #0
 800da02:	42a6      	cmp	r6, r4
 800da04:	d105      	bne.n	800da12 <__libc_init_array+0x2e>
 800da06:	bd70      	pop	{r4, r5, r6, pc}
 800da08:	f855 3b04 	ldr.w	r3, [r5], #4
 800da0c:	4798      	blx	r3
 800da0e:	3601      	adds	r6, #1
 800da10:	e7ee      	b.n	800d9f0 <__libc_init_array+0xc>
 800da12:	f855 3b04 	ldr.w	r3, [r5], #4
 800da16:	4798      	blx	r3
 800da18:	3601      	adds	r6, #1
 800da1a:	e7f2      	b.n	800da02 <__libc_init_array+0x1e>
 800da1c:	0800dc00 	.word	0x0800dc00
 800da20:	0800dc00 	.word	0x0800dc00
 800da24:	0800dc00 	.word	0x0800dc00
 800da28:	0800dc04 	.word	0x0800dc04

0800da2c <__retarget_lock_acquire_recursive>:
 800da2c:	4770      	bx	lr

0800da2e <__retarget_lock_release_recursive>:
 800da2e:	4770      	bx	lr

0800da30 <memcpy>:
 800da30:	440a      	add	r2, r1
 800da32:	4291      	cmp	r1, r2
 800da34:	f100 33ff 	add.w	r3, r0, #4294967295
 800da38:	d100      	bne.n	800da3c <memcpy+0xc>
 800da3a:	4770      	bx	lr
 800da3c:	b510      	push	{r4, lr}
 800da3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da42:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da46:	4291      	cmp	r1, r2
 800da48:	d1f9      	bne.n	800da3e <memcpy+0xe>
 800da4a:	bd10      	pop	{r4, pc}

0800da4c <_free_r>:
 800da4c:	b538      	push	{r3, r4, r5, lr}
 800da4e:	4605      	mov	r5, r0
 800da50:	2900      	cmp	r1, #0
 800da52:	d041      	beq.n	800dad8 <_free_r+0x8c>
 800da54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da58:	1f0c      	subs	r4, r1, #4
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	bfb8      	it	lt
 800da5e:	18e4      	addlt	r4, r4, r3
 800da60:	f000 f83e 	bl	800dae0 <__malloc_lock>
 800da64:	4a1d      	ldr	r2, [pc, #116]	@ (800dadc <_free_r+0x90>)
 800da66:	6813      	ldr	r3, [r2, #0]
 800da68:	b933      	cbnz	r3, 800da78 <_free_r+0x2c>
 800da6a:	6063      	str	r3, [r4, #4]
 800da6c:	6014      	str	r4, [r2, #0]
 800da6e:	4628      	mov	r0, r5
 800da70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da74:	f000 b83a 	b.w	800daec <__malloc_unlock>
 800da78:	42a3      	cmp	r3, r4
 800da7a:	d908      	bls.n	800da8e <_free_r+0x42>
 800da7c:	6820      	ldr	r0, [r4, #0]
 800da7e:	1821      	adds	r1, r4, r0
 800da80:	428b      	cmp	r3, r1
 800da82:	bf01      	itttt	eq
 800da84:	6819      	ldreq	r1, [r3, #0]
 800da86:	685b      	ldreq	r3, [r3, #4]
 800da88:	1809      	addeq	r1, r1, r0
 800da8a:	6021      	streq	r1, [r4, #0]
 800da8c:	e7ed      	b.n	800da6a <_free_r+0x1e>
 800da8e:	461a      	mov	r2, r3
 800da90:	685b      	ldr	r3, [r3, #4]
 800da92:	b10b      	cbz	r3, 800da98 <_free_r+0x4c>
 800da94:	42a3      	cmp	r3, r4
 800da96:	d9fa      	bls.n	800da8e <_free_r+0x42>
 800da98:	6811      	ldr	r1, [r2, #0]
 800da9a:	1850      	adds	r0, r2, r1
 800da9c:	42a0      	cmp	r0, r4
 800da9e:	d10b      	bne.n	800dab8 <_free_r+0x6c>
 800daa0:	6820      	ldr	r0, [r4, #0]
 800daa2:	4401      	add	r1, r0
 800daa4:	1850      	adds	r0, r2, r1
 800daa6:	4283      	cmp	r3, r0
 800daa8:	6011      	str	r1, [r2, #0]
 800daaa:	d1e0      	bne.n	800da6e <_free_r+0x22>
 800daac:	6818      	ldr	r0, [r3, #0]
 800daae:	685b      	ldr	r3, [r3, #4]
 800dab0:	6053      	str	r3, [r2, #4]
 800dab2:	4408      	add	r0, r1
 800dab4:	6010      	str	r0, [r2, #0]
 800dab6:	e7da      	b.n	800da6e <_free_r+0x22>
 800dab8:	d902      	bls.n	800dac0 <_free_r+0x74>
 800daba:	230c      	movs	r3, #12
 800dabc:	602b      	str	r3, [r5, #0]
 800dabe:	e7d6      	b.n	800da6e <_free_r+0x22>
 800dac0:	6820      	ldr	r0, [r4, #0]
 800dac2:	1821      	adds	r1, r4, r0
 800dac4:	428b      	cmp	r3, r1
 800dac6:	bf04      	itt	eq
 800dac8:	6819      	ldreq	r1, [r3, #0]
 800daca:	685b      	ldreq	r3, [r3, #4]
 800dacc:	6063      	str	r3, [r4, #4]
 800dace:	bf04      	itt	eq
 800dad0:	1809      	addeq	r1, r1, r0
 800dad2:	6021      	streq	r1, [r4, #0]
 800dad4:	6054      	str	r4, [r2, #4]
 800dad6:	e7ca      	b.n	800da6e <_free_r+0x22>
 800dad8:	bd38      	pop	{r3, r4, r5, pc}
 800dada:	bf00      	nop
 800dadc:	20003c98 	.word	0x20003c98

0800dae0 <__malloc_lock>:
 800dae0:	4801      	ldr	r0, [pc, #4]	@ (800dae8 <__malloc_lock+0x8>)
 800dae2:	f7ff bfa3 	b.w	800da2c <__retarget_lock_acquire_recursive>
 800dae6:	bf00      	nop
 800dae8:	20003c94 	.word	0x20003c94

0800daec <__malloc_unlock>:
 800daec:	4801      	ldr	r0, [pc, #4]	@ (800daf4 <__malloc_unlock+0x8>)
 800daee:	f7ff bf9e 	b.w	800da2e <__retarget_lock_release_recursive>
 800daf2:	bf00      	nop
 800daf4:	20003c94 	.word	0x20003c94

0800daf8 <_init>:
 800daf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dafa:	bf00      	nop
 800dafc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dafe:	bc08      	pop	{r3}
 800db00:	469e      	mov	lr, r3
 800db02:	4770      	bx	lr

0800db04 <_fini>:
 800db04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db06:	bf00      	nop
 800db08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800db0a:	bc08      	pop	{r3}
 800db0c:	469e      	mov	lr, r3
 800db0e:	4770      	bx	lr
