#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5fce18ac9bd0 .scope module, "microprocessor_tb" "microprocessor_tb" 2 2;
 .timescale -9 -12;
v0x5fce18be6ee0_0 .var "clk", 0 0;
v0x5fce18be6fa0_0 .var "en", 0 0;
v0x5fce18be7060_0 .var "rst", 0 0;
S_0x5fce18acaf70 .scope module, "u_microprocessor" "Microprocessor" 2 9, 3 1 0, S_0x5fce18ac9bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "instruction";
v0x5fce18be5d30_0 .net "address_out", 31 0, v0x5fce18bdb300_0;  1 drivers
v0x5fce18be5e10_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  1 drivers
v0x5fce18be5ed0_0 .net "data_mem_request", 0 0, v0x5fce18bdf090_0;  1 drivers
v0x5fce18be5f70_0 .net "data_mem_valid", 0 0, v0x5fce18be4300_0;  1 drivers
v0x5fce18be60a0_0 .net "data_mem_we_re", 0 0, v0x5fce18bdf2b0_0;  1 drivers
v0x5fce18be61d0_0 .net "data_out", 31 0, v0x5fce18be4f80_0;  1 drivers
v0x5fce18be6300_0 .net "en", 0 0, v0x5fce18be6fa0_0;  1 drivers
v0x5fce18be63a0_0 .net "instruc_mask_signal", 3 0, v0x5fce18bdc730_0;  1 drivers
v0x5fce18be64f0_0 .net "instruc_mem_request", 0 0, L_0x5fce18b970c0;  1 drivers
v0x5fce18be6620_0 .net "instruc_mem_valid", 0 0, v0x5fce18be5a80_0;  1 drivers
v0x5fce18be66c0_0 .net "instruc_mem_we_re", 0 0, v0x5fce18bdcb30_0;  1 drivers
o0x7f03e4099c48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fce18be67f0_0 .net "instruction", 31 0, o0x7f03e4099c48;  0 drivers
v0x5fce18be68b0_0 .net "load_signal", 0 0, L_0x5fce18bf8280;  1 drivers
v0x5fce18be6950_0 .net "mask", 3 0, v0x5fce18bde770_0;  1 drivers
v0x5fce18be6a10_0 .net "res_o", 31 0, L_0x5fce18bf8430;  1 drivers
v0x5fce18be6ad0_0 .net "rst", 0 0, v0x5fce18be7060_0;  1 drivers
v0x5fce18be6b70_0 .net "wrap_load_out", 31 0, v0x5fce18be3730_0;  1 drivers
v0x5fce18be6d20_0 .net "wrap_out", 31 0, v0x5fce18bdeab0_0;  1 drivers
o0x7f03e4099558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fce18be6de0_0 .net "write", 0 0, o0x7f03e4099558;  0 drivers
L_0x5fce18bf8650 .part L_0x5fce18bf8430, 2, 12;
L_0x5fce18bf86f0 .part v0x5fce18bdb300_0, 2, 12;
S_0x5fce18acb7b0 .scope module, "u_core" "core" 3 32, 4 1 0, S_0x5fce18acaf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "load_data_in";
    .port_info 4 /INPUT 1 "instruc_mem_valid";
    .port_info 5 /INPUT 1 "data_mem_valid";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /OUTPUT 1 "load_signal";
    .port_info 8 /OUTPUT 4 "mask_signal";
    .port_info 9 /OUTPUT 32 "store_data_out";
    .port_info 10 /OUTPUT 32 "alu_out_address";
    .port_info 11 /OUTPUT 32 "pc_address";
    .port_info 12 /OUTPUT 1 "instruc_mem_we_re";
    .port_info 13 /OUTPUT 1 "instrucmem_req";
    .port_info 14 /OUTPUT 1 "data_mem_we_re";
    .port_info 15 /OUTPUT 1 "data_mem_request";
    .port_info 16 /OUTPUT 4 "instruc_mask_signal";
L_0x5fce18b970c0 .functor BUFZ 1, v0x5fce18bdc7d0_0, C4<0>, C4<0>, C4<0>;
L_0x5fce18bf7220 .functor BUFZ 32, v0x5fce18be4f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fce18bf8280 .functor BUFZ 1, v0x5fce18bd1740_0, C4<0>, C4<0>, C4<0>;
L_0x5fce18bf8430 .functor BUFZ 32, v0x5fce18bda3a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fce18bf84d0 .functor BUFZ 4, L_0x5fce18bf84d0, C4<0000>, C4<0000>, C4<0000>;
v0x5fce18be09c0_0 .net "Jal", 0 0, v0x5fce18bd0cf0_0;  1 drivers
v0x5fce18be0a80_0 .net "Jalr", 0 0, v0x5fce18bd0d90_0;  1 drivers
v0x5fce18be0b40_0 .net "adder_out", 31 0, v0x5fce18bd9c10_0;  1 drivers
v0x5fce18be0c70_0 .net "address_out", 0 0, L_0x5fce18bf72b0;  1 drivers
v0x5fce18be0d10_0 .net "alu_control", 3 0, v0x5fce18bd0f60_0;  1 drivers
v0x5fce18be0dd0_0 .net "alu_out_address", 31 0, L_0x5fce18bf8430;  alias, 1 drivers
v0x5fce18be0eb0_0 .net "branch_result", 0 0, v0x5fce18b972e0_0;  1 drivers
v0x5fce18be0f50_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18be0ff0_0 .net "data_mem_request", 0 0, v0x5fce18bdf090_0;  alias, 1 drivers
v0x5fce18be1120_0 .net "data_mem_valid", 0 0, v0x5fce18be4300_0;  alias, 1 drivers
v0x5fce18be11c0_0 .net "data_mem_we_re", 0 0, v0x5fce18bdf2b0_0;  alias, 1 drivers
v0x5fce18be1260_0 .net "instruc", 31 0, v0x5fce18bdd690_0;  1 drivers
v0x5fce18be1300_0 .net "instruc_mask_signal", 3 0, v0x5fce18bdc730_0;  alias, 1 drivers
v0x5fce18be13a0_0 .net "instruc_mem_valid", 0 0, v0x5fce18be5a80_0;  alias, 1 drivers
v0x5fce18be1440_0 .net "instruc_mem_we_re", 0 0, v0x5fce18bdcb30_0;  alias, 1 drivers
v0x5fce18be14e0_0 .net "instrucmem_req", 0 0, L_0x5fce18b970c0;  alias, 1 drivers
v0x5fce18be1580_0 .net "instruction", 31 0, v0x5fce18be4f80_0;  alias, 1 drivers
v0x5fce18be1730_0 .net "instruction_memory_request", 0 0, v0x5fce18bdc7d0_0;  1 drivers
RS_0x7f03e4098598 .resolv tri, v0x5fce18bdc560_0, L_0x5fce18bf7220;
v0x5fce18be17d0_0 .net8 "instruction_out", 31 0, RS_0x7f03e4098598;  2 drivers
v0x5fce18be1870_0 .net "load", 0 0, v0x5fce18bd1740_0;  1 drivers
v0x5fce18be1910_0 .net "load_data_in", 31 0, v0x5fce18be3730_0;  alias, 1 drivers
v0x5fce18be1a20_0 .net "load_signal", 0 0, L_0x5fce18bf8280;  alias, 1 drivers
v0x5fce18be1ae0_0 .net "mask", 3 0, L_0x5fce18bf84d0;  1 drivers
v0x5fce18be1bc0_0 .net "mask_signal", 3 0, v0x5fce18bde770_0;  alias, 1 drivers
v0x5fce18be1cd0_0 .net "mem_to_reg", 1 0, v0x5fce18bd1980_0;  1 drivers
v0x5fce18be1d90_0 .net "op2_regfile_to_mem", 31 0, L_0x5fce18bf7f10;  1 drivers
v0x5fce18be1e50_0 .net "opa_mux_out", 31 0, L_0x5fce18bf8150;  1 drivers
v0x5fce18be1f10_0 .net "opb_mux_out", 31 0, L_0x5fce18bf8020;  1 drivers
v0x5fce18be2060_0 .net "pc_address", 31 0, v0x5fce18bdb300_0;  alias, 1 drivers
o0x7f03e4099528 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fce18be2120_0 .net "pc_address_out", 31 0, o0x7f03e4099528;  0 drivers
v0x5fce18be2200_0 .net "pre_address", 31 0, v0x5fce18bddad0_0;  1 drivers
v0x5fce18be22c0_0 .net "pre_address_fetch", 31 0, v0x5fce18bdbb50_0;  1 drivers
v0x5fce18be2380_0 .net "res_o", 31 0, v0x5fce18bda3a0_0;  1 drivers
v0x5fce18be2650_0 .net "rst", 0 0, v0x5fce18be7060_0;  alias, 1 drivers
v0x5fce18be2780_0 .net "store", 0 0, v0x5fce18bd1e20_0;  1 drivers
v0x5fce18be2820_0 .net "store_data_out", 31 0, v0x5fce18bdeab0_0;  alias, 1 drivers
v0x5fce18be28e0_0 .net "wb_mux_out", 31 0, v0x5fce18be0130_0;  1 drivers
v0x5fce18be2a30_0 .net "wrap_load_out", 31 0, v0x5fce18bde9d0_0;  1 drivers
v0x5fce18be2b80_0 .net "write", 0 0, o0x7f03e4099558;  alias, 0 drivers
L_0x5fce18bf72b0 .part o0x7f03e4099528, 0, 1;
S_0x5fce18acc550 .scope module, "u_decode" "decode" 4 76, 5 1 0, S_0x5fce18acb7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "wb_mux_out";
    .port_info 4 /INPUT 32 "address_out";
    .port_info 5 /OUTPUT 4 "alu_control";
    .port_info 6 /OUTPUT 32 "opa_mux_out";
    .port_info 7 /OUTPUT 32 "opb_mux_out";
    .port_info 8 /OUTPUT 32 "op2_regfile_to_mem";
    .port_info 9 /OUTPUT 1 "Jal";
    .port_info 10 /OUTPUT 1 "Jalr";
    .port_info 11 /OUTPUT 1 "Branch";
    .port_info 12 /OUTPUT 2 "mem_to_reg";
    .port_info 13 /OUTPUT 1 "load";
    .port_info 14 /OUTPUT 1 "store";
L_0x5fce18bf7f10 .functor BUFZ 32, L_0x5fce18bf7a10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5fce18bd7990_0 .net "Auipc", 0 0, v0x5fce18b971e0_0;  1 drivers
v0x5fce18bd7a50_0 .net "Branch", 0 0, v0x5fce18b972e0_0;  alias, 1 drivers
v0x5fce18bd7b60_0 .net "Jal", 0 0, v0x5fce18bd0cf0_0;  alias, 1 drivers
v0x5fce18bd7c50_0 .net "Jalr", 0 0, v0x5fce18bd0d90_0;  alias, 1 drivers
v0x5fce18bd7d40_0 .net "Lui", 0 0, v0x5fce18bd0e50_0;  1 drivers
v0x5fce18bd7e80_0 .net "address_out", 31 0, v0x5fce18bddad0_0;  alias, 1 drivers
v0x5fce18bd7f20_0 .net "alu_control", 3 0, v0x5fce18bd0f60_0;  alias, 1 drivers
o0x7f03e4096048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fce18bd8010_0 .net "branch", 0 0, o0x7f03e4096048;  0 drivers
v0x5fce18bd80b0_0 .net "branch_out", 31 0, v0x5fce18bc3590_0;  1 drivers
v0x5fce18bd8150_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18bd81f0_0 .net "enable", 0 0, v0x5fce18bd18c0_0;  1 drivers
v0x5fce18bd8290_0 .net "i_type", 31 0, v0x5fce18bd4500_0;  1 drivers
v0x5fce18bd8380_0 .net "imm_sel", 2 0, v0x5fce18bd1420_0;  1 drivers
v0x5fce18bd8420_0 .net "instruction", 31 0, v0x5fce18bdd690_0;  alias, 1 drivers
v0x5fce18bd84c0_0 .net "load", 0 0, v0x5fce18bd1740_0;  alias, 1 drivers
v0x5fce18bd85b0_0 .net "mem_to_reg", 1 0, v0x5fce18bd1980_0;  alias, 1 drivers
v0x5fce18bd86a0_0 .net "op1", 31 0, L_0x5fce18bf7720;  1 drivers
v0x5fce18bd8870_0 .net "op2", 31 0, L_0x5fce18bf7a10;  1 drivers
v0x5fce18bd8930_0 .net "op2_regfile_to_mem", 31 0, L_0x5fce18bf7f10;  alias, 1 drivers
v0x5fce18bd8a10_0 .net "op_a", 0 0, v0x5fce18bd1b20_0;  1 drivers
v0x5fce18bd8ab0_0 .net "op_b", 0 0, v0x5fce18bd1be0_0;  1 drivers
v0x5fce18bd8b50_0 .net "opa_mux_out", 31 0, L_0x5fce18bf8150;  alias, 1 drivers
v0x5fce18bd8c10_0 .net "opb_mux_out", 31 0, L_0x5fce18bf8020;  alias, 1 drivers
v0x5fce18bd8cb0_0 .net "out", 31 0, v0x5fce18bd5660_0;  1 drivers
v0x5fce18bd8da0_0 .net "reg_write", 0 0, v0x5fce18bd1d60_0;  1 drivers
v0x5fce18bd8e40_0 .net "rst", 0 0, v0x5fce18be7060_0;  alias, 1 drivers
v0x5fce18bd8ee0_0 .net "s_type", 31 0, v0x5fce18bd47b0_0;  1 drivers
v0x5fce18bd8fd0_0 .net "sb_type", 31 0, v0x5fce18bd48e0_0;  1 drivers
v0x5fce18bd90e0_0 .net "store", 0 0, v0x5fce18bd1e20_0;  alias, 1 drivers
v0x5fce18bd91d0_0 .net "u_type", 31 0, v0x5fce18bd49c0_0;  1 drivers
v0x5fce18bd92e0_0 .net "uj_type", 31 0, v0x5fce18bd4aa0_0;  1 drivers
v0x5fce18bd93f0_0 .net "wb_mux_out", 31 0, v0x5fce18be0130_0;  alias, 1 drivers
L_0x5fce18bf7350 .part v0x5fce18bdd690_0, 0, 7;
L_0x5fce18bf7480 .part v0x5fce18bdd690_0, 12, 3;
L_0x5fce18bf7520 .part v0x5fce18bdd690_0, 30, 1;
L_0x5fce18bf7b10 .part v0x5fce18bdd690_0, 15, 5;
L_0x5fce18bf7c30 .part v0x5fce18bdd690_0, 20, 5;
L_0x5fce18bf7e30 .part v0x5fce18bdd690_0, 7, 5;
L_0x5fce18bf7f80 .part v0x5fce18bdd690_0, 12, 3;
S_0x5fce18ace370 .scope module, "u_branch" "branch" 5 79, 6 1 0, S_0x5fce18acc550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /INPUT 3 "func3";
    .port_info 4 /OUTPUT 32 "branch_out";
v0x5fce18bc3590_0 .var "branch_out", 31 0;
v0x5fce18bc2e00_0 .net "en", 0 0, o0x7f03e4096048;  alias, 0 drivers
v0x5fce18bc0a00_0 .net "func3", 2 0, L_0x5fce18bf7f80;  1 drivers
v0x5fce18bc0ad0_0 .net "op1", 31 0, L_0x5fce18bf7720;  alias, 1 drivers
v0x5fce18bc0340_0 .net "op2", 31 0, L_0x5fce18bf7a10;  alias, 1 drivers
E_0x5fce18b37d00 .event edge, v0x5fce18bc2e00_0, v0x5fce18bc0a00_0, v0x5fce18bc0ad0_0, v0x5fce18bc0340_0;
S_0x5fce18ace7b0 .scope module, "u_control_unit0" "control_unit" 5 36, 7 1 0, S_0x5fce18acc550;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "op_b";
    .port_info 5 /OUTPUT 1 "op_a";
    .port_info 6 /OUTPUT 4 "alu_control";
    .port_info 7 /OUTPUT 1 "Auipc";
    .port_info 8 /OUTPUT 1 "Lui";
    .port_info 9 /OUTPUT 1 "Jal";
    .port_info 10 /OUTPUT 1 "Jalr";
    .port_info 11 /OUTPUT 3 "imm_sel";
    .port_info 12 /OUTPUT 2 "mem_to_reg";
    .port_info 13 /OUTPUT 1 "loadout";
    .port_info 14 /OUTPUT 1 "s";
    .port_info 15 /OUTPUT 1 "en";
    .port_info 16 /OUTPUT 1 "Branch";
v0x5fce18bd2c50_0 .net "Auipc", 0 0, v0x5fce18b971e0_0;  alias, 1 drivers
v0x5fce18bd2d40_0 .net "Branch", 0 0, v0x5fce18b972e0_0;  alias, 1 drivers
v0x5fce18bd2e10_0 .net "Jal", 0 0, v0x5fce18bd0cf0_0;  alias, 1 drivers
v0x5fce18bd2f10_0 .net "Jalr", 0 0, v0x5fce18bd0d90_0;  alias, 1 drivers
v0x5fce18bd2fe0_0 .net "Lui", 0 0, v0x5fce18bd0e50_0;  alias, 1 drivers
v0x5fce18bd3080_0 .net "alu_control", 3 0, v0x5fce18bd0f60_0;  alias, 1 drivers
v0x5fce18bd3150_0 .net "auipc", 0 0, v0x5fce18bd2500_0;  1 drivers
v0x5fce18bd3240_0 .net "branch", 0 0, v0x5fce18bd2b40_0;  1 drivers
v0x5fce18bd3330_0 .net "en", 0 0, v0x5fce18bd18c0_0;  alias, 1 drivers
v0x5fce18bd33d0_0 .net "func3", 2 0, L_0x5fce18bf7480;  1 drivers
v0x5fce18bd3470_0 .net "func7", 0 0, L_0x5fce18bf7520;  1 drivers
v0x5fce18bd3540_0 .net "i_type", 0 0, v0x5fce18bd25c0_0;  1 drivers
v0x5fce18bd35e0_0 .net "imm_sel", 2 0, v0x5fce18bd1420_0;  alias, 1 drivers
v0x5fce18bd3680_0 .net "jal", 0 0, v0x5fce18bd2660_0;  1 drivers
v0x5fce18bd3770_0 .net "jalr", 0 0, v0x5fce18bd2700_0;  1 drivers
v0x5fce18bd3860_0 .net "load", 0 0, v0x5fce18bd27a0_0;  1 drivers
v0x5fce18bd3950_0 .net "loadout", 0 0, v0x5fce18bd1740_0;  alias, 1 drivers
v0x5fce18bd39f0_0 .net "lui", 0 0, v0x5fce18bd2890_0;  1 drivers
v0x5fce18bd3ae0_0 .net "mem_to_reg", 1 0, v0x5fce18bd1980_0;  alias, 1 drivers
v0x5fce18bd3b80_0 .net "op", 6 0, L_0x5fce18bf7350;  1 drivers
v0x5fce18bd3c20_0 .net "op_a", 0 0, v0x5fce18bd1b20_0;  alias, 1 drivers
v0x5fce18bd3cc0_0 .net "op_b", 0 0, v0x5fce18bd1be0_0;  alias, 1 drivers
v0x5fce18bd3d90_0 .net "r_type", 0 0, v0x5fce18bd29d0_0;  1 drivers
v0x5fce18bd3e80_0 .net "reg_write", 0 0, v0x5fce18bd1d60_0;  alias, 1 drivers
v0x5fce18bd3f20_0 .net "s", 0 0, v0x5fce18bd1e20_0;  alias, 1 drivers
v0x5fce18bd3ff0_0 .net "s_type", 0 0, v0x5fce18bd2a70_0;  1 drivers
S_0x5fce18acf690 .scope module, "u_controldecode0" "controldecode" 7 44, 8 1 0, S_0x5fce18ace7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "r_type";
    .port_info 1 /INPUT 1 "i_type";
    .port_info 2 /INPUT 1 "s_type";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /INPUT 1 "func7";
    .port_info 6 /INPUT 1 "lui";
    .port_info 7 /INPUT 1 "auipc";
    .port_info 8 /OUTPUT 1 "Lui";
    .port_info 9 /OUTPUT 1 "Auipc";
    .port_info 10 /OUTPUT 1 "reg_write";
    .port_info 11 /INPUT 1 "jal";
    .port_info 12 /INPUT 1 "jalr";
    .port_info 13 /OUTPUT 1 "Jal";
    .port_info 14 /OUTPUT 1 "Jalr";
    .port_info 15 /OUTPUT 1 "op_b";
    .port_info 16 /OUTPUT 1 "op_a";
    .port_info 17 /OUTPUT 4 "alu_control";
    .port_info 18 /OUTPUT 1 "next_sel";
    .port_info 19 /OUTPUT 1 "mem_en";
    .port_info 20 /OUTPUT 2 "mem_to_reg";
    .port_info 21 /OUTPUT 1 "s";
    .port_info 22 /OUTPUT 1 "loadout";
    .port_info 23 /OUTPUT 3 "imm_sel";
    .port_info 24 /INPUT 1 "branch";
    .port_info 25 /OUTPUT 1 "Branch";
v0x5fce18b971e0_0 .var "Auipc", 0 0;
v0x5fce18b972e0_0 .var "Branch", 0 0;
v0x5fce18bd0cf0_0 .var "Jal", 0 0;
v0x5fce18bd0d90_0 .var "Jalr", 0 0;
v0x5fce18bd0e50_0 .var "Lui", 0 0;
v0x5fce18bd0f60_0 .var "alu_control", 3 0;
v0x5fce18bd1040_0 .net "auipc", 0 0, v0x5fce18bd2500_0;  alias, 1 drivers
v0x5fce18bd1100_0 .net "branch", 0 0, v0x5fce18bd2b40_0;  alias, 1 drivers
v0x5fce18bd11c0_0 .net "func3", 2 0, L_0x5fce18bf7480;  alias, 1 drivers
v0x5fce18bd12a0_0 .net "func7", 0 0, L_0x5fce18bf7520;  alias, 1 drivers
v0x5fce18bd1360_0 .net "i_type", 0 0, v0x5fce18bd25c0_0;  alias, 1 drivers
v0x5fce18bd1420_0 .var "imm_sel", 2 0;
v0x5fce18bd1500_0 .net "jal", 0 0, v0x5fce18bd2660_0;  alias, 1 drivers
v0x5fce18bd15c0_0 .net "jalr", 0 0, v0x5fce18bd2700_0;  alias, 1 drivers
v0x5fce18bd1680_0 .net "load", 0 0, v0x5fce18bd27a0_0;  alias, 1 drivers
v0x5fce18bd1740_0 .var "loadout", 0 0;
v0x5fce18bd1800_0 .net "lui", 0 0, v0x5fce18bd2890_0;  alias, 1 drivers
v0x5fce18bd18c0_0 .var "mem_en", 0 0;
v0x5fce18bd1980_0 .var "mem_to_reg", 1 0;
v0x5fce18bd1a60_0 .var "next_sel", 0 0;
v0x5fce18bd1b20_0 .var "op_a", 0 0;
v0x5fce18bd1be0_0 .var "op_b", 0 0;
v0x5fce18bd1ca0_0 .net "r_type", 0 0, v0x5fce18bd29d0_0;  alias, 1 drivers
v0x5fce18bd1d60_0 .var "reg_write", 0 0;
v0x5fce18bd1e20_0 .var "s", 0 0;
v0x5fce18bd1ee0_0 .net "s_type", 0 0, v0x5fce18bd2a70_0;  alias, 1 drivers
E_0x5fce18b35c70/0 .event edge, v0x5fce18bd1ca0_0, v0x5fce18bd1360_0, v0x5fce18bd1680_0, v0x5fce18bd1500_0;
E_0x5fce18b35c70/1 .event edge, v0x5fce18bd15c0_0, v0x5fce18bd1800_0, v0x5fce18bd1040_0, v0x5fce18bd1100_0;
E_0x5fce18b35c70/2 .event edge, v0x5fce18bd1ee0_0, v0x5fce18bd12a0_0, v0x5fce18bd11c0_0;
E_0x5fce18b35c70 .event/or E_0x5fce18b35c70/0, E_0x5fce18b35c70/1, E_0x5fce18b35c70/2;
S_0x5fce18ad02d0 .scope module, "u_typedec0" "typedec" 7 31, 9 1 0, S_0x5fce18ace7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "r_type";
    .port_info 2 /OUTPUT 1 "i_type";
    .port_info 3 /OUTPUT 1 "s_type";
    .port_info 4 /OUTPUT 1 "load";
    .port_info 5 /OUTPUT 1 "sb_type";
    .port_info 6 /OUTPUT 1 "auipc";
    .port_info 7 /OUTPUT 1 "jal";
    .port_info 8 /OUTPUT 1 "jalr";
    .port_info 9 /OUTPUT 1 "lui";
v0x5fce18bd2500_0 .var "auipc", 0 0;
v0x5fce18bd25c0_0 .var "i_type", 0 0;
v0x5fce18bd2660_0 .var "jal", 0 0;
v0x5fce18bd2700_0 .var "jalr", 0 0;
v0x5fce18bd27a0_0 .var "load", 0 0;
v0x5fce18bd2890_0 .var "lui", 0 0;
v0x5fce18bd2930_0 .net "op", 6 0, L_0x5fce18bf7350;  alias, 1 drivers
v0x5fce18bd29d0_0 .var "r_type", 0 0;
v0x5fce18bd2a70_0 .var "s_type", 0 0;
v0x5fce18bd2b40_0 .var "sb_type", 0 0;
E_0x5fce18ac1050 .event edge, v0x5fce18bd2930_0;
S_0x5fce18bd4160 .scope module, "u_imm_gen0" "imm_gen" 5 70, 10 1 0, S_0x5fce18acc550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instruc";
    .port_info 1 /OUTPUT 32 "i_type";
    .port_info 2 /OUTPUT 32 "s_type";
    .port_info 3 /OUTPUT 32 "sb_type";
    .port_info 4 /OUTPUT 32 "uj_type";
    .port_info 5 /OUTPUT 32 "u_type";
v0x5fce18bd4400_0 .var "i", 11 0;
v0x5fce18bd4500_0 .var "i_type", 31 0;
v0x5fce18bd45e0_0 .net "instruc", 31 0, v0x5fce18bdd690_0;  alias, 1 drivers
v0x5fce18bd46d0_0 .var "s", 11 0;
v0x5fce18bd47b0_0 .var "s_type", 31 0;
v0x5fce18bd48e0_0 .var "sb_type", 31 0;
v0x5fce18bd49c0_0 .var "u_type", 31 0;
v0x5fce18bd4aa0_0 .var "uj_type", 31 0;
E_0x5fce18bc4c30 .event edge, v0x5fce18bd45e0_0, v0x5fce18bd4400_0, v0x5fce18bd46d0_0;
S_0x5fce18bd4c40 .scope module, "u_mux1" "mux3_8" 5 88, 11 1 0, S_0x5fce18acc550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 32 "e";
    .port_info 5 /INPUT 32 "f";
    .port_info 6 /INPUT 32 "g";
    .port_info 7 /INPUT 32 "h";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v0x5fce18bd4f90_0 .net "a", 31 0, v0x5fce18bd4500_0;  alias, 1 drivers
v0x5fce18bd5070_0 .net "b", 31 0, v0x5fce18bd47b0_0;  alias, 1 drivers
v0x5fce18bd5140_0 .net "c", 31 0, v0x5fce18bd48e0_0;  alias, 1 drivers
v0x5fce18bd5240_0 .net "d", 31 0, v0x5fce18bd4aa0_0;  alias, 1 drivers
v0x5fce18bd5310_0 .net "e", 31 0, v0x5fce18bd49c0_0;  alias, 1 drivers
o0x7f03e4097398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fce18bd5400_0 .net "f", 31 0, o0x7f03e4097398;  0 drivers
o0x7f03e40973c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fce18bd54a0_0 .net "g", 31 0, o0x7f03e40973c8;  0 drivers
o0x7f03e40973f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fce18bd5580_0 .net "h", 31 0, o0x7f03e40973f8;  0 drivers
v0x5fce18bd5660_0 .var "out", 31 0;
v0x5fce18bd5740_0 .net "sel", 2 0, v0x5fce18bd1420_0;  alias, 1 drivers
E_0x5fce18bc4a10/0 .event edge, v0x5fce18bd1420_0, v0x5fce18bd4500_0, v0x5fce18bd47b0_0, v0x5fce18bd48e0_0;
E_0x5fce18bc4a10/1 .event edge, v0x5fce18bd4aa0_0, v0x5fce18bd49c0_0, v0x5fce18bd5400_0, v0x5fce18bd54a0_0;
E_0x5fce18bc4a10/2 .event edge, v0x5fce18bd5580_0;
E_0x5fce18bc4a10 .event/or E_0x5fce18bc4a10/0, E_0x5fce18bc4a10/1, E_0x5fce18bc4a10/2;
S_0x5fce18bd5940 .scope module, "u_mux2" "mux" 5 98, 12 1 0, S_0x5fce18acc550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5fce18bd5b70_0 .net "a", 31 0, L_0x5fce18bf7a10;  alias, 1 drivers
v0x5fce18bd5c50_0 .net "b", 31 0, v0x5fce18bd5660_0;  alias, 1 drivers
v0x5fce18bd5d20_0 .net "out", 31 0, L_0x5fce18bf8020;  alias, 1 drivers
v0x5fce18bd5df0_0 .net "sel", 0 0, v0x5fce18bd1be0_0;  alias, 1 drivers
L_0x5fce18bf8020 .functor MUXZ 32, L_0x5fce18bf7a10, v0x5fce18bd5660_0, v0x5fce18bd1be0_0, C4<>;
S_0x5fce18bd5f60 .scope module, "u_mux4" "mux" 5 105, 12 1 0, S_0x5fce18acc550;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x5fce18bd6140_0 .net "a", 31 0, L_0x5fce18bf7720;  alias, 1 drivers
v0x5fce18bd6250_0 .net "b", 31 0, v0x5fce18bddad0_0;  alias, 1 drivers
v0x5fce18bd6310_0 .net "out", 31 0, L_0x5fce18bf8150;  alias, 1 drivers
v0x5fce18bd6400_0 .net "sel", 0 0, v0x5fce18bd1b20_0;  alias, 1 drivers
L_0x5fce18bf8150 .functor MUXZ 32, L_0x5fce18bf7720, v0x5fce18bddad0_0, v0x5fce18bd1b20_0, C4<>;
S_0x5fce18bd6570 .scope module, "u_regfile0" "regfile" 5 56, 13 1 0, S_0x5fce18acc550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 5 "rs1";
    .port_info 5 /INPUT 5 "rs2";
    .port_info 6 /INPUT 5 "rd";
    .port_info 7 /OUTPUT 32 "op1";
    .port_info 8 /OUTPUT 32 "op2";
L_0x5fce18bf7720 .functor BUFZ 32, L_0x5fce18bf75c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5fce18bf7a10 .functor BUFZ 32, L_0x5fce18bf7820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5fce18bd6820_0 .net *"_ivl_0", 31 0, L_0x5fce18bf75c0;  1 drivers
v0x5fce18bd6920_0 .net *"_ivl_10", 6 0, L_0x5fce18bf78c0;  1 drivers
L_0x7f03e404d0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fce18bd6a00_0 .net *"_ivl_13", 1 0, L_0x7f03e404d0a8;  1 drivers
v0x5fce18bd6ac0_0 .net *"_ivl_2", 6 0, L_0x5fce18bf7680;  1 drivers
L_0x7f03e404d060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5fce18bd6ba0_0 .net *"_ivl_5", 1 0, L_0x7f03e404d060;  1 drivers
v0x5fce18bd6cd0_0 .net *"_ivl_8", 31 0, L_0x5fce18bf7820;  1 drivers
v0x5fce18bd6db0_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18bd6e70_0 .net "en", 0 0, v0x5fce18bd1d60_0;  alias, 1 drivers
v0x5fce18bd6f60_0 .var/i "i", 31 0;
v0x5fce18bd7040_0 .net "instruction", 31 0, v0x5fce18be0130_0;  alias, 1 drivers
v0x5fce18bd7120_0 .net "op1", 31 0, L_0x5fce18bf7720;  alias, 1 drivers
v0x5fce18bd71e0_0 .net "op2", 31 0, L_0x5fce18bf7a10;  alias, 1 drivers
v0x5fce18bd72f0_0 .net "rd", 4 0, L_0x5fce18bf7e30;  1 drivers
v0x5fce18bd73d0 .array "reg_file", 0 31, 31 0;
v0x5fce18bd7490_0 .net "rs1", 4 0, L_0x5fce18bf7b10;  1 drivers
v0x5fce18bd7570_0 .net "rs2", 4 0, L_0x5fce18bf7c30;  1 drivers
v0x5fce18bd7650_0 .net "rst", 0 0, v0x5fce18be7060_0;  alias, 1 drivers
E_0x5fce18bd67a0/0 .event negedge, v0x5fce18bd7650_0;
E_0x5fce18bd67a0/1 .event posedge, v0x5fce18bd6db0_0;
E_0x5fce18bd67a0 .event/or E_0x5fce18bd67a0/0, E_0x5fce18bd67a0/1;
L_0x5fce18bf75c0 .array/port v0x5fce18bd73d0, L_0x5fce18bf7680;
L_0x5fce18bf7680 .concat [ 5 2 0 0], L_0x5fce18bf7b10, L_0x7f03e404d060;
L_0x5fce18bf7820 .array/port v0x5fce18bd73d0, L_0x5fce18bf78c0;
L_0x5fce18bf78c0 .concat [ 5 2 0 0], L_0x5fce18bf7c30, L_0x7f03e404d0a8;
S_0x5fce18bd9670 .scope module, "u_execute" "execute" 4 98, 14 1 0, S_0x5fce18acb7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "opa_mux_out";
    .port_info 1 /INPUT 32 "opb_mux_out";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "res_o";
    .port_info 4 /INPUT 32 "address_out";
    .port_info 5 /OUTPUT 32 "adder_out";
v0x5fce18bda500_0 .net "adder_out", 31 0, v0x5fce18bd9c10_0;  alias, 1 drivers
v0x5fce18bda5e0_0 .net "address_out", 31 0, v0x5fce18bddad0_0;  alias, 1 drivers
v0x5fce18bda680_0 .net "alu_control", 3 0, v0x5fce18bd0f60_0;  alias, 1 drivers
v0x5fce18bda720_0 .net "opa_mux_out", 31 0, L_0x5fce18bf8150;  alias, 1 drivers
v0x5fce18bda7e0_0 .net "opb_mux_out", 31 0, L_0x5fce18bf8020;  alias, 1 drivers
v0x5fce18bda8a0_0 .net "res_o", 31 0, v0x5fce18bda3a0_0;  alias, 1 drivers
S_0x5fce18bd9950 .scope module, "u_adder0" "adder" 14 18, 15 1 0, S_0x5fce18bd9670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address_out";
    .port_info 1 /OUTPUT 32 "adder_out";
v0x5fce18bd9c10_0 .var "adder_out", 31 0;
v0x5fce18bd9d10_0 .net "address_out", 31 0, v0x5fce18bddad0_0;  alias, 1 drivers
E_0x5fce18bd9b90 .event edge, v0x5fce18bd6250_0;
S_0x5fce18bd9e80 .scope module, "u_alu0" "alu" 14 11, 16 1 0, S_0x5fce18bd9670;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 32 "res_o";
v0x5fce18bda0c0_0 .net "a", 31 0, L_0x5fce18bf8150;  alias, 1 drivers
v0x5fce18bda1f0_0 .net "b", 31 0, L_0x5fce18bf8020;  alias, 1 drivers
v0x5fce18bda300_0 .net "op", 3 0, v0x5fce18bd0f60_0;  alias, 1 drivers
v0x5fce18bda3a0_0 .var "res_o", 31 0;
E_0x5fce18bda060 .event edge, v0x5fce18bd0f60_0, v0x5fce18bd6310_0, v0x5fce18bd5d20_0;
S_0x5fce18bdaa40 .scope module, "u_fetch" "fetch" 4 51, 17 1 0, S_0x5fce18acb7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /INPUT 32 "address_in";
    .port_info 5 /INPUT 32 "res_o";
    .port_info 6 /INPUT 1 "Branch";
    .port_info 7 /INPUT 1 "Jal";
    .port_info 8 /INPUT 1 "Jalr";
    .port_info 9 /INPUT 1 "valid";
    .port_info 10 /OUTPUT 32 "address_out";
    .port_info 11 /OUTPUT 1 "mem_request";
    .port_info 12 /OUTPUT 1 "we_re";
    .port_info 13 /OUTPUT 32 "instruction_out";
    .port_info 14 /OUTPUT 32 "pre_address";
    .port_info 15 /OUTPUT 4 "mask";
v0x5fce18bdbf30_0 .net "Branch", 0 0, v0x5fce18b972e0_0;  alias, 1 drivers
v0x5fce18bdc080_0 .net "Jal", 0 0, v0x5fce18bd0cf0_0;  alias, 1 drivers
v0x5fce18bdc1b0_0 .net "Jalr", 0 0, v0x5fce18bd0d90_0;  alias, 1 drivers
L_0x7f03e404d018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5fce18bdc2e0_0 .net "address_in", 31 0, L_0x7f03e404d018;  1 drivers
v0x5fce18bdc380_0 .net "address_out", 31 0, v0x5fce18bdb300_0;  alias, 1 drivers
v0x5fce18bdc420_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18bdc4c0_0 .net "instruction", 31 0, v0x5fce18be4f80_0;  alias, 1 drivers
v0x5fce18bdc560_0 .var "instruction_out", 31 0;
v0x5fce18bdc600_0 .net "load", 0 0, v0x5fce18bd1740_0;  alias, 1 drivers
v0x5fce18bdc730_0 .var "mask", 3 0;
v0x5fce18bdc7d0_0 .var "mem_request", 0 0;
v0x5fce18bdc890_0 .net "pre_address", 31 0, v0x5fce18bdbb50_0;  alias, 1 drivers
v0x5fce18bdc950_0 .net "res_o", 31 0, v0x5fce18bda3a0_0;  alias, 1 drivers
v0x5fce18bdc9f0_0 .net "rst", 0 0, v0x5fce18be7060_0;  alias, 1 drivers
v0x5fce18bdca90_0 .net "valid", 0 0, v0x5fce18be4300_0;  alias, 1 drivers
v0x5fce18bdcb30_0 .var "we_re", 0 0;
E_0x5fce18bd9870 .event edge, v0x5fce18bdc4c0_0;
E_0x5fce18bdae60 .event edge, v0x5fce18bd1740_0, v0x5fce18bdbcd0_0;
S_0x5fce18bdaec0 .scope module, "u_program_counter" "program_counter" 17 23, 18 1 0, S_0x5fce18bdaa40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address_in";
    .port_info 3 /INPUT 1 "jal";
    .port_info 4 /INPUT 1 "jalr";
    .port_info 5 /OUTPUT 32 "address_out";
    .port_info 6 /INPUT 32 "branch_address";
    .port_info 7 /INPUT 32 "jal_address";
    .port_info 8 /INPUT 32 "jalr_address";
    .port_info 9 /INPUT 1 "branch";
    .port_info 10 /INPUT 1 "valid";
    .port_info 11 /OUTPUT 32 "pre_address";
    .port_info 12 /INPUT 1 "load";
v0x5fce18bdb200_0 .net "address_in", 31 0, L_0x7f03e404d018;  alias, 1 drivers
v0x5fce18bdb300_0 .var "address_out", 31 0;
v0x5fce18bdb3e0_0 .net "branch", 0 0, v0x5fce18b972e0_0;  alias, 1 drivers
v0x5fce18bdb480_0 .net "branch_address", 31 0, v0x5fce18bda3a0_0;  alias, 1 drivers
v0x5fce18bdb570_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18bdb6b0_0 .net "jal", 0 0, v0x5fce18bd0cf0_0;  alias, 1 drivers
v0x5fce18bdb750_0 .net "jal_address", 31 0, v0x5fce18bda3a0_0;  alias, 1 drivers
v0x5fce18bdb810_0 .net "jalr", 0 0, v0x5fce18bd0d90_0;  alias, 1 drivers
v0x5fce18bdb8b0_0 .net "jalr_address", 31 0, v0x5fce18bda3a0_0;  alias, 1 drivers
o0x7f03e4098268 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fce18bdba90_0 .net "load", 0 0, o0x7f03e4098268;  0 drivers
v0x5fce18bdbb50_0 .var "pre_address", 31 0;
v0x5fce18bdbc30_0 .net "rst", 0 0, v0x5fce18be7060_0;  alias, 1 drivers
v0x5fce18bdbcd0_0 .net "valid", 0 0, v0x5fce18be4300_0;  alias, 1 drivers
S_0x5fce18bdce60 .scope module, "u_fetch_pipline" "fetch_pipeline" 4 134, 19 1 0, S_0x5fce18acb7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction_fetch";
    .port_info 2 /INPUT 32 "pc_pre_address";
    .port_info 3 /INPUT 1 "Jal";
    .port_info 4 /INPUT 1 "Jalr";
    .port_info 5 /INPUT 1 "branch_result";
    .port_info 6 /INPUT 1 "load";
    .port_info 7 /OUTPUT 32 "instruction";
    .port_info 8 /OUTPUT 32 "pre_address";
o0x7f03e4098958 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fce18bdd150_0 .net "Jal", 0 0, o0x7f03e4098958;  0 drivers
o0x7f03e4098988 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fce18bdd230_0 .net "Jalr", 0 0, o0x7f03e4098988;  0 drivers
o0x7f03e40989b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fce18bdd2f0_0 .net "branch_result", 0 0, o0x7f03e40989b8;  0 drivers
v0x5fce18bdd390_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18bdd430_0 .var "flush_pipeline", 31 0;
v0x5fce18bdd510_0 .net "instruction", 31 0, v0x5fce18bdd690_0;  alias, 1 drivers
v0x5fce18bdd5d0_0 .net8 "instruction_fetch", 31 0, RS_0x7f03e4098598;  alias, 2 drivers
v0x5fce18bdd690_0 .var "instruction_reg", 31 0;
o0x7f03e4098a48 .functor BUFZ 1, C4<z>; HiZ drive
v0x5fce18bdd770_0 .net "load", 0 0, o0x7f03e4098a48;  0 drivers
v0x5fce18bdd8c0_0 .net "pc_pre_address", 31 0, v0x5fce18bdbb50_0;  alias, 1 drivers
v0x5fce18bdd980_0 .net "pre_address", 31 0, v0x5fce18bddad0_0;  alias, 1 drivers
v0x5fce18bddad0_0 .var "pre_address_reg", 31 0;
E_0x5fce18bdd0d0 .event posedge, v0x5fce18bd6db0_0;
S_0x5fce18bddcd0 .scope module, "u_memorystage" "mem_stage" 4 107, 20 1 0, S_0x5fce18acb7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wrap_in";
    .port_info 1 /INPUT 32 "res_o";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 1 "valid";
    .port_info 6 /INPUT 32 "wrap_load_in";
    .port_info 7 /OUTPUT 32 "wrap_load_out";
    .port_info 8 /OUTPUT 32 "wrap_out";
    .port_info 9 /OUTPUT 4 "mask";
    .port_info 10 /OUTPUT 1 "mem_request";
    .port_info 11 /OUTPUT 1 "we_re";
v0x5fce18bded40_0 .net "en", 0 0, v0x5fce18bd1e20_0;  alias, 1 drivers
v0x5fce18bdee90_0 .net8 "instruction", 31 0, RS_0x7f03e4098598;  alias, 2 drivers
v0x5fce18bdef50_0 .net "load", 0 0, v0x5fce18bd1740_0;  alias, 1 drivers
v0x5fce18bdeff0_0 .net "mask", 3 0, v0x5fce18bde770_0;  alias, 1 drivers
v0x5fce18bdf090_0 .var "mem_request", 0 0;
v0x5fce18bdf130_0 .net "res_o", 31 0, v0x5fce18bda3a0_0;  alias, 1 drivers
v0x5fce18bdf1f0_0 .net "valid", 0 0, v0x5fce18be5a80_0;  alias, 1 drivers
v0x5fce18bdf2b0_0 .var "we_re", 0 0;
v0x5fce18bdf370_0 .net "wrap_in", 31 0, L_0x5fce18bf7f10;  alias, 1 drivers
v0x5fce18bdf4c0_0 .net "wrap_load_in", 31 0, v0x5fce18be3730_0;  alias, 1 drivers
v0x5fce18bdf580_0 .net "wrap_load_out", 31 0, v0x5fce18bde9d0_0;  alias, 1 drivers
v0x5fce18bdf620_0 .net "wrap_out", 31 0, v0x5fce18bdeab0_0;  alias, 1 drivers
E_0x5fce18bddf90 .event edge, v0x5fce18bdf1f0_0, v0x5fce18bd1740_0, v0x5fce18bd1e20_0;
L_0x5fce18bf82f0 .part RS_0x7f03e4098598, 12, 3;
L_0x5fce18bf8390 .part v0x5fce18bda3a0_0, 0, 2;
S_0x5fce18bde010 .scope module, "u_wrapmem" "wrapmem" 20 23, 21 1 0, S_0x5fce18bddcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "wrap_in";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 32 "wrap_load_in";
    .port_info 5 /OUTPUT 4 "masking";
    .port_info 6 /OUTPUT 32 "wrap_out";
    .port_info 7 /OUTPUT 32 "wrap_load_out";
    .port_info 8 /INPUT 2 "byteadd";
v0x5fce18bde3e0_0 .net "byteadd", 1 0, L_0x5fce18bf8390;  1 drivers
v0x5fce18bde4e0_0 .net "en", 0 0, v0x5fce18bd1e20_0;  alias, 1 drivers
v0x5fce18bde5a0_0 .net "func3", 2 0, L_0x5fce18bf82f0;  1 drivers
v0x5fce18bde640_0 .net "load", 0 0, v0x5fce18bd1740_0;  alias, 1 drivers
v0x5fce18bde770_0 .var "masking", 3 0;
v0x5fce18bde850_0 .net "wrap_in", 31 0, L_0x5fce18bf7f10;  alias, 1 drivers
v0x5fce18bde910_0 .net "wrap_load_in", 31 0, v0x5fce18be3730_0;  alias, 1 drivers
v0x5fce18bde9d0_0 .var "wrap_load_out", 31 0;
v0x5fce18bdeab0_0 .var "wrap_out", 31 0;
E_0x5fce18bde340/0 .event edge, v0x5fce18bd1e20_0, v0x5fce18bde5a0_0, v0x5fce18bde3e0_0, v0x5fce18bd8930_0;
E_0x5fce18bde340/1 .event edge, v0x5fce18bd1740_0, v0x5fce18bde910_0;
E_0x5fce18bde340 .event/or E_0x5fce18bde340/0, E_0x5fce18bde340/1;
S_0x5fce18bdf820 .scope module, "u_wbstage" "write_back" 4 125, 22 1 0, S_0x5fce18acb7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_mem_out";
    .port_info 2 /INPUT 32 "adder_out";
    .port_info 3 /INPUT 2 "rd_sel";
    .port_info 4 /OUTPUT 32 "wb_mux_out";
v0x5fce18be0450_0 .net "adder_out", 31 0, v0x5fce18bd9c10_0;  alias, 1 drivers
v0x5fce18be0530_0 .net "alu_out", 31 0, v0x5fce18bda3a0_0;  alias, 1 drivers
v0x5fce18be0700_0 .net "data_mem_out", 31 0, v0x5fce18bde9d0_0;  alias, 1 drivers
v0x5fce18be07a0_0 .net "rd_sel", 1 0, v0x5fce18bd1980_0;  alias, 1 drivers
v0x5fce18be0860_0 .net "wb_mux_out", 31 0, v0x5fce18be0130_0;  alias, 1 drivers
S_0x5fce18bdfa00 .scope module, "u_muxrd" "mux2_4" 22 10, 23 1 0, S_0x5fce18bdf820;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
v0x5fce18bdfd70_0 .net "a", 31 0, v0x5fce18bda3a0_0;  alias, 1 drivers
v0x5fce18bdfe50_0 .net "b", 31 0, v0x5fce18bde9d0_0;  alias, 1 drivers
v0x5fce18bdff60_0 .net "c", 31 0, v0x5fce18bd9c10_0;  alias, 1 drivers
o0x7f03e40991f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5fce18be0050_0 .net "d", 31 0, o0x7f03e40991f8;  0 drivers
v0x5fce18be0130_0 .var "out", 31 0;
v0x5fce18be0290_0 .net "sel", 1 0, v0x5fce18bd1980_0;  alias, 1 drivers
E_0x5fce18bdfce0/0 .event edge, v0x5fce18bd1980_0, v0x5fce18bda3a0_0, v0x5fce18bde9d0_0, v0x5fce18bd9c10_0;
E_0x5fce18bdfce0/1 .event edge, v0x5fce18be0050_0;
E_0x5fce18bdfce0 .event/or E_0x5fce18bdfce0/0, E_0x5fce18bdfce0/1;
S_0x5fce18be2ef0 .scope module, "u_datamem" "datamem_top" 3 53, 24 1 0, S_0x5fce18acaf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we_re";
    .port_info 3 /INPUT 1 "request";
    .port_info 4 /INPUT 1 "load";
    .port_info 5 /INPUT 4 "mask";
    .port_info 6 /INPUT 12 "address";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 1 "valid";
    .port_info 9 /OUTPUT 32 "data_out";
P_0x5fce18be0240 .param/l "INIT_MEM" 0 24 2, +C4<00000000000000000000000000000000>;
v0x5fce18be3ca0_0 .net "address", 11 0, L_0x5fce18bf8650;  1 drivers
v0x5fce18be3d80_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18be3e20_0 .net "data_in", 31 0, v0x5fce18bdeab0_0;  alias, 1 drivers
v0x5fce18be3ec0_0 .net "data_out", 31 0, v0x5fce18be3730_0;  alias, 1 drivers
v0x5fce18be3ff0_0 .net "load", 0 0, L_0x5fce18bf8280;  alias, 1 drivers
v0x5fce18be4090_0 .net "mask", 3 0, v0x5fce18bde770_0;  alias, 1 drivers
v0x5fce18be41c0_0 .net "request", 0 0, v0x5fce18bdf090_0;  alias, 1 drivers
v0x5fce18be4260_0 .net "rst", 0 0, v0x5fce18be7060_0;  alias, 1 drivers
v0x5fce18be4300_0 .var "valid", 0 0;
v0x5fce18be4430_0 .net "we_re", 0 0, v0x5fce18bdf2b0_0;  alias, 1 drivers
S_0x5fce18be31f0 .scope module, "u_memory" "memory" 24 28, 25 1 0, S_0x5fce18be2ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "address";
    .port_info 2 /INPUT 1 "we_re";
    .port_info 3 /INPUT 1 "request";
    .port_info 4 /INPUT 4 "mask";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x5fce18be3380 .param/l "INIT_MEM" 0 25 2, +C4<00000000000000000000000000000000>;
v0x5fce18be34d0_0 .net "address", 11 0, L_0x5fce18bf8650;  alias, 1 drivers
v0x5fce18be35d0_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18be3690_0 .net "data_in", 31 0, v0x5fce18bdeab0_0;  alias, 1 drivers
v0x5fce18be3730_0 .var "data_out", 31 0;
v0x5fce18be37d0_0 .net "mask", 3 0, v0x5fce18bde770_0;  alias, 1 drivers
v0x5fce18be38e0 .array "mem", 4095 0, 31 0;
v0x5fce18be39a0_0 .net "request", 0 0, v0x5fce18bdf090_0;  alias, 1 drivers
v0x5fce18be3a90_0 .net "we_re", 0 0, v0x5fce18bdf2b0_0;  alias, 1 drivers
S_0x5fce18be4670 .scope module, "u_instruc_mem" "instruc_mem_top" 3 70, 26 1 0, S_0x5fce18acaf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we_re";
    .port_info 3 /INPUT 1 "request";
    .port_info 4 /INPUT 4 "mask";
    .port_info 5 /INPUT 12 "address";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 1 "valid";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x5fce18be1c80 .param/l "INIT_MEM" 0 26 2, +C4<00000000000000000000000000000001>;
v0x5fce18be5540_0 .net "address", 11 0, L_0x5fce18bf86f0;  1 drivers
v0x5fce18be5620_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18be56c0_0 .net "data_in", 31 0, o0x7f03e4099c48;  alias, 0 drivers
v0x5fce18be5760_0 .net "data_out", 31 0, v0x5fce18be4f80_0;  alias, 1 drivers
v0x5fce18be5800_0 .net "mask", 3 0, v0x5fce18bdc730_0;  alias, 1 drivers
v0x5fce18be58f0_0 .net "request", 0 0, L_0x5fce18b970c0;  alias, 1 drivers
v0x5fce18be59e0_0 .net "rst", 0 0, v0x5fce18be7060_0;  alias, 1 drivers
v0x5fce18be5a80_0 .var "valid", 0 0;
v0x5fce18be5b70_0 .net "we_re", 0 0, v0x5fce18bdcb30_0;  alias, 1 drivers
S_0x5fce18be49c0 .scope module, "u_memory" "memory" 26 27, 25 1 0, S_0x5fce18be4670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "address";
    .port_info 2 /INPUT 1 "we_re";
    .port_info 3 /INPUT 1 "request";
    .port_info 4 /INPUT 4 "mask";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x5fce18be4ba0 .param/l "INIT_MEM" 0 25 2, +C4<00000000000000000000000000000001>;
v0x5fce18be4cf0_0 .net "address", 11 0, L_0x5fce18bf86f0;  alias, 1 drivers
v0x5fce18be4df0_0 .net "clk", 0 0, v0x5fce18be6ee0_0;  alias, 1 drivers
v0x5fce18be4eb0_0 .net "data_in", 31 0, o0x7f03e4099c48;  alias, 0 drivers
v0x5fce18be4f80_0 .var "data_out", 31 0;
v0x5fce18be5090_0 .net "mask", 3 0, v0x5fce18bdc730_0;  alias, 1 drivers
v0x5fce18be51f0 .array "mem", 4095 0, 31 0;
v0x5fce18be52b0_0 .net "request", 0 0, L_0x5fce18b970c0;  alias, 1 drivers
v0x5fce18be5350_0 .net "we_re", 0 0, v0x5fce18bdcb30_0;  alias, 1 drivers
    .scope S_0x5fce18bdaec0;
T_0 ;
    %wait E_0x5fce18bd67a0;
    %load/vec4 v0x5fce18bdbc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fce18bdb300_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5fce18bdb3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5fce18bdb480_0;
    %assign/vec4 v0x5fce18bdb300_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5fce18bdb6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5fce18bdb750_0;
    %assign/vec4 v0x5fce18bdb300_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5fce18bdb810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5fce18bdb8b0_0;
    %assign/vec4 v0x5fce18bdb300_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5fce18bdba90_0;
    %load/vec4 v0x5fce18bdbcd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5fce18bdb300_0;
    %assign/vec4 v0x5fce18bdb300_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x5fce18bdb300_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5fce18bdb300_0, 0;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x5fce18bdb300_0;
    %assign/vec4 v0x5fce18bdbb50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5fce18bdaa40;
T_1 ;
    %wait E_0x5fce18bdae60;
    %load/vec4 v0x5fce18bdc600_0;
    %load/vec4 v0x5fce18bdca90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5fce18bdc730_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bdcb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bdc7d0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5fce18bdc730_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bdcb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fce18bdc7d0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5fce18bdaa40;
T_2 ;
    %wait E_0x5fce18bd9870;
    %load/vec4 v0x5fce18bdc4c0_0;
    %store/vec4 v0x5fce18bdc560_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5fce18ad02d0;
T_3 ;
    %wait E_0x5fce18ac1050;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd29d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd27a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2890_0, 0, 1;
    %load/vec4 v0x5fce18bd2930_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd29d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd25c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd27a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd2890_0, 0, 1;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fce18bd29d0_0, 0, 1;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fce18bd25c0_0, 0;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fce18bd2a70_0, 0;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fce18bd27a0_0, 0;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fce18bd2b40_0, 0;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fce18bd2500_0, 0;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fce18bd2660_0, 0;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fce18bd2700_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5fce18bd2890_0, 0;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5fce18acf690;
T_4 ;
    %wait E_0x5fce18b35c70;
    %load/vec4 v0x5fce18bd1ca0_0;
    %load/vec4 v0x5fce18bd1360_0;
    %or;
    %load/vec4 v0x5fce18bd1680_0;
    %or;
    %load/vec4 v0x5fce18bd1500_0;
    %or;
    %load/vec4 v0x5fce18bd15c0_0;
    %or;
    %load/vec4 v0x5fce18bd1800_0;
    %or;
    %load/vec4 v0x5fce18bd1040_0;
    %or;
    %store/vec4 v0x5fce18bd1d60_0, 0, 1;
    %load/vec4 v0x5fce18bd1100_0;
    %load/vec4 v0x5fce18bd1500_0;
    %or;
    %load/vec4 v0x5fce18bd1040_0;
    %or;
    %store/vec4 v0x5fce18bd1b20_0, 0, 1;
    %load/vec4 v0x5fce18bd1360_0;
    %load/vec4 v0x5fce18bd1680_0;
    %or;
    %load/vec4 v0x5fce18bd1100_0;
    %or;
    %load/vec4 v0x5fce18bd1ee0_0;
    %or;
    %load/vec4 v0x5fce18bd1500_0;
    %or;
    %load/vec4 v0x5fce18bd15c0_0;
    %or;
    %load/vec4 v0x5fce18bd1040_0;
    %or;
    %load/vec4 v0x5fce18bd1800_0;
    %or;
    %store/vec4 v0x5fce18bd1be0_0, 0, 1;
    %load/vec4 v0x5fce18bd1680_0;
    %store/vec4 v0x5fce18bd1740_0, 0, 1;
    %load/vec4 v0x5fce18bd1ee0_0;
    %store/vec4 v0x5fce18bd1e20_0, 0, 1;
    %load/vec4 v0x5fce18bd1680_0;
    %pad/u 2;
    %store/vec4 v0x5fce18bd1980_0, 0, 2;
    %load/vec4 v0x5fce18bd1ee0_0;
    %store/vec4 v0x5fce18bd18c0_0, 0, 1;
    %load/vec4 v0x5fce18bd1100_0;
    %store/vec4 v0x5fce18b972e0_0, 0, 1;
    %load/vec4 v0x5fce18bd1100_0;
    %store/vec4 v0x5fce18bd1a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd0d90_0, 0, 1;
    %load/vec4 v0x5fce18bd1ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fce18bd1980_0, 0, 2;
T_4.0 ;
    %load/vec4 v0x5fce18bd12a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5fce18bd11c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5fce18bd11c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %jmp T_4.15;
T_4.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.15;
T_4.8 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.15;
T_4.9 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.15;
T_4.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.15;
T_4.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.15;
T_4.12 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.15;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.15;
T_4.15 ;
    %pop/vec4 1;
T_4.3 ;
    %load/vec4 v0x5fce18bd1360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fce18bd1420_0, 0, 3;
T_4.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fce18bd1980_0, 0, 2;
    %load/vec4 v0x5fce18bd12a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %load/vec4 v0x5fce18bd11c0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x5fce18bd11c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %jmp T_4.30;
T_4.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.30;
T_4.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.30;
T_4.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.30;
T_4.25 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.30;
T_4.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.30;
T_4.27 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.30;
T_4.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.30;
T_4.30 ;
    %pop/vec4 1;
T_4.19 ;
    %load/vec4 v0x5fce18bd1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.31, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5fce18bd1420_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fce18bd1980_0, 0, 2;
    %load/vec4 v0x5fce18bd11c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %jmp T_4.36;
T_4.33 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.36;
T_4.34 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
T_4.31 ;
    %load/vec4 v0x5fce18bd1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.37, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fce18bd1420_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fce18bd1980_0, 0, 2;
    %load/vec4 v0x5fce18bd11c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.39 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.44;
T_4.40 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.44;
T_4.41 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.44;
T_4.42 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.44;
T_4.43 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
T_4.37 ;
    %load/vec4 v0x5fce18bd1100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.45, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5fce18bd1420_0, 0, 3;
T_4.45 ;
    %load/vec4 v0x5fce18bd1500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.47, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5fce18bd1980_0, 0, 2;
    %load/vec4 v0x5fce18bd1500_0;
    %store/vec4 v0x5fce18bd0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5fce18bd1420_0, 0, 3;
T_4.47 ;
    %load/vec4 v0x5fce18bd15c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.49, 8;
    %load/vec4 v0x5fce18bd15c0_0;
    %store/vec4 v0x5fce18bd0d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fce18bd1980_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5fce18bd1420_0, 0, 3;
    %jmp T_4.50;
T_4.49 ;
    %load/vec4 v0x5fce18bd1800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.51, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fce18bd1980_0, 0, 2;
    %load/vec4 v0x5fce18bd1800_0;
    %store/vec4 v0x5fce18bd0e50_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5fce18bd1420_0, 0, 3;
    %jmp T_4.52;
T_4.51 ;
    %load/vec4 v0x5fce18bd1040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.53, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5fce18bd1980_0, 0, 2;
    %load/vec4 v0x5fce18bd1040_0;
    %store/vec4 v0x5fce18b971e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bd0f60_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5fce18bd1420_0, 0, 3;
T_4.53 ;
T_4.52 ;
T_4.50 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5fce18bd6570;
T_5 ;
    %wait E_0x5fce18bd67a0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18bd73d0, 0, 4;
    %load/vec4 v0x5fce18bd7650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5fce18bd6f60_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5fce18bd6f60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5fce18bd6f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18bd73d0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fce18bd6f60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5fce18bd6f60_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5fce18bd6e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x5fce18bd7040_0;
    %load/vec4 v0x5fce18bd72f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18bd73d0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5fce18bd4160;
T_6 ;
    %wait E_0x5fce18bc4c30;
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5fce18bd46d0_0, 4, 5;
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5fce18bd46d0_0, 4, 7;
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x5fce18bd4400_0, 0, 12;
    %load/vec4 v0x5fce18bd4400_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x5fce18bd4400_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bd4500_0, 0, 32;
    %load/vec4 v0x5fce18bd46d0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x5fce18bd46d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bd47b0_0, 0, 32;
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd48e0_0, 0, 32;
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bd4aa0_0, 0, 32;
    %load/vec4 v0x5fce18bd45e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5fce18bd49c0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5fce18ace370;
T_7 ;
    %wait E_0x5fce18b37d00;
    %load/vec4 v0x5fce18bc2e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5fce18bc0a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fce18bc3590_0, 0, 32;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x5fce18bc0ad0_0;
    %load/vec4 v0x5fce18bc0340_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x5fce18bc3590_0, 0, 32;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x5fce18bc0ad0_0;
    %load/vec4 v0x5fce18bc0340_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0x5fce18bc3590_0, 0, 32;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x5fce18bc0ad0_0;
    %load/vec4 v0x5fce18bc0340_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x5fce18bc3590_0, 0, 32;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x5fce18bc0340_0;
    %load/vec4 v0x5fce18bc0ad0_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.17, 8;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.17, 8;
 ; End of false expr.
    %blend;
T_7.17;
    %store/vec4 v0x5fce18bc3590_0, 0, 32;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x5fce18bc0ad0_0;
    %load/vec4 v0x5fce18bc0340_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v0x5fce18bc3590_0, 0, 32;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x5fce18bc0340_0;
    %load/vec4 v0x5fce18bc0ad0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x5fce18bc3590_0, 0, 32;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5fce18bd4c40;
T_8 ;
    %wait E_0x5fce18bc4a10;
    %load/vec4 v0x5fce18bd5740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x5fce18bd4f90_0;
    %store/vec4 v0x5fce18bd5660_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x5fce18bd5070_0;
    %store/vec4 v0x5fce18bd5660_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x5fce18bd5140_0;
    %store/vec4 v0x5fce18bd5660_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x5fce18bd5240_0;
    %store/vec4 v0x5fce18bd5660_0, 0, 32;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x5fce18bd5310_0;
    %store/vec4 v0x5fce18bd5660_0, 0, 32;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x5fce18bd5400_0;
    %store/vec4 v0x5fce18bd5660_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x5fce18bd54a0_0;
    %store/vec4 v0x5fce18bd5660_0, 0, 32;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x5fce18bd5580_0;
    %store/vec4 v0x5fce18bd5660_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5fce18bd9e80;
T_9 ;
    %wait E_0x5fce18bda060;
    %load/vec4 v0x5fce18bda300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %load/vec4 v0x5fce18bda0c0_0;
    %ix/getv 4, v0x5fce18bda1f0_0;
    %shiftr 4;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.0 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %load/vec4 v0x5fce18bda1f0_0;
    %add;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.1 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %load/vec4 v0x5fce18bda1f0_0;
    %sub;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.2 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %load/vec4 v0x5fce18bda1f0_0;
    %and;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.3 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %load/vec4 v0x5fce18bda1f0_0;
    %or;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.4 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %load/vec4 v0x5fce18bda1f0_0;
    %xor;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.5 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %ix/getv 4, v0x5fce18bda1f0_0;
    %shiftl 4;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.6 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %ix/getv 4, v0x5fce18bda1f0_0;
    %shiftr 4;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.7 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %ix/getv 4, v0x5fce18bda1f0_0;
    %shiftr 4;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.8 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %load/vec4 v0x5fce18bda1f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.9 ;
    %load/vec4 v0x5fce18bda0c0_0;
    %load/vec4 v0x5fce18bda1f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x5fce18bda3a0_0, 0, 32;
    %jmp T_9.11;
T_9.11 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5fce18bd9950;
T_10 ;
    %wait E_0x5fce18bd9b90;
    %load/vec4 v0x5fce18bd9d10_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5fce18bd9c10_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5fce18bde010;
T_11 ;
    %wait E_0x5fce18bde340;
    %load/vec4 v0x5fce18bde4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5fce18bde770_0, 0, 4;
    %load/vec4 v0x5fce18bde5a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5fce18bde3e0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5fce18bde770_0, 0, 4;
    %load/vec4 v0x5fce18bde850_0;
    %store/vec4 v0x5fce18bdeab0_0, 0, 32;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5fce18bde770_0, 0, 4;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bdeab0_0, 0, 32;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5fce18bde770_0, 0, 4;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bdeab0_0, 0, 32;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5fce18bde770_0, 0, 4;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bdeab0_0, 0, 32;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
    %load/vec4 v0x5fce18bde5a0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.9, 4;
    %load/vec4 v0x5fce18bde3e0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5fce18bde770_0, 0, 4;
    %load/vec4 v0x5fce18bde850_0;
    %store/vec4 v0x5fce18bdeab0_0, 0, 32;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5fce18bde770_0, 0, 4;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bdeab0_0, 0, 32;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5fce18bde770_0, 0, 4;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5fce18bde850_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bdeab0_0, 0, 32;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.9 ;
    %load/vec4 v0x5fce18bde5a0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.15, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5fce18bde770_0, 0, 4;
    %load/vec4 v0x5fce18bde850_0;
    %store/vec4 v0x5fce18bdeab0_0, 0, 32;
T_11.15 ;
T_11.0 ;
    %load/vec4 v0x5fce18bde640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.17, 8;
    %load/vec4 v0x5fce18bde5a0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_11.19, 4;
    %load/vec4 v0x5fce18bde3e0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %jmp T_11.25;
T_11.21 ;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.25;
T_11.22 ;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.25;
T_11.23 ;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.25;
T_11.25 ;
    %pop/vec4 1;
T_11.19 ;
    %load/vec4 v0x5fce18bde5a0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_11.26, 4;
    %load/vec4 v0x5fce18bde3e0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.30, 6;
    %jmp T_11.31;
T_11.28 ;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.31;
T_11.29 ;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 1, 23, 6;
    %replicate 16;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.31;
T_11.30 ;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 1, 31, 6;
    %replicate 16;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.31;
T_11.31 ;
    %pop/vec4 1;
T_11.26 ;
    %load/vec4 v0x5fce18bde5a0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_11.32, 4;
    %load/vec4 v0x5fce18bde910_0;
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
T_11.32 ;
    %load/vec4 v0x5fce18bde5a0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_11.34, 4;
    %load/vec4 v0x5fce18bde3e0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.37, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.38, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.39, 6;
    %jmp T_11.40;
T_11.36 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.40;
T_11.37 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.40;
T_11.38 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.40;
T_11.39 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.40;
T_11.40 ;
    %pop/vec4 1;
T_11.34 ;
    %load/vec4 v0x5fce18bde5a0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_11.41, 4;
    %load/vec4 v0x5fce18bde3e0_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.44, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.45, 6;
    %jmp T_11.46;
T_11.43 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.46;
T_11.44 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.46;
T_11.45 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5fce18bde910_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
    %jmp T_11.46;
T_11.46 ;
    %pop/vec4 1;
T_11.41 ;
    %load/vec4 v0x5fce18bde5a0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_11.47, 4;
    %load/vec4 v0x5fce18bde910_0;
    %store/vec4 v0x5fce18bde9d0_0, 0, 32;
T_11.47 ;
T_11.17 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5fce18bddcd0;
T_12 ;
    %wait E_0x5fce18bddf90;
    %load/vec4 v0x5fce18bdf1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bdf090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18bdf2b0_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5fce18bdef50_0;
    %load/vec4 v0x5fce18bded40_0;
    %or;
    %store/vec4 v0x5fce18bdf090_0, 0, 1;
    %load/vec4 v0x5fce18bded40_0;
    %store/vec4 v0x5fce18bdf2b0_0, 0, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5fce18bdfa00;
T_13 ;
    %wait E_0x5fce18bdfce0;
    %load/vec4 v0x5fce18be0290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5fce18bdfd70_0;
    %store/vec4 v0x5fce18be0130_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5fce18bdfe50_0;
    %store/vec4 v0x5fce18be0130_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x5fce18bdff60_0;
    %store/vec4 v0x5fce18be0130_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x5fce18be0050_0;
    %store/vec4 v0x5fce18be0130_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5fce18bdce60;
T_14 ;
    %wait E_0x5fce18bdd0d0;
    %load/vec4 v0x5fce18bdd150_0;
    %load/vec4 v0x5fce18bdd230_0;
    %or;
    %load/vec4 v0x5fce18bdd2f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fce18bdd690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fce18bddad0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x5fce18bdd430_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5fce18bdd430_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fce18bdd690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fce18bddad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5fce18bdd430_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5fce18bdd770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5fce18bdd980_0;
    %assign/vec4 v0x5fce18bddad0_0, 0;
    %load/vec4 v0x5fce18bdd510_0;
    %assign/vec4 v0x5fce18bdd690_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5fce18bdd8c0_0;
    %assign/vec4 v0x5fce18bddad0_0, 0;
    %load/vec4 v0x5fce18bdd5d0_0;
    %assign/vec4 v0x5fce18bdd690_0, 0;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5fce18be31f0;
T_15 ;
    %end;
    .thread T_15;
    .scope S_0x5fce18be31f0;
T_16 ;
    %wait E_0x5fce18bdd0d0;
    %load/vec4 v0x5fce18be39a0_0;
    %load/vec4 v0x5fce18be3a90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5fce18be37d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5fce18be3690_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5fce18be34d0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18be38e0, 0, 4;
T_16.2 ;
    %load/vec4 v0x5fce18be37d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5fce18be3690_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5fce18be34d0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18be38e0, 4, 5;
T_16.4 ;
    %load/vec4 v0x5fce18be37d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x5fce18be3690_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5fce18be34d0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18be38e0, 4, 5;
T_16.6 ;
    %load/vec4 v0x5fce18be37d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x5fce18be3690_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5fce18be34d0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18be38e0, 4, 5;
T_16.8 ;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5fce18be39a0_0;
    %load/vec4 v0x5fce18be3a90_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x5fce18be34d0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x5fce18be38e0, 4;
    %assign/vec4 v0x5fce18be3730_0, 0;
T_16.10 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5fce18be2ef0;
T_17 ;
    %wait E_0x5fce18bd67a0;
    %load/vec4 v0x5fce18be4260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fce18be4300_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5fce18be3ff0_0;
    %assign/vec4 v0x5fce18be4300_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5fce18be49c0;
T_18 ;
    %vpi_call 25 17 "$readmemh", "tb/instruc.mem", v0x5fce18be51f0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5fce18be49c0;
T_19 ;
    %wait E_0x5fce18bdd0d0;
    %load/vec4 v0x5fce18be52b0_0;
    %load/vec4 v0x5fce18be5350_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x5fce18be5090_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5fce18be4eb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5fce18be4cf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18be51f0, 0, 4;
T_19.2 ;
    %load/vec4 v0x5fce18be5090_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x5fce18be4eb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5fce18be4cf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18be51f0, 4, 5;
T_19.4 ;
    %load/vec4 v0x5fce18be5090_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x5fce18be4eb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5fce18be4cf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18be51f0, 4, 5;
T_19.6 ;
    %load/vec4 v0x5fce18be5090_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x5fce18be4eb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5fce18be4cf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5fce18be51f0, 4, 5;
T_19.8 ;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5fce18be52b0_0;
    %load/vec4 v0x5fce18be5350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0x5fce18be4cf0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x5fce18be51f0, 4;
    %assign/vec4 v0x5fce18be4f80_0, 0;
T_19.10 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5fce18be4670;
T_20 ;
    %wait E_0x5fce18bd67a0;
    %load/vec4 v0x5fce18be59e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5fce18be5a80_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5fce18be58f0_0;
    %assign/vec4 v0x5fce18be5a80_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5fce18ac9bd0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18be6ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fce18be7060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18be6fa0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fce18be7060_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fce18be7060_0, 0, 1;
    %delay 140000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5fce18ac9bd0;
T_22 ;
    %vpi_call 2 30 "$dumpfile", "temp/microprocessor.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5fce18ac9bd0 {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x5fce18ac9bd0;
T_23 ;
    %delay 5000, 0;
    %load/vec4 v0x5fce18be6ee0_0;
    %inv;
    %store/vec4 v0x5fce18be6ee0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/tb/microprocessor_tb.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/Microprocessor.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/core.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/decode.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/branch.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/control_unit.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/controldecode.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/typedec.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/imm_gen.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/mux3_8.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/mux.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/regfile.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/execute.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/adder.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/alu.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/fetch.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/program_counter.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/fetch_pipeline.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/mem_stage.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/wrapmem.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/write_back.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/mux2.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/datamem_top.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/memory.v";
    "/home/labit/projects/RISCV_RV32I/fetch_pipeline/src/instruc_mem_top.v";
