

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_45_3'
================================================================
* Date:           Wed Jan 28 21:22:45 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_3  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [top.cpp:45]   --->   Operation 6 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln47_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln47"   --->   Operation 8 'read' 'zext_ln47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln45 = store i7 0, i7 %j_1" [top.cpp:45]   --->   Operation 9 'store' 'store_ln45' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [top.cpp:45]   --->   Operation 12 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%icmp_ln45 = icmp_eq  i7 %j, i7 64" [top.cpp:45]   --->   Operation 13 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.89ns)   --->   "%add_ln45 = add i7 %j, i7 1" [top.cpp:45]   --->   Operation 14 'add' 'add_ln45' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.body9.split, void %for.end18.exitStub" [top.cpp:45]   --->   Operation 15 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i7 %j" [top.cpp:47]   --->   Operation 16 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.98ns)   --->   "%add_ln47 = add i14 %zext_ln47_read, i14 %zext_ln47_1" [top.cpp:47]   --->   Operation 17 'add' 'add_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i14 %add_ln47" [top.cpp:47]   --->   Operation 18 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i24 %A, i64 0, i64 %zext_ln47_2" [top.cpp:47]   --->   Operation 19 'getelementptr' 'A_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i7 %j" [top.cpp:45]   --->   Operation 20 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %j, i32 2, i32 5" [top.cpp:45]   --->   Operation 21 'partselect' 'lshr_ln' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.35ns)   --->   "%a = load i14 %A_addr" [top.cpp:47]   --->   Operation 22 'load' 'a' <Predicate = (!icmp_ln45)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 23 [1/1] (0.62ns)   --->   "%switch_ln48 = switch i2 %trunc_ln45, void %arrayidx15.case.3, i2 0, void %arrayidx15.case.0, i2 1, void %arrayidx15.case.1, i2 2, void %arrayidx15.case.2" [top.cpp:48]   --->   Operation 23 'switch' 'switch_ln48' <Predicate = (!icmp_ln45)> <Delay = 0.62>
ST_1 : Operation 24 [1/1] (0.48ns)   --->   "%store_ln45 = store i7 %add_ln45, i7 %j_1" [top.cpp:45]   --->   Operation 24 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.48>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_load6 = load i24 %empty"   --->   Operation 56 'load' 'p_load6' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load6"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:46]   --->   Operation 25 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:45]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [top.cpp:45]   --->   Operation 27 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %lshr_ln" [top.cpp:45]   --->   Operation 28 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a = load i14 %A_addr" [top.cpp:47]   --->   Operation 29 'load' 'a' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%row_buf_addr = getelementptr i24 %row_buf, i64 0, i64 %zext_ln45" [top.cpp:48]   --->   Operation 30 'getelementptr' 'row_buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%row_buf_1_addr = getelementptr i24 %row_buf_1, i64 0, i64 %zext_ln45" [top.cpp:48]   --->   Operation 31 'getelementptr' 'row_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row_buf_2_addr = getelementptr i24 %row_buf_2, i64 0, i64 %zext_ln45" [top.cpp:48]   --->   Operation 32 'getelementptr' 'row_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%row_buf_3_addr = getelementptr i24 %row_buf_3, i64 0, i64 %zext_ln45" [top.cpp:48]   --->   Operation 33 'getelementptr' 'row_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln48 = store i24 %a, i4 %row_buf_2_addr" [top.cpp:48]   --->   Operation 34 'store' 'store_ln48' <Predicate = (trunc_ln45 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx15.exit" [top.cpp:48]   --->   Operation 35 'br' 'br_ln48' <Predicate = (trunc_ln45 == 2)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln48 = store i24 %a, i4 %row_buf_1_addr" [top.cpp:48]   --->   Operation 36 'store' 'store_ln48' <Predicate = (trunc_ln45 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx15.exit" [top.cpp:48]   --->   Operation 37 'br' 'br_ln48' <Predicate = (trunc_ln45 == 1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln48 = store i24 %a, i4 %row_buf_addr" [top.cpp:48]   --->   Operation 38 'store' 'store_ln48' <Predicate = (trunc_ln45 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx15.exit" [top.cpp:48]   --->   Operation 39 'br' 'br_ln48' <Predicate = (trunc_ln45 == 0)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln48 = store i24 %a, i4 %row_buf_3_addr" [top.cpp:48]   --->   Operation 40 'store' 'store_ln48' <Predicate = (trunc_ln45 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx15.exit" [top.cpp:48]   --->   Operation 41 'br' 'br_ln48' <Predicate = (trunc_ln45 == 3)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:49]   --->   Operation 42 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i24 %p_load" [top.cpp:49]   --->   Operation 43 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i24 %a" [top.cpp:49]   --->   Operation 44 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.10ns)   --->   "%add_ln49 = add i24 %a, i24 %p_load" [top.cpp:49]   --->   Operation 45 'add' 'add_ln49' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.10ns)   --->   "%add_ln49_1 = add i25 %sext_ln49_1, i25 %sext_ln49" [top.cpp:49]   --->   Operation 46 'add' 'add_ln49_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln49_1, i32 24" [top.cpp:49]   --->   Operation 47 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln49, i32 23" [top.cpp:49]   --->   Operation 48 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%xor_ln49 = xor i1 %tmp, i1 1" [top.cpp:49]   --->   Operation 49 'xor' 'xor_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%and_ln49 = and i1 %tmp_68, i1 %xor_ln49" [top.cpp:49]   --->   Operation 50 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%xor_ln49_1 = xor i1 %tmp, i1 %tmp_68" [top.cpp:49]   --->   Operation 51 'xor' 'xor_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%select_ln49 = select i1 %and_ln49, i24 8388607, i24 8388608" [top.cpp:49]   --->   Operation 52 'select' 'select_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln49_1 = select i1 %xor_ln49_1, i24 %select_ln49, i24 %add_ln49" [top.cpp:49]   --->   Operation 53 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.48ns)   --->   "%store_ln49 = store i24 %select_ln49_1, i24 %empty" [top.cpp:49]   --->   Operation 54 'store' 'store_ln49' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.body9" [top.cpp:45]   --->   Operation 55 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 011]
j_1                    (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
zext_ln47_read         (read             ) [ 000]
store_ln45             (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
j                      (load             ) [ 000]
icmp_ln45              (icmp             ) [ 010]
add_ln45               (add              ) [ 000]
br_ln45                (br               ) [ 000]
zext_ln47_1            (zext             ) [ 000]
add_ln47               (add              ) [ 000]
zext_ln47_2            (zext             ) [ 000]
A_addr                 (getelementptr    ) [ 011]
trunc_ln45             (trunc            ) [ 011]
lshr_ln                (partselect       ) [ 011]
switch_ln48            (switch           ) [ 000]
store_ln45             (store            ) [ 000]
specpipeline_ln46      (specpipeline     ) [ 000]
speclooptripcount_ln45 (speclooptripcount) [ 000]
specloopname_ln45      (specloopname     ) [ 000]
zext_ln45              (zext             ) [ 000]
a                      (load             ) [ 000]
row_buf_addr           (getelementptr    ) [ 000]
row_buf_1_addr         (getelementptr    ) [ 000]
row_buf_2_addr         (getelementptr    ) [ 000]
row_buf_3_addr         (getelementptr    ) [ 000]
store_ln48             (store            ) [ 000]
br_ln48                (br               ) [ 000]
store_ln48             (store            ) [ 000]
br_ln48                (br               ) [ 000]
store_ln48             (store            ) [ 000]
br_ln48                (br               ) [ 000]
store_ln48             (store            ) [ 000]
br_ln48                (br               ) [ 000]
p_load                 (load             ) [ 000]
sext_ln49              (sext             ) [ 000]
sext_ln49_1            (sext             ) [ 000]
add_ln49               (add              ) [ 000]
add_ln49_1             (add              ) [ 000]
tmp                    (bitselect        ) [ 000]
tmp_68                 (bitselect        ) [ 000]
xor_ln49               (xor              ) [ 000]
and_ln49               (and              ) [ 000]
xor_ln49_1             (xor              ) [ 000]
select_ln49            (select           ) [ 000]
select_ln49_1          (select           ) [ 000]
store_ln49             (store            ) [ 000]
br_ln45                (br               ) [ 000]
p_load6                (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln47">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_buf_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="row_buf_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row_buf_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="row_buf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="empty_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="j_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln47_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="14" slack="0"/>
<pin id="87" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln47_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="24" slack="0"/>
<pin id="93" dir="0" index="2" bw="24" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="A_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="24" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="14" slack="0"/>
<pin id="101" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="row_buf_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="row_buf_1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="24" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_1_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="row_buf_2_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_2_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="row_buf_3_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_3_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln48_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln48_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="24" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln48_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln48_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="24" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln45_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="7" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="24" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="j_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln45_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln45_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln47_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln47_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="14" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln47_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="14" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln45_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lshr_ln_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="7" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="4" slack="0"/>
<pin id="215" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="switch_ln48_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="0" index="3" bw="2" slack="0"/>
<pin id="225" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln48/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln45_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln45_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="1"/>
<pin id="244" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln49_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="0"/>
<pin id="247" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln49_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="0"/>
<pin id="251" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln49_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="0"/>
<pin id="255" dir="0" index="1" bw="24" slack="0"/>
<pin id="256" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln49_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="24" slack="0"/>
<pin id="261" dir="0" index="1" bw="24" slack="0"/>
<pin id="262" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="25" slack="0"/>
<pin id="268" dir="0" index="2" bw="6" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_68_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="24" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="xor_ln49_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="and_ln49_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln49_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln49_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="24" slack="0"/>
<pin id="302" dir="0" index="2" bw="24" slack="0"/>
<pin id="303" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln49_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="24" slack="0"/>
<pin id="310" dir="0" index="2" bw="24" slack="0"/>
<pin id="311" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln49_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="24" slack="0"/>
<pin id="317" dir="0" index="1" bw="24" slack="1"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_load6_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="0"/>
<pin id="322" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load6/1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="empty_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="0"/>
<pin id="326" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="332" class="1005" name="j_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="A_addr_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="1"/>
<pin id="344" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="347" class="1005" name="trunc_ln45_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="1"/>
<pin id="349" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="351" class="1005" name="lshr_ln_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="74" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="104" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="124" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="150"><net_src comp="104" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="117" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="104" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="110" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="104" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="131" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="30" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="176" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="176" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="84" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="209"><net_src comp="176" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="176" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="206" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="185" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="104" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="104" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="242" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="249" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="245" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="259" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="253" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="265" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="68" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="273" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="265" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="273" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="72" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="293" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="299" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="253" pin="2"/><net_sink comp="307" pin=2"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="327"><net_src comp="76" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="335"><net_src comp="80" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="345"><net_src comp="97" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="350"><net_src comp="206" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="210" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="235" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row_buf_3 | {2 }
	Port: row_buf_2 | {2 }
	Port: row_buf_1 | {2 }
	Port: row_buf | {2 }
	Port: p_out | {1 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_45_3 : zext_ln47 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_45_3 : A | {1 2 }
  - Chain level:
	State 1
		store_ln45 : 1
		store_ln0 : 1
		j : 1
		icmp_ln45 : 2
		add_ln45 : 2
		br_ln45 : 3
		zext_ln47_1 : 2
		add_ln47 : 3
		zext_ln47_2 : 4
		A_addr : 5
		trunc_ln45 : 2
		lshr_ln : 2
		a : 6
		switch_ln48 : 3
		store_ln45 : 3
		p_load6 : 1
		write_ln0 : 2
	State 2
		row_buf_addr : 1
		row_buf_1_addr : 1
		row_buf_2_addr : 1
		row_buf_3_addr : 1
		store_ln48 : 2
		store_ln48 : 2
		store_ln48 : 2
		store_ln48 : 2
		sext_ln49 : 1
		sext_ln49_1 : 1
		add_ln49 : 1
		add_ln49_1 : 2
		tmp : 3
		tmp_68 : 2
		xor_ln49 : 4
		and_ln49 : 4
		xor_ln49_1 : 4
		select_ln49 : 4
		select_ln49_1 : 5
		store_ln49 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln45_fu_185      |    0    |    14   |
|    add   |      add_ln47_fu_195      |    0    |    21   |
|          |      add_ln49_fu_253      |    0    |    31   |
|          |     add_ln49_1_fu_259     |    0    |    31   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln49_fu_299    |    0    |    24   |
|          |    select_ln49_1_fu_307   |    0    |    24   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln45_fu_179     |    0    |    14   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln49_fu_281      |    0    |    2    |
|          |     xor_ln49_1_fu_293     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln49_fu_287      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | zext_ln47_read_read_fu_84 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_90   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln47_1_fu_191    |    0    |    0    |
|   zext   |     zext_ln47_2_fu_201    |    0    |    0    |
|          |      zext_ln45_fu_235     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln45_fu_206     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|       lshr_ln_fu_210      |    0    |    0    |
|----------|---------------------------|---------|---------|
|  switch  |     switch_ln48_fu_220    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln49_fu_245     |    0    |    0    |
|          |     sext_ln49_1_fu_249    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_265        |    0    |    0    |
|          |       tmp_68_fu_273       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   165   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  A_addr_reg_342  |   14   |
|   empty_reg_324  |   24   |
|    j_1_reg_332   |    7   |
|  lshr_ln_reg_351 |    4   |
|trunc_ln45_reg_347|    2   |
+------------------+--------+
|       Total      |   51   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   28   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   165  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   51   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   51   |   174  |
+-----------+--------+--------+--------+
