// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dut_perform_conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        input_V_address1,
        input_V_ce1,
        input_V_q1,
        output_0_V_address0,
        output_0_V_ce0,
        output_0_V_we0,
        output_0_V_d0,
        output_0_V_q0,
        output_1_V_address0,
        output_1_V_ce0,
        output_1_V_we0,
        output_1_V_d0,
        output_1_V_q0,
        output_2_V_address0,
        output_2_V_ce0,
        output_2_V_we0,
        output_2_V_d0,
        output_2_V_q0,
        output_3_V_address0,
        output_3_V_ce0,
        output_3_V_we0,
        output_3_V_d0,
        output_3_V_q0
);

parameter    ap_ST_st1_fsm_0 = 30'b1;
parameter    ap_ST_st2_fsm_1 = 30'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 30'b100;
parameter    ap_ST_pp0_stg1_fsm_3 = 30'b1000;
parameter    ap_ST_pp0_stg2_fsm_4 = 30'b10000;
parameter    ap_ST_pp0_stg3_fsm_5 = 30'b100000;
parameter    ap_ST_pp0_stg4_fsm_6 = 30'b1000000;
parameter    ap_ST_st23_fsm_7 = 30'b10000000;
parameter    ap_ST_st24_fsm_8 = 30'b100000000;
parameter    ap_ST_st25_fsm_9 = 30'b1000000000;
parameter    ap_ST_st26_fsm_10 = 30'b10000000000;
parameter    ap_ST_st27_fsm_11 = 30'b100000000000;
parameter    ap_ST_st28_fsm_12 = 30'b1000000000000;
parameter    ap_ST_st29_fsm_13 = 30'b10000000000000;
parameter    ap_ST_st30_fsm_14 = 30'b100000000000000;
parameter    ap_ST_st31_fsm_15 = 30'b1000000000000000;
parameter    ap_ST_st32_fsm_16 = 30'b10000000000000000;
parameter    ap_ST_st33_fsm_17 = 30'b100000000000000000;
parameter    ap_ST_st34_fsm_18 = 30'b1000000000000000000;
parameter    ap_ST_st35_fsm_19 = 30'b10000000000000000000;
parameter    ap_ST_st36_fsm_20 = 30'b100000000000000000000;
parameter    ap_ST_st37_fsm_21 = 30'b1000000000000000000000;
parameter    ap_ST_st38_fsm_22 = 30'b10000000000000000000000;
parameter    ap_ST_st39_fsm_23 = 30'b100000000000000000000000;
parameter    ap_ST_st40_fsm_24 = 30'b1000000000000000000000000;
parameter    ap_ST_st41_fsm_25 = 30'b10000000000000000000000000;
parameter    ap_ST_st42_fsm_26 = 30'b100000000000000000000000000;
parameter    ap_ST_st43_fsm_27 = 30'b1000000000000000000000000000;
parameter    ap_ST_st44_fsm_28 = 30'b10000000000000000000000000000;
parameter    ap_ST_st45_fsm_29 = 30'b100000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv10_320 = 10'b1100100000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv21_51F = 21'b10100011111;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv10_C8 = 10'b11001000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv15_3 = 15'b11;
parameter    ap_const_lv15_6 = 15'b110;
parameter    ap_const_lv15_1 = 15'b1;
parameter    ap_const_lv15_4 = 15'b100;
parameter    ap_const_lv15_7 = 15'b111;
parameter    ap_const_lv15_2 = 15'b10;
parameter    ap_const_lv15_5 = 15'b101;
parameter    ap_const_lv15_8 = 15'b1000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv15_4800 = 15'b100100000000000;
parameter    ap_const_lv10_120 = 10'b100100000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_C8 = 13'b11001000;
parameter    ap_const_lv10_5 = 10'b101;
parameter    ap_const_lv10_A = 10'b1010;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv30_0 = 30'b000000000000000000000000000000;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv31_0 = 31'b0000000000000000000000000000000;
parameter    ap_const_lv28_28F6 = 28'b10100011110110;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_V_address0;
output   input_V_ce0;
input  [31:0] input_V_q0;
output  [9:0] input_V_address1;
output   input_V_ce1;
input  [31:0] input_V_q1;
output  [7:0] output_0_V_address0;
output   output_0_V_ce0;
output   output_0_V_we0;
output  [31:0] output_0_V_d0;
input  [31:0] output_0_V_q0;
output  [7:0] output_1_V_address0;
output   output_1_V_ce0;
output   output_1_V_we0;
output  [31:0] output_1_V_d0;
input  [31:0] output_1_V_q0;
output  [7:0] output_2_V_address0;
output   output_2_V_ce0;
output   output_2_V_we0;
output  [31:0] output_2_V_d0;
input  [31:0] output_2_V_q0;
output  [7:0] output_3_V_address0;
output   output_3_V_ce0;
output   output_3_V_we0;
output  [31:0] output_3_V_d0;
input  [31:0] output_3_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_V_address0;
reg input_V_ce0;
reg[9:0] input_V_address1;
reg input_V_ce1;
reg[7:0] output_0_V_address0;
reg output_0_V_ce0;
reg output_0_V_we0;
reg[31:0] output_0_V_d0;
reg[7:0] output_1_V_address0;
reg output_1_V_ce0;
reg output_1_V_we0;
reg[31:0] output_1_V_d0;
reg[7:0] output_2_V_address0;
reg output_2_V_ce0;
reg output_2_V_we0;
reg[31:0] output_2_V_d0;
reg[7:0] output_3_V_address0;
reg output_3_V_ce0;
reg output_3_V_we0;
reg[31:0] output_3_V_d0;

(* fsm_encoding = "none" *) reg   [29:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_47;
reg   [14:0] w_conv2_address0;
reg    w_conv2_ce0;
wire   [29:0] w_conv2_q0;
reg   [14:0] w_conv2_address1;
reg    w_conv2_ce1;
wire  signed [29:0] w_conv2_q1;
wire   [5:0] b_conv2_address0;
reg    b_conv2_ce0;
wire   [26:0] b_conv2_q0;
reg   [14:0] indvar_flatten1_reg_499;
reg   [6:0] t_V_1_reg_510;
reg   [9:0] indvar_flatten2_reg_521;
reg   [5:0] t_V_3_reg_532;
reg   [3:0] indvar_flatten_reg_543;
reg   [1:0] t_V_5_reg_554;
reg   [1:0] t_V_7_reg_565;
reg  signed [29:0] reg_610;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_4;
reg    ap_sig_131;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg   [0:0] exitcond_flatten2_reg_2303;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_5;
reg    ap_sig_151;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_6;
reg    ap_sig_161;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_171;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_3;
reg    ap_sig_181;
reg   [0:0] ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter1;
reg  signed [29:0] reg_614;
reg  signed [31:0] reg_618;
reg  signed [31:0] reg_623;
wire   [0:0] exitcond1_fu_628_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_203;
wire   [9:0] i_V_fu_634_p2;
wire   [20:0] next_mul_fu_640_p2;
wire   [9:0] idx_urem_fu_676_p3;
wire   [6:0] p_shl2_fu_704_p3;
reg   [6:0] p_shl2_reg_2243;
wire   [14:0] tmp_7_fu_734_p2;
reg   [14:0] tmp_7_reg_2248;
wire   [14:0] w_index_V_0_1_fu_740_p2;
reg   [14:0] w_index_V_0_1_reg_2253;
wire   [14:0] w_index_V_0_2_fu_746_p2;
reg   [14:0] w_index_V_0_2_reg_2258;
wire   [14:0] w_index_V_1_fu_752_p2;
reg   [14:0] w_index_V_1_reg_2263;
wire   [14:0] w_index_V_1_1_fu_758_p2;
reg   [14:0] w_index_V_1_1_reg_2268;
wire   [14:0] w_index_V_1_2_fu_764_p2;
reg   [14:0] w_index_V_1_2_reg_2273;
wire   [14:0] w_index_V_2_fu_770_p2;
reg   [14:0] w_index_V_2_reg_2278;
wire   [14:0] w_index_V_2_1_fu_776_p2;
reg   [14:0] w_index_V_2_1_reg_2283;
wire   [14:0] w_index_V_2_2_fu_782_p2;
reg   [14:0] w_index_V_2_2_reg_2288;
wire   [1:0] x_V_1_fu_796_p2;
reg   [1:0] x_V_1_reg_2293;
wire   [2:0] tmp_15_2_fu_802_p2;
reg   [2:0] tmp_15_2_reg_2298;
wire   [0:0] exitcond_flatten2_fu_808_p2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter3;
wire   [14:0] indvar_flatten_next2_fu_814_p2;
reg   [14:0] indvar_flatten_next2_reg_2307;
wire   [0:0] exitcond_flatten_fu_820_p2;
reg   [0:0] exitcond_flatten_reg_2312;
wire   [6:0] p_shl1_cast_mid2_v_v_v_fu_860_p3;
reg   [6:0] p_shl1_cast_mid2_v_v_v_reg_2326;
wire   [5:0] tmp_13_fu_868_p1;
reg   [5:0] tmp_13_reg_2332;
wire   [14:0] tmp_7_mid_fu_888_p2;
reg   [14:0] tmp_7_mid_reg_2337;
wire   [0:0] exitcond_flatten_mid_fu_932_p2;
reg   [0:0] exitcond_flatten_mid_reg_2350;
wire   [5:0] m_V_fu_938_p2;
reg   [5:0] m_V_reg_2364;
wire   [0:0] tmp_s_fu_944_p2;
reg   [0:0] tmp_s_reg_2369;
wire   [1:0] t_V_5_mid_fu_950_p3;
reg   [1:0] t_V_5_mid_reg_2375;
wire   [10:0] tmp_6_mid1_fu_962_p2;
reg   [10:0] tmp_6_mid1_reg_2382;
wire   [6:0] tmp4_cast_cast_mid235_v_fu_968_p3;
reg   [6:0] tmp4_cast_cast_mid235_v_reg_2388;
wire   [0:0] exitcond7_mid1_fu_988_p2;
reg   [0:0] exitcond7_mid1_reg_2393;
wire   [5:0] t_V_3_mid2_fu_994_p3;
reg   [5:0] t_V_3_mid2_reg_2401;
wire   [1:0] t_V_7_mid2_fu_1014_p3;
reg   [1:0] t_V_7_mid2_reg_2406;
wire   [5:0] tmp3_fu_1026_p2;
reg   [5:0] tmp3_reg_2412;
wire   [1:0] y_V_1_fu_1032_p2;
reg   [1:0] y_V_1_reg_2417;
wire   [3:0] indvar_flatten_next_fu_1044_p3;
reg   [3:0] indvar_flatten_next_reg_2422;
wire   [9:0] indvar_flatten_next1_fu_1058_p3;
reg   [9:0] indvar_flatten_next1_reg_2427;
wire   [14:0] OP2_V_0_2_cast_mid2_v_v_fu_1254_p3;
reg   [14:0] OP2_V_0_2_cast_mid2_v_v_reg_2442;
wire   [14:0] OP2_V_1_cast_mid2_v_v_fu_1267_p3;
reg   [14:0] OP2_V_1_cast_mid2_v_v_reg_2447;
wire   [14:0] OP2_V_1_1_cast_mid2_v_v_fu_1280_p3;
reg   [14:0] OP2_V_1_1_cast_mid2_v_v_reg_2452;
wire   [14:0] OP2_V_1_2_cast_mid2_v_v_fu_1293_p3;
reg   [14:0] OP2_V_1_2_cast_mid2_v_v_reg_2457;
wire   [14:0] OP2_V_2_cast_mid2_v_v_fu_1306_p3;
reg   [14:0] OP2_V_2_cast_mid2_v_v_reg_2462;
wire   [14:0] OP2_V_2_1_cast_mid2_v_v_fu_1319_p3;
reg   [14:0] OP2_V_2_1_cast_mid2_v_v_reg_2467;
wire   [14:0] OP2_V_2_2_cast_mid2_v_v_fu_1332_p3;
reg   [14:0] OP2_V_2_2_cast_mid2_v_v_reg_2472;
wire   [1:0] t_V_5_cast2_mid2_fu_1360_p3;
reg   [1:0] t_V_5_cast2_mid2_reg_2477;
wire   [9:0] t_V_5_cast2_mid2_cast_fu_1366_p1;
reg   [9:0] t_V_5_cast2_mid2_cast_reg_2482;
wire   [9:0] tmp_15_1_cast_mid2_cast_fu_1386_p1;
reg   [9:0] tmp_15_1_cast_mid2_cast_reg_2488;
wire   [2:0] tmp_15_2_cast_mid2_fu_1396_p3;
reg   [2:0] tmp_15_2_cast_mid2_reg_2494;
wire   [9:0] tmp2_fu_1442_p2;
reg   [9:0] tmp2_reg_2499;
wire   [12:0] o_index_V_fu_1501_p2;
reg   [12:0] o_index_V_reg_2516;
wire   [9:0] tmp1_0_1_fu_1521_p2;
reg   [9:0] tmp1_0_1_reg_2532;
wire   [9:0] tmp1_0_2_fu_1536_p2;
reg   [9:0] tmp1_0_2_reg_2543;
reg   [6:0] tmp_24_reg_2554;
reg   [6:0] ap_reg_ppstg_tmp_24_reg_2554_pp0_iter1;
reg   [6:0] ap_reg_ppstg_tmp_24_reg_2554_pp0_iter2;
reg   [6:0] ap_reg_ppstg_tmp_24_reg_2554_pp0_iter3;
wire   [9:0] i_index_V_2_fu_1620_p2;
reg   [9:0] i_index_V_2_reg_2599;
wire   [9:0] i_index_V_2_1_fu_1625_p2;
reg   [9:0] i_index_V_2_1_reg_2604;
wire   [9:0] i_index_V_2_2_fu_1630_p2;
reg   [9:0] i_index_V_2_2_reg_2609;
reg   [30:0] tmp_5_reg_2714;
wire   [60:0] grp_fu_1596_p2;
reg   [60:0] p_Val2_7_1_reg_2719;
wire   [60:0] grp_fu_1655_p2;
reg   [60:0] p_Val2_7_0_1_reg_2724;
wire   [60:0] grp_fu_1665_p2;
reg   [60:0] p_Val2_7_0_2_reg_2729;
reg   [31:0] tmp_18_reg_2734;
wire   [60:0] grp_fu_1695_p2;
reg   [60:0] p_Val2_7_1_1_reg_2739;
wire   [60:0] grp_fu_1705_p2;
reg   [60:0] p_Val2_7_1_2_reg_2744;
reg   [31:0] tmp_20_reg_2749;
wire   [60:0] grp_fu_1727_p2;
reg   [60:0] p_Val2_7_2_reg_2754;
wire   [60:0] grp_fu_1737_p2;
reg   [60:0] p_Val2_7_2_1_reg_2759;
reg   [31:0] tmp_22_reg_2764;
wire   [60:0] grp_fu_1751_p2;
reg   [60:0] p_Val2_7_2_2_reg_2769;
reg   [31:0] sum_V_2_2_reg_2774;
reg   [7:0] output_0_V_addr_2_reg_2779;
reg   [7:0] output_1_V_addr_2_reg_2784;
reg   [7:0] output_2_V_addr_2_reg_2789;
reg   [7:0] output_3_V_addr_2_reg_2794;
wire  signed [12:0] arrayNo9_fu_1991_p1;
reg  signed [12:0] arrayNo9_reg_2799;
wire   [31:0] p_Val2_5_fu_2012_p2;
reg   [31:0] p_Val2_5_reg_2803;
wire   [6:0] n_V_1_fu_2023_p2;
reg   [6:0] n_V_1_reg_2814;
reg    ap_sig_cseq_ST_st23_fsm_7;
reg    ap_sig_463;
wire   [0:0] exitcond3_fu_2017_p2;
wire   [10:0] p_shl5_cast_fu_2046_p1;
reg   [10:0] p_shl5_cast_reg_2824;
reg    ap_sig_cseq_ST_st24_fsm_8;
reg    ap_sig_477;
wire   [31:0] p_Val2_1_cast_fu_2050_p1;
reg   [31:0] p_Val2_1_cast_reg_2829;
wire   [1:0] x_V_fu_2064_p2;
reg   [1:0] x_V_reg_2837;
reg    ap_sig_cseq_ST_st25_fsm_9;
reg    ap_sig_488;
wire   [12:0] tmp7_cast_cast_fu_2076_p1;
reg   [12:0] tmp7_cast_cast_reg_2842;
wire   [0:0] exitcond5_fu_2058_p2;
wire   [1:0] y_V_fu_2090_p2;
reg   [1:0] y_V_reg_2850;
reg    ap_sig_cseq_ST_st26_fsm_10;
reg    ap_sig_502;
wire   [12:0] index_V_fu_2127_p2;
reg   [12:0] index_V_reg_2855;
wire   [0:0] exitcond_fu_2084_p2;
reg   [6:0] tmp_27_reg_2861;
reg    ap_sig_cseq_ST_st27_fsm_11;
reg    ap_sig_516;
reg   [7:0] output_0_V_addr_1_reg_2866;
reg    ap_sig_cseq_ST_st43_fsm_27;
reg    ap_sig_525;
reg   [7:0] output_1_V_addr_1_reg_2871;
reg   [7:0] output_2_V_addr_1_reg_2876;
reg   [7:0] output_3_V_addr_1_reg_2881;
wire  signed [12:0] arrayNo_fu_2157_p1;
reg  signed [12:0] arrayNo_reg_2886;
reg    ap_sig_cseq_ST_st44_fsm_28;
reg    ap_sig_540;
wire   [31:0] biased_V_fu_2178_p2;
reg   [31:0] biased_V_reg_2890;
wire   [30:0] tmp_28_fu_2183_p1;
reg   [30:0] tmp_28_reg_2895;
reg   [9:0] t_V_reg_466;
reg   [20:0] phi_mul_reg_477;
reg   [9:0] phi_urem_reg_488;
reg   [14:0] indvar_flatten1_phi_fu_503_p4;
reg   [6:0] t_V_1_phi_fu_514_p4;
reg   [9:0] indvar_flatten2_phi_fu_525_p4;
reg   [5:0] t_V_3_phi_fu_536_p4;
reg   [3:0] indvar_flatten_phi_fu_547_p4;
reg   [1:0] t_V_5_phi_fu_558_p4;
reg   [1:0] t_V_7_phi_fu_569_p4;
reg   [6:0] t_V_2_reg_576;
reg   [1:0] t_V_4_reg_588;
reg   [1:0] t_V_6_reg_599;
reg    ap_sig_cseq_ST_st45_fsm_29;
reg    ap_sig_592;
wire   [63:0] newIndex2_fu_656_p1;
wire   [63:0] OP2_V_cast_mid2_v_fu_1225_p1;
wire   [63:0] OP2_V_0_1_cast_mid2_v_fu_1243_p1;
wire   [63:0] tmp_1_fu_1454_p1;
wire   [63:0] tmp_17_1_fu_1465_p1;
wire   [63:0] OP2_V_0_2_cast_mid2_v_fu_1513_p1;
wire   [63:0] OP2_V_1_cast_mid2_v_fu_1517_p1;
wire   [63:0] tmp_17_0_1_fu_1531_p1;
wire   [63:0] tmp_17_0_2_fu_1546_p1;
wire   [63:0] OP2_V_1_1_cast_mid2_v_fu_1571_p1;
wire   [63:0] OP2_V_1_2_cast_mid2_v_fu_1575_p1;
wire   [63:0] tmp_17_1_1_fu_1606_p1;
wire   [63:0] tmp_17_1_2_fu_1615_p1;
wire   [63:0] OP2_V_2_cast_mid2_v_fu_1643_p1;
wire   [63:0] OP2_V_2_1_cast_mid2_v_fu_1647_p1;
wire   [63:0] tmp_17_2_fu_1671_p1;
wire   [63:0] tmp_17_2_1_fu_1675_p1;
wire   [63:0] OP2_V_2_2_cast_mid2_v_fu_1687_p1;
wire   [63:0] tmp_17_2_2_fu_1711_p1;
wire   [63:0] newIndex5_fu_1983_p1;
wire   [63:0] tmp_4_fu_2029_p1;
wire   [63:0] newIndex4_fu_2149_p1;
wire   [2:0] tmp_10_fu_646_p4;
wire   [31:0] p_Val2_2_cast_fu_2199_p1;
wire   [9:0] next_urem_fu_664_p2;
wire   [0:0] tmp_26_fu_670_p2;
wire   [5:0] tmp_3_fu_684_p1;
wire   [4:0] tmp_9_fu_700_p1;
wire   [10:0] p_s_fu_688_p3;
wire   [10:0] t_V_3_cast1_fu_696_p1;
wire   [10:0] tmp_6_fu_712_p2;
wire   [13:0] p_shl_fu_722_p3;
wire   [14:0] p_shl_cast_fu_730_p1;
wire   [14:0] tmp_6_cast1_fu_718_p1;
wire   [2:0] t_V_5_cast_fu_792_p1;
wire   [6:0] n_V_fu_834_p2;
wire   [5:0] tmp_11_fu_840_p1;
wire   [10:0] p_mid1_fu_844_p3;
wire   [13:0] p_shl_mid_fu_876_p3;
wire   [14:0] p_shl_cast_mid_fu_884_p1;
wire   [14:0] tmp_6_cast1_mid_fu_872_p1;
wire   [6:0] t_V_5_cast1_fu_788_p1;
wire   [6:0] tmp14_fu_894_p2;
wire   [0:0] exitcond2_fu_914_p2;
wire   [0:0] not_exitcond_flatten_fu_908_p2;
wire   [0:0] exitcond_flatten1_fu_926_p2;
wire   [5:0] t_V_3_mid_fu_826_p3;
wire   [10:0] p_mid2_fu_852_p3;
wire   [10:0] t_V_3_cast1_mid1_fu_958_p1;
wire   [6:0] tmp4_cast_cast_mid2177_v_fu_900_p3;
wire   [0:0] exitcond_flatten_not_fu_976_p2;
wire   [0:0] exitcond7_mid_fu_920_p2;
wire   [0:0] not_exitcond_flatten_mid_fu_982_p2;
wire   [0:0] tmp_12_fu_1002_p2;
wire   [0:0] tmp_16_fu_1008_p2;
wire   [5:0] t_V_7_cast_fu_1022_p1;
wire   [3:0] indvar_flatten_op_fu_1038_p2;
wire   [9:0] indvar_flatten38_op_fu_1052_p2;
wire   [8:0] p_shl1_cast_mid2_v_fu_1066_p3;
wire   [14:0] w_index_V_0_1_mid_fu_1088_p2;
wire   [14:0] w_index_V_0_2_mid_fu_1099_p2;
wire   [14:0] w_index_V_1_mid_fu_1110_p2;
wire   [14:0] w_index_V_1_1_mid_fu_1121_p2;
wire   [14:0] w_index_V_1_2_mid_fu_1132_p2;
wire   [14:0] w_index_V_2_mid_fu_1143_p2;
wire   [14:0] w_index_V_2_1_mid_fu_1154_p2;
wire   [14:0] w_index_V_2_2_mid_fu_1165_p2;
wire   [4:0] tmp_15_fu_1176_p1;
wire   [6:0] p_shl2_mid1_fu_1179_p3;
wire   [6:0] p_shl2_cast_mid_fu_1077_p3;
wire   [6:0] p_shl2_cast_mid2_fu_1187_p3;
wire   [13:0] p_shl_mid1_fu_1201_p3;
wire   [14:0] p_shl_cast_mid1_fu_1208_p1;
wire   [14:0] tmp_6_cast1_mid1_fu_1198_p1;
wire   [14:0] tmp_7_mid1_fu_1212_p2;
wire   [14:0] OP2_V_cast_mid293_v_v_fu_1083_p3;
wire   [14:0] OP2_V_cast_mid2_v_v_fu_1218_p3;
wire   [14:0] w_index_V_0_1_mid1_fu_1230_p2;
wire   [14:0] OP2_V_0_1_cast_mid2101_v_v_fu_1093_p3;
wire   [14:0] OP2_V_0_1_cast_mid2_v_v_fu_1236_p3;
wire   [14:0] w_index_V_0_2_mid1_fu_1248_p2;
wire   [14:0] OP2_V_0_2_cast_mid2109_v_v_fu_1104_p3;
wire   [14:0] w_index_V_1_mid1_fu_1261_p2;
wire   [14:0] OP2_V_1_cast_mid2117_v_v_fu_1115_p3;
wire   [14:0] w_index_V_1_1_mid1_fu_1274_p2;
wire   [14:0] OP2_V_1_1_cast_mid2125_v_v_fu_1126_p3;
wire   [14:0] w_index_V_1_2_mid1_fu_1287_p2;
wire   [14:0] OP2_V_1_2_cast_mid2133_v_v_fu_1137_p3;
wire   [14:0] w_index_V_2_mid1_fu_1300_p2;
wire   [14:0] OP2_V_2_cast_mid2141_v_v_fu_1148_p3;
wire   [14:0] w_index_V_2_1_mid1_fu_1313_p2;
wire   [14:0] OP2_V_2_1_cast_mid2149_v_v_fu_1159_p3;
wire   [14:0] w_index_V_2_2_mid1_fu_1326_p2;
wire   [14:0] OP2_V_2_2_cast_mid2157_v_v_fu_1170_p3;
wire   [1:0] x_V_1_dup_fu_1351_p2;
wire   [1:0] x_V_1_mid1_fu_1374_p2;
wire   [1:0] tmp_15_1_cast_mid_fu_1339_p3;
wire   [1:0] tmp_15_1_cast_mid2_fu_1379_p3;
wire   [2:0] t_V_5_cast_mid1_fu_1370_p1;
wire   [2:0] tmp_15_2_mid1_fu_1390_p2;
wire   [2:0] tmp_15_2_cast_mid_fu_1345_p3;
wire   [6:0] t_V_5_cast1_mid1_fu_1356_p1;
wire   [6:0] tmp4_mid1_fu_1403_p2;
wire   [6:0] tmp4_cast_cast_mid2_v_fu_1408_p3;
wire   [7:0] p_shl2_cast_mid2_cast_fu_1194_p1;
wire   [7:0] tmp3_cast_fu_1421_p1;
wire   [7:0] tmp1_fu_1424_p2;
wire   [9:0] tmp1_cast_fu_1430_p1;
wire   [9:0] p_shl4_fu_1434_p3;
wire   [9:0] i_index_V_fu_1448_p2;
wire   [9:0] i_index_V_1_fu_1459_p2;
wire   [3:0] p_shl3_fu_1470_p3;
wire   [4:0] p_shl3_cast_fu_1477_p1;
wire   [4:0] t_V_7_cast1_fu_1418_p1;
wire   [4:0] p_6_fu_1481_p2;
wire  signed [10:0] p_6_cast_fu_1487_p1;
wire   [10:0] p_shl1_cast_mid2_fu_1073_p1;
wire   [10:0] tmp5_fu_1491_p2;
wire   [12:0] tmp4_cast_cast_mid2_fu_1414_p1;
wire  signed [12:0] tmp5_cast_cast_fu_1497_p1;
wire   [12:0] grp_fu_1507_p0;
wire   [8:0] grp_fu_1507_p1;
wire   [9:0] i_index_V_0_1_fu_1526_p2;
wire   [9:0] i_index_V_0_2_fu_1541_p2;
wire   [27:0] mul1_fu_2207_p2;
wire   [9:0] i_index_V_1_1_fu_1602_p2;
wire   [9:0] i_index_V_1_2_fu_1611_p2;
wire   [9:0] tmp_15_2_cast_mid2_cast_fu_1579_p1;
wire   [60:0] grp_fu_1586_p2;
wire   [60:0] tmp_14_fu_1767_p3;
wire  signed [61:0] tmp_2115_0_1_cast_fu_1778_p1;
wire  signed [61:0] tmp_20_0_1_fu_1774_p1;
wire   [61:0] p_Val2_8_0_1_fu_1781_p2;
wire   [31:0] tmp_17_fu_1787_p4;
wire  signed [61:0] tmp_2115_0_2_cast_fu_1805_p1;
wire   [61:0] tmp_20_0_2_fu_1797_p3;
wire   [61:0] p_Val2_8_0_2_fu_1808_p2;
wire  signed [61:0] tmp_2115_1_cast_fu_1831_p1;
wire   [61:0] tmp_20_1_fu_1824_p3;
wire   [61:0] p_Val2_8_1_fu_1834_p2;
wire   [31:0] tmp_19_fu_1840_p4;
wire  signed [61:0] tmp_2115_1_1_cast_fu_1858_p1;
wire   [61:0] tmp_20_1_1_fu_1850_p3;
wire   [61:0] p_Val2_8_1_1_fu_1861_p2;
wire  signed [61:0] tmp_2115_1_2_cast_fu_1884_p1;
wire   [61:0] tmp_20_1_2_fu_1877_p3;
wire   [61:0] p_Val2_8_1_2_fu_1887_p2;
wire   [31:0] tmp_21_fu_1893_p4;
wire  signed [61:0] tmp_2115_2_cast_fu_1911_p1;
wire   [61:0] tmp_20_2_fu_1903_p3;
wire   [61:0] p_Val2_8_2_fu_1914_p2;
wire  signed [61:0] tmp_2115_2_1_cast_fu_1937_p1;
wire   [61:0] tmp_20_2_1_fu_1930_p3;
wire   [61:0] p_Val2_8_2_1_fu_1940_p2;
wire   [31:0] tmp_23_fu_1946_p4;
wire  signed [61:0] tmp_2115_2_2_cast_fu_1964_p1;
wire   [61:0] tmp_20_2_2_fu_1956_p3;
wire   [61:0] p_Val2_8_2_2_fu_1967_p2;
wire   [12:0] grp_fu_1507_p2;
wire   [31:0] p_Val2_1_fu_1998_p5;
wire   [31:0] p_Val2_1_fu_1998_p6;
wire   [5:0] tmp_25_fu_2034_p1;
wire   [8:0] p_shl5_fu_2038_p3;
wire   [6:0] t_V_4_cast_fu_2054_p1;
wire   [6:0] tmp7_fu_2070_p2;
wire   [3:0] p_shl6_fu_2096_p3;
wire   [4:0] p_shl6_cast_fu_2104_p1;
wire   [4:0] t_V_6_cast_fu_2080_p1;
wire   [4:0] p_4_fu_2108_p2;
wire  signed [10:0] p_4_cast_fu_2114_p1;
wire   [10:0] tmp8_fu_2118_p2;
wire  signed [12:0] tmp8_cast_cast_fu_2123_p1;
wire   [27:0] mul2_fu_2214_p2;
wire   [8:0] grp_fu_2144_p1;
wire   [12:0] grp_fu_2144_p2;
wire   [31:0] p_Val2_s_fu_2164_p5;
wire   [31:0] p_Val2_s_fu_2164_p6;
wire   [0:0] tmp_8_fu_2187_p2;
wire   [30:0] p_Val2_2_s_fu_2192_p3;
wire   [14:0] mul1_fu_2207_p0;
wire   [12:0] mul1_fu_2207_p1;
wire   [14:0] mul2_fu_2214_p0;
wire   [12:0] mul2_fu_2214_p1;
reg    grp_fu_2144_ap_start;
wire    grp_fu_2144_ap_done;
reg   [29:0] ap_NS_fsm;
wire   [27:0] mul1_fu_2207_p10;
wire   [27:0] mul2_fu_2214_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 30'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
end

dut_perform_conv_1_w_conv2 #(
    .DataWidth( 30 ),
    .AddressRange( 18432 ),
    .AddressWidth( 15 ))
w_conv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_conv2_address0),
    .ce0(w_conv2_ce0),
    .q0(w_conv2_q0),
    .address1(w_conv2_address1),
    .ce1(w_conv2_ce1),
    .q1(w_conv2_q1)
);

dut_perform_conv_1_b_conv2 #(
    .DataWidth( 27 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
b_conv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_conv2_address0),
    .ce0(b_conv2_ce0),
    .q0(b_conv2_q0)
);

dut_urem_13ns_9ns_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_9ns_13_17_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1507_p0),
    .din1(grp_fu_1507_p1),
    .ce(1'b1),
    .dout(grp_fu_1507_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_618),
    .din1(reg_610),
    .ce(1'b1),
    .dout(grp_fu_1586_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_623),
    .din1(w_conv2_q1),
    .ce(1'b1),
    .dout(grp_fu_1596_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_618),
    .din1(reg_614),
    .ce(1'b1),
    .dout(grp_fu_1655_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_623),
    .din1(reg_610),
    .ce(1'b1),
    .dout(grp_fu_1665_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_618),
    .din1(reg_610),
    .ce(1'b1),
    .dout(grp_fu_1695_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_623),
    .din1(reg_614),
    .ce(1'b1),
    .dout(grp_fu_1705_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_618),
    .din1(reg_610),
    .ce(1'b1),
    .dout(grp_fu_1727_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_623),
    .din1(reg_614),
    .ce(1'b1),
    .dout(grp_fu_1737_p2)
);

dut_mul_32s_30s_61_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 61 ))
dut_mul_32s_30s_61_6_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_618),
    .din1(reg_610),
    .ce(1'b1),
    .dout(grp_fu_1751_p2)
);

dut_mux_4to1_sel32_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel32_32_1_U33(
    .din1(output_0_V_q0),
    .din2(output_1_V_q0),
    .din3(output_2_V_q0),
    .din4(output_3_V_q0),
    .din5(p_Val2_1_fu_1998_p5),
    .dout(p_Val2_1_fu_1998_p6)
);

dut_urem_13ns_9ns_13_17_seq #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 13 ))
dut_urem_13ns_9ns_13_17_seq_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_2144_ap_start),
    .done(grp_fu_2144_ap_done),
    .din0(index_V_reg_2855),
    .din1(grp_fu_2144_p1),
    .ce(1'b1),
    .dout(grp_fu_2144_p2)
);

dut_mux_4to1_sel32_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
dut_mux_4to1_sel32_32_1_U35(
    .din1(output_0_V_q0),
    .din2(output_1_V_q0),
    .din3(output_2_V_q0),
    .din4(output_3_V_q0),
    .din5(p_Val2_s_fu_2164_p5),
    .dout(p_Val2_s_fu_2164_p6)
);

dut_mul_mul_15ns_13ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_15ns_13ns_28_1_U36(
    .din0(mul1_fu_2207_p0),
    .din1(mul1_fu_2207_p1),
    .dout(mul1_fu_2207_p2)
);

dut_mul_mul_15ns_13ns_28_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
dut_mul_mul_15ns_13ns_28_1_U37(
    .din0(mul2_fu_2214_p0),
    .din1(mul2_fu_2214_p1),
    .dout(mul2_fu_2214_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond_flatten2_fu_808_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(exitcond_flatten2_reg_2303 == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2))) begin
            ap_reg_ppiten_pp0_it3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2))) begin
        indvar_flatten1_reg_499 <= ap_const_lv15_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten1_reg_499 <= indvar_flatten_next2_reg_2307;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2))) begin
        indvar_flatten2_reg_521 <= ap_const_lv10_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten2_reg_521 <= indvar_flatten_next1_reg_2427;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2))) begin
        indvar_flatten_reg_543 <= ap_const_lv4_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten_reg_543 <= indvar_flatten_next_reg_2422;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_628_p2))) begin
        phi_mul_reg_477 <= next_mul_fu_640_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        phi_mul_reg_477 <= ap_const_lv21_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_628_p2))) begin
        phi_urem_reg_488 <= idx_urem_fu_676_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        phi_urem_reg_488 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        reg_618 <= input_V_q1;
    end else if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter1)))) begin
        reg_618 <= input_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        reg_623 <= input_V_q0;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0))) begin
        reg_623 <= input_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2))) begin
        t_V_1_reg_510 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_1_reg_510 <= p_shl1_cast_mid2_v_v_v_reg_2326;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond_flatten2_fu_808_p2))) begin
        t_V_2_reg_576 <= ap_const_lv7_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st25_fsm_9) & ~(1'b0 == exitcond5_fu_2058_p2))) begin
        t_V_2_reg_576 <= n_V_1_reg_2814;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2))) begin
        t_V_3_reg_532 <= ap_const_lv6_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_3_reg_532 <= t_V_3_mid2_reg_2401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st26_fsm_10) & ~(1'b0 == exitcond_fu_2084_p2))) begin
        t_V_4_reg_588 <= x_V_reg_2837;
    end else if ((1'b1 == ap_sig_cseq_ST_st24_fsm_8)) begin
        t_V_4_reg_588 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2))) begin
        t_V_5_reg_554 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_5_reg_554 <= t_V_5_cast2_mid2_reg_2477;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_9) & (1'b0 == exitcond5_fu_2058_p2))) begin
        t_V_6_reg_599 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st45_fsm_29)) begin
        t_V_6_reg_599 <= y_V_reg_2850;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond1_fu_628_p2))) begin
        t_V_7_reg_565 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_7_reg_565 <= y_V_1_reg_2417;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_628_p2))) begin
        t_V_reg_466 <= i_V_fu_634_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        t_V_reg_466 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        OP2_V_0_2_cast_mid2_v_v_reg_2442 <= OP2_V_0_2_cast_mid2_v_v_fu_1254_p3;
        OP2_V_1_1_cast_mid2_v_v_reg_2452 <= OP2_V_1_1_cast_mid2_v_v_fu_1280_p3;
        OP2_V_1_2_cast_mid2_v_v_reg_2457 <= OP2_V_1_2_cast_mid2_v_v_fu_1293_p3;
        OP2_V_1_cast_mid2_v_v_reg_2447 <= OP2_V_1_cast_mid2_v_v_fu_1267_p3;
        OP2_V_2_1_cast_mid2_v_v_reg_2467 <= OP2_V_2_1_cast_mid2_v_v_fu_1319_p3;
        OP2_V_2_2_cast_mid2_v_v_reg_2472 <= OP2_V_2_2_cast_mid2_v_v_fu_1332_p3;
        OP2_V_2_cast_mid2_v_v_reg_2462 <= OP2_V_2_cast_mid2_v_v_fu_1306_p3;
        o_index_V_reg_2516 <= o_index_V_fu_1501_p2;
        t_V_5_cast2_mid2_cast_reg_2482[1 : 0] <= t_V_5_cast2_mid2_cast_fu_1366_p1[1 : 0];
        tmp2_reg_2499 <= tmp2_fu_1442_p2;
        tmp_15_1_cast_mid2_cast_reg_2488[1 : 0] <= tmp_15_1_cast_mid2_cast_fu_1386_p1[1 : 0];
        tmp_15_2_cast_mid2_reg_2494 <= tmp_15_2_cast_mid2_fu_1396_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter1 <= exitcond_flatten2_reg_2303;
        ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter2 <= ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter1;
        ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter3 <= ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter2;
        exitcond_flatten2_reg_2303 <= exitcond_flatten2_fu_808_p2;
        p_shl2_reg_2243[6 : 2] <= p_shl2_fu_704_p3[6 : 2];
        tmp_15_2_reg_2298 <= tmp_15_2_fu_802_p2;
        tmp_7_reg_2248 <= tmp_7_fu_734_p2;
        w_index_V_0_1_reg_2253 <= w_index_V_0_1_fu_740_p2;
        w_index_V_0_2_reg_2258 <= w_index_V_0_2_fu_746_p2;
        w_index_V_1_1_reg_2268 <= w_index_V_1_1_fu_758_p2;
        w_index_V_1_2_reg_2273 <= w_index_V_1_2_fu_764_p2;
        w_index_V_1_reg_2263 <= w_index_V_1_fu_752_p2;
        w_index_V_2_1_reg_2283 <= w_index_V_2_1_fu_776_p2;
        w_index_V_2_2_reg_2288 <= w_index_V_2_2_fu_782_p2;
        w_index_V_2_reg_2278 <= w_index_V_2_fu_770_p2;
        x_V_1_reg_2293 <= x_V_1_fu_796_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
        ap_reg_ppstg_tmp_24_reg_2554_pp0_iter1 <= tmp_24_reg_2554;
        ap_reg_ppstg_tmp_24_reg_2554_pp0_iter2 <= ap_reg_ppstg_tmp_24_reg_2554_pp0_iter1;
        ap_reg_ppstg_tmp_24_reg_2554_pp0_iter3 <= ap_reg_ppstg_tmp_24_reg_2554_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter3))) begin
        arrayNo9_reg_2799 <= arrayNo9_fu_1991_p1;
        p_Val2_5_reg_2803 <= p_Val2_5_fu_2012_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st44_fsm_28)) begin
        arrayNo_reg_2886 <= arrayNo_fu_2157_p1;
        biased_V_reg_2890 <= biased_V_fu_2178_p2;
        tmp_28_reg_2895 <= tmp_28_fu_2183_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten2_fu_808_p2))) begin
        exitcond7_mid1_reg_2393 <= exitcond7_mid1_fu_988_p2;
        exitcond_flatten_mid_reg_2350 <= exitcond_flatten_mid_fu_932_p2;
        exitcond_flatten_reg_2312 <= exitcond_flatten_fu_820_p2;
        m_V_reg_2364 <= m_V_fu_938_p2;
        t_V_5_mid_reg_2375 <= t_V_5_mid_fu_950_p3;
        t_V_7_mid2_reg_2406 <= t_V_7_mid2_fu_1014_p3;
        tmp3_reg_2412 <= tmp3_fu_1026_p2;
        tmp4_cast_cast_mid235_v_reg_2388 <= tmp4_cast_cast_mid235_v_fu_968_p3;
        tmp_13_reg_2332 <= tmp_13_fu_868_p1;
        tmp_6_mid1_reg_2382 <= tmp_6_mid1_fu_962_p2;
        tmp_7_mid_reg_2337[14 : 5] <= tmp_7_mid_fu_888_p2[14 : 5];
        tmp_s_reg_2369 <= tmp_s_fu_944_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        i_index_V_2_1_reg_2604 <= i_index_V_2_1_fu_1625_p2;
        i_index_V_2_2_reg_2609 <= i_index_V_2_2_fu_1630_p2;
        i_index_V_2_reg_2599 <= i_index_V_2_fu_1620_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st26_fsm_10) & (1'b0 == exitcond_fu_2084_p2))) begin
        index_V_reg_2855 <= index_V_fu_2127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond_flatten2_fu_808_p2))) begin
        indvar_flatten_next1_reg_2427 <= indvar_flatten_next1_fu_1058_p3;
        indvar_flatten_next_reg_2422 <= indvar_flatten_next_fu_1044_p3;
        p_shl1_cast_mid2_v_v_v_reg_2326 <= p_shl1_cast_mid2_v_v_v_fu_860_p3;
        t_V_3_mid2_reg_2401 <= t_V_3_mid2_fu_994_p3;
        y_V_1_reg_2417 <= y_V_1_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten_next2_reg_2307 <= indvar_flatten_next2_fu_814_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_7)) begin
        n_V_1_reg_2814 <= n_V_1_fu_2023_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st43_fsm_27)) begin
        output_0_V_addr_1_reg_2866 <= newIndex4_fu_2149_p1;
        output_1_V_addr_1_reg_2871 <= newIndex4_fu_2149_p1;
        output_2_V_addr_1_reg_2876 <= newIndex4_fu_2149_p1;
        output_3_V_addr_1_reg_2881 <= newIndex4_fu_2149_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter3))) begin
        output_0_V_addr_2_reg_2779 <= newIndex5_fu_1983_p1;
        output_1_V_addr_2_reg_2784 <= newIndex5_fu_1983_p1;
        output_2_V_addr_2_reg_2789 <= newIndex5_fu_1983_p1;
        output_3_V_addr_2_reg_2794 <= newIndex5_fu_1983_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st24_fsm_8)) begin
        p_Val2_1_cast_reg_2829[26 : 0] <= p_Val2_1_cast_fu_2050_p1[26 : 0];
        p_shl5_cast_reg_2824[8 : 3] <= p_shl5_cast_fu_2046_p1[8 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter1))) begin
        p_Val2_7_0_1_reg_2724 <= grp_fu_1655_p2;
        p_Val2_7_0_2_reg_2729 <= grp_fu_1665_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter1))) begin
        p_Val2_7_1_1_reg_2739 <= grp_fu_1695_p2;
        p_Val2_7_1_2_reg_2744 <= grp_fu_1705_p2;
        tmp_18_reg_2734 <= {{p_Val2_8_0_2_fu_1808_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter1))) begin
        p_Val2_7_1_reg_2719 <= grp_fu_1596_p2;
        tmp_5_reg_2714 <= {{grp_fu_1586_p2[ap_const_lv32_3C : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter2))) begin
        p_Val2_7_2_1_reg_2759 <= grp_fu_1737_p2;
        p_Val2_7_2_reg_2754 <= grp_fu_1727_p2;
        tmp_20_reg_2749 <= {{p_Val2_8_1_1_fu_1861_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter2))) begin
        p_Val2_7_2_2_reg_2769 <= grp_fu_1751_p2;
        tmp_22_reg_2764 <= {{p_Val2_8_2_fu_1914_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter1)))) begin
        reg_610 <= w_conv2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)))) begin
        reg_614 <= w_conv2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5) & (1'b0 == ap_reg_ppstg_exitcond_flatten2_reg_2303_pp0_iter2))) begin
        sum_V_2_2_reg_2774 <= {{p_Val2_8_2_2_fu_1967_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        t_V_5_cast2_mid2_reg_2477 <= t_V_5_cast2_mid2_fu_1360_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (exitcond_flatten2_reg_2303 == 1'b0))) begin
        tmp1_0_1_reg_2532 <= tmp1_0_1_fu_1521_p2;
        tmp1_0_2_reg_2543 <= tmp1_0_2_fu_1536_p2;
        tmp_24_reg_2554 <= {{mul1_fu_2207_p2[ap_const_lv32_1B : ap_const_lv32_15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_9) & (1'b0 == exitcond5_fu_2058_p2))) begin
        tmp7_cast_cast_reg_2842[6 : 0] <= tmp7_cast_cast_fu_2076_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st27_fsm_11)) begin
        tmp_27_reg_2861 <= {{mul2_fu_2214_p2[ap_const_lv32_1B : ap_const_lv32_15]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st25_fsm_9)) begin
        x_V_reg_2837 <= x_V_fu_2064_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st26_fsm_10)) begin
        y_V_reg_2850 <= y_V_fu_2090_p2;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st23_fsm_7) & ~(1'b0 == exitcond3_fu_2017_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st23_fsm_7) & ~(1'b0 == exitcond3_fu_2017_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_171) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_181) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_131) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_151) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_161) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_47) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_463) begin
        ap_sig_cseq_ST_st23_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_477) begin
        ap_sig_cseq_ST_st24_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_488) begin
        ap_sig_cseq_ST_st25_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_502) begin
        ap_sig_cseq_ST_st26_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_516) begin
        ap_sig_cseq_ST_st27_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_203) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_525) begin
        ap_sig_cseq_ST_st43_fsm_27 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_27 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_540) begin
        ap_sig_cseq_ST_st44_fsm_28 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_28 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_592) begin
        ap_sig_cseq_ST_st45_fsm_29 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_29 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st23_fsm_7)) begin
        b_conv2_ce0 = 1'b1;
    end else begin
        b_conv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st27_fsm_11)) begin
        grp_fu_2144_ap_start = 1'b1;
    end else begin
        grp_fu_2144_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten1_phi_fu_503_p4 = indvar_flatten_next2_reg_2307;
    end else begin
        indvar_flatten1_phi_fu_503_p4 = indvar_flatten1_reg_499;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten2_phi_fu_525_p4 = indvar_flatten_next1_reg_2427;
    end else begin
        indvar_flatten2_phi_fu_525_p4 = indvar_flatten2_reg_521;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        indvar_flatten_phi_fu_547_p4 = indvar_flatten_next_reg_2422;
    end else begin
        indvar_flatten_phi_fu_547_p4 = indvar_flatten_reg_543;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        input_V_address0 = tmp_17_2_2_fu_1711_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        input_V_address0 = tmp_17_2_1_fu_1675_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        input_V_address0 = tmp_17_1_2_fu_1615_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        input_V_address0 = tmp_17_0_2_fu_1546_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        input_V_address0 = tmp_1_fu_1454_p1;
    end else begin
        input_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            input_V_address1 = tmp_17_2_fu_1671_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            input_V_address1 = tmp_17_1_1_fu_1606_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            input_V_address1 = tmp_17_0_1_fu_1531_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            input_V_address1 = tmp_17_1_fu_1465_p1;
        end else begin
            input_V_address1 = 'bx;
        end
    end else begin
        input_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        input_V_ce1 = 1'b1;
    end else begin
        input_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_29)) begin
        output_0_V_address0 = output_0_V_addr_1_reg_2866;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_0_V_address0 = output_0_V_addr_2_reg_2779;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_0_V_address0 = newIndex2_fu_656_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st43_fsm_27)) begin
        output_0_V_address0 = newIndex4_fu_2149_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it3))) begin
        output_0_V_address0 = newIndex5_fu_1983_p1;
    end else begin
        output_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st43_fsm_27) | (1'b1 == ap_sig_cseq_ST_st45_fsm_29) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it3)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)))) begin
        output_0_V_ce0 = 1'b1;
    end else begin
        output_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_29)) begin
        output_0_V_d0 = p_Val2_2_cast_fu_2199_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_0_V_d0 = p_Val2_5_reg_2803;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_0_V_d0 = ap_const_lv32_0;
    end else begin
        output_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_628_p2) & (tmp_10_fu_646_p4 == ap_const_lv3_0)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (arrayNo9_reg_2799 == ap_const_lv13_0)) | ((1'b1 == ap_sig_cseq_ST_st45_fsm_29) & (arrayNo_reg_2886 == ap_const_lv13_0)))) begin
        output_0_V_we0 = 1'b1;
    end else begin
        output_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_29)) begin
        output_1_V_address0 = output_1_V_addr_1_reg_2871;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_1_V_address0 = output_1_V_addr_2_reg_2784;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_1_V_address0 = newIndex2_fu_656_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st43_fsm_27)) begin
        output_1_V_address0 = newIndex4_fu_2149_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it3))) begin
        output_1_V_address0 = newIndex5_fu_1983_p1;
    end else begin
        output_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st43_fsm_27) | (1'b1 == ap_sig_cseq_ST_st45_fsm_29) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it3)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)))) begin
        output_1_V_ce0 = 1'b1;
    end else begin
        output_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_29)) begin
        output_1_V_d0 = p_Val2_2_cast_fu_2199_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_1_V_d0 = p_Val2_5_reg_2803;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_1_V_d0 = ap_const_lv32_0;
    end else begin
        output_1_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_628_p2) & (tmp_10_fu_646_p4 == ap_const_lv3_1)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (arrayNo9_reg_2799 == ap_const_lv13_1)) | ((1'b1 == ap_sig_cseq_ST_st45_fsm_29) & (arrayNo_reg_2886 == ap_const_lv13_1)))) begin
        output_1_V_we0 = 1'b1;
    end else begin
        output_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_29)) begin
        output_2_V_address0 = output_2_V_addr_1_reg_2876;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_2_V_address0 = output_2_V_addr_2_reg_2789;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_2_V_address0 = newIndex2_fu_656_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st43_fsm_27)) begin
        output_2_V_address0 = newIndex4_fu_2149_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it3))) begin
        output_2_V_address0 = newIndex5_fu_1983_p1;
    end else begin
        output_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st43_fsm_27) | (1'b1 == ap_sig_cseq_ST_st45_fsm_29) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it3)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)))) begin
        output_2_V_ce0 = 1'b1;
    end else begin
        output_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_29)) begin
        output_2_V_d0 = p_Val2_2_cast_fu_2199_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_2_V_d0 = p_Val2_5_reg_2803;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_2_V_d0 = ap_const_lv32_0;
    end else begin
        output_2_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_628_p2) & (tmp_10_fu_646_p4 == ap_const_lv3_2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & (arrayNo9_reg_2799 == ap_const_lv13_2)) | ((1'b1 == ap_sig_cseq_ST_st45_fsm_29) & (arrayNo_reg_2886 == ap_const_lv13_2)))) begin
        output_2_V_we0 = 1'b1;
    end else begin
        output_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_29)) begin
        output_3_V_address0 = output_3_V_addr_1_reg_2881;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_3_V_address0 = output_3_V_addr_2_reg_2794;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_3_V_address0 = newIndex2_fu_656_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st43_fsm_27)) begin
        output_3_V_address0 = newIndex4_fu_2149_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it3))) begin
        output_3_V_address0 = newIndex5_fu_1983_p1;
    end else begin
        output_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) | (1'b1 == ap_sig_cseq_ST_st43_fsm_27) | (1'b1 == ap_sig_cseq_ST_st45_fsm_29) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it3)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)))) begin
        output_3_V_ce0 = 1'b1;
    end else begin
        output_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st45_fsm_29)) begin
        output_3_V_d0 = p_Val2_2_cast_fu_2199_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        output_3_V_d0 = p_Val2_5_reg_2803;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        output_3_V_d0 = ap_const_lv32_0;
    end else begin
        output_3_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond1_fu_628_p2) & ~(tmp_10_fu_646_p4 == ap_const_lv3_0) & ~(tmp_10_fu_646_p4 == ap_const_lv3_1) & ~(tmp_10_fu_646_p4 == ap_const_lv3_2)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(arrayNo9_reg_2799 == ap_const_lv13_0) & ~(arrayNo9_reg_2799 == ap_const_lv13_1) & ~(arrayNo9_reg_2799 == ap_const_lv13_2)) | ((1'b1 == ap_sig_cseq_ST_st45_fsm_29) & ~(arrayNo_reg_2886 == ap_const_lv13_0) & ~(arrayNo_reg_2886 == ap_const_lv13_1) & ~(arrayNo_reg_2886 == ap_const_lv13_2)))) begin
        output_3_V_we0 = 1'b1;
    end else begin
        output_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_1_phi_fu_514_p4 = p_shl1_cast_mid2_v_v_v_reg_2326;
    end else begin
        t_V_1_phi_fu_514_p4 = t_V_1_reg_510;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_3_phi_fu_536_p4 = t_V_3_mid2_reg_2401;
    end else begin
        t_V_3_phi_fu_536_p4 = t_V_3_reg_532;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_5_phi_fu_558_p4 = t_V_5_cast2_mid2_reg_2477;
    end else begin
        t_V_5_phi_fu_558_p4 = t_V_5_reg_554;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten2_reg_2303 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        t_V_7_phi_fu_569_p4 = y_V_1_reg_2417;
    end else begin
        t_V_7_phi_fu_569_p4 = t_V_7_reg_565;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2))) begin
        w_conv2_address0 = OP2_V_2_2_cast_mid2_v_fu_1687_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6))) begin
        w_conv2_address0 = OP2_V_2_cast_mid2_v_fu_1643_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5))) begin
        w_conv2_address0 = OP2_V_1_1_cast_mid2_v_fu_1571_p1;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        w_conv2_address0 = OP2_V_0_2_cast_mid2_v_fu_1513_p1;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3))) begin
        w_conv2_address0 = OP2_V_cast_mid2_v_fu_1225_p1;
    end else begin
        w_conv2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) begin
            w_conv2_address1 = OP2_V_2_1_cast_mid2_v_fu_1647_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) begin
            w_conv2_address1 = OP2_V_1_2_cast_mid2_v_fu_1575_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4)) begin
            w_conv2_address1 = OP2_V_1_cast_mid2_v_fu_1517_p1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)) begin
            w_conv2_address1 = OP2_V_0_1_cast_mid2_v_fu_1243_p1;
        end else begin
            w_conv2_address1 = 'bx;
        end
    end else begin
        w_conv2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv2_ce0 = 1'b1;
    end else begin
        w_conv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_4) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_5)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_3)))) begin
        w_conv2_ce1 = 1'b1;
    end else begin
        w_conv2_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == exitcond1_fu_628_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond_flatten2_fu_808_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_7;
            end
        end
        ap_ST_pp0_stg1_fsm_3 : begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_4;
        end
        ap_ST_pp0_stg2_fsm_4 : begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_5;
        end
        ap_ST_pp0_stg3_fsm_5 : begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_6;
        end
        ap_ST_pp0_stg4_fsm_6 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_6) & ~(1'b1 == ap_reg_ppiten_pp0_it2))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st23_fsm_7;
            end
        end
        ap_ST_st23_fsm_7 : begin
            if (~(1'b0 == exitcond3_fu_2017_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st24_fsm_8;
            end
        end
        ap_ST_st24_fsm_8 : begin
            ap_NS_fsm = ap_ST_st25_fsm_9;
        end
        ap_ST_st25_fsm_9 : begin
            if (~(1'b0 == exitcond5_fu_2058_p2)) begin
                ap_NS_fsm = ap_ST_st23_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_10;
            end
        end
        ap_ST_st26_fsm_10 : begin
            if ((1'b0 == exitcond_fu_2084_p2)) begin
                ap_NS_fsm = ap_ST_st27_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st25_fsm_9;
            end
        end
        ap_ST_st27_fsm_11 : begin
            ap_NS_fsm = ap_ST_st28_fsm_12;
        end
        ap_ST_st28_fsm_12 : begin
            ap_NS_fsm = ap_ST_st29_fsm_13;
        end
        ap_ST_st29_fsm_13 : begin
            ap_NS_fsm = ap_ST_st30_fsm_14;
        end
        ap_ST_st30_fsm_14 : begin
            ap_NS_fsm = ap_ST_st31_fsm_15;
        end
        ap_ST_st31_fsm_15 : begin
            ap_NS_fsm = ap_ST_st32_fsm_16;
        end
        ap_ST_st32_fsm_16 : begin
            ap_NS_fsm = ap_ST_st33_fsm_17;
        end
        ap_ST_st33_fsm_17 : begin
            ap_NS_fsm = ap_ST_st34_fsm_18;
        end
        ap_ST_st34_fsm_18 : begin
            ap_NS_fsm = ap_ST_st35_fsm_19;
        end
        ap_ST_st35_fsm_19 : begin
            ap_NS_fsm = ap_ST_st36_fsm_20;
        end
        ap_ST_st36_fsm_20 : begin
            ap_NS_fsm = ap_ST_st37_fsm_21;
        end
        ap_ST_st37_fsm_21 : begin
            ap_NS_fsm = ap_ST_st38_fsm_22;
        end
        ap_ST_st38_fsm_22 : begin
            ap_NS_fsm = ap_ST_st39_fsm_23;
        end
        ap_ST_st39_fsm_23 : begin
            ap_NS_fsm = ap_ST_st40_fsm_24;
        end
        ap_ST_st40_fsm_24 : begin
            ap_NS_fsm = ap_ST_st41_fsm_25;
        end
        ap_ST_st41_fsm_25 : begin
            ap_NS_fsm = ap_ST_st42_fsm_26;
        end
        ap_ST_st42_fsm_26 : begin
            ap_NS_fsm = ap_ST_st43_fsm_27;
        end
        ap_ST_st43_fsm_27 : begin
            ap_NS_fsm = ap_ST_st44_fsm_28;
        end
        ap_ST_st44_fsm_28 : begin
            ap_NS_fsm = ap_ST_st45_fsm_29;
        end
        ap_ST_st45_fsm_29 : begin
            ap_NS_fsm = ap_ST_st26_fsm_10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_0_1_cast_mid2101_v_v_fu_1093_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? w_index_V_0_1_mid_fu_1088_p2 : w_index_V_0_1_reg_2253);

assign OP2_V_0_1_cast_mid2_v_fu_1243_p1 = OP2_V_0_1_cast_mid2_v_v_fu_1236_p3;

assign OP2_V_0_1_cast_mid2_v_v_fu_1236_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? w_index_V_0_1_mid1_fu_1230_p2 : OP2_V_0_1_cast_mid2101_v_v_fu_1093_p3);

assign OP2_V_0_2_cast_mid2109_v_v_fu_1104_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? w_index_V_0_2_mid_fu_1099_p2 : w_index_V_0_2_reg_2258);

assign OP2_V_0_2_cast_mid2_v_fu_1513_p1 = OP2_V_0_2_cast_mid2_v_v_reg_2442;

assign OP2_V_0_2_cast_mid2_v_v_fu_1254_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? w_index_V_0_2_mid1_fu_1248_p2 : OP2_V_0_2_cast_mid2109_v_v_fu_1104_p3);

assign OP2_V_1_1_cast_mid2125_v_v_fu_1126_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? w_index_V_1_1_mid_fu_1121_p2 : w_index_V_1_1_reg_2268);

assign OP2_V_1_1_cast_mid2_v_fu_1571_p1 = OP2_V_1_1_cast_mid2_v_v_reg_2452;

assign OP2_V_1_1_cast_mid2_v_v_fu_1280_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? w_index_V_1_1_mid1_fu_1274_p2 : OP2_V_1_1_cast_mid2125_v_v_fu_1126_p3);

assign OP2_V_1_2_cast_mid2133_v_v_fu_1137_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? w_index_V_1_2_mid_fu_1132_p2 : w_index_V_1_2_reg_2273);

assign OP2_V_1_2_cast_mid2_v_fu_1575_p1 = OP2_V_1_2_cast_mid2_v_v_reg_2457;

assign OP2_V_1_2_cast_mid2_v_v_fu_1293_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? w_index_V_1_2_mid1_fu_1287_p2 : OP2_V_1_2_cast_mid2133_v_v_fu_1137_p3);

assign OP2_V_1_cast_mid2117_v_v_fu_1115_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? w_index_V_1_mid_fu_1110_p2 : w_index_V_1_reg_2263);

assign OP2_V_1_cast_mid2_v_fu_1517_p1 = OP2_V_1_cast_mid2_v_v_reg_2447;

assign OP2_V_1_cast_mid2_v_v_fu_1267_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? w_index_V_1_mid1_fu_1261_p2 : OP2_V_1_cast_mid2117_v_v_fu_1115_p3);

assign OP2_V_2_1_cast_mid2149_v_v_fu_1159_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? w_index_V_2_1_mid_fu_1154_p2 : w_index_V_2_1_reg_2283);

assign OP2_V_2_1_cast_mid2_v_fu_1647_p1 = OP2_V_2_1_cast_mid2_v_v_reg_2467;

assign OP2_V_2_1_cast_mid2_v_v_fu_1319_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? w_index_V_2_1_mid1_fu_1313_p2 : OP2_V_2_1_cast_mid2149_v_v_fu_1159_p3);

assign OP2_V_2_2_cast_mid2157_v_v_fu_1170_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? w_index_V_2_2_mid_fu_1165_p2 : w_index_V_2_2_reg_2288);

assign OP2_V_2_2_cast_mid2_v_fu_1687_p1 = OP2_V_2_2_cast_mid2_v_v_reg_2472;

assign OP2_V_2_2_cast_mid2_v_v_fu_1332_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? w_index_V_2_2_mid1_fu_1326_p2 : OP2_V_2_2_cast_mid2157_v_v_fu_1170_p3);

assign OP2_V_2_cast_mid2141_v_v_fu_1148_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? w_index_V_2_mid_fu_1143_p2 : w_index_V_2_reg_2278);

assign OP2_V_2_cast_mid2_v_fu_1643_p1 = OP2_V_2_cast_mid2_v_v_reg_2462;

assign OP2_V_2_cast_mid2_v_v_fu_1306_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? w_index_V_2_mid1_fu_1300_p2 : OP2_V_2_cast_mid2141_v_v_fu_1148_p3);

assign OP2_V_cast_mid293_v_v_fu_1083_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? tmp_7_mid_reg_2337 : tmp_7_reg_2248);

assign OP2_V_cast_mid2_v_fu_1225_p1 = OP2_V_cast_mid2_v_v_fu_1218_p3;

assign OP2_V_cast_mid2_v_v_fu_1218_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? tmp_7_mid1_fu_1212_p2 : OP2_V_cast_mid293_v_v_fu_1083_p3);

always @ (*) begin
    ap_sig_131 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_151 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_161 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_171 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_181 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_203 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_463 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_47 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_477 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_488 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_502 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_516 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_525 = (1'b1 == ap_CS_fsm[ap_const_lv32_1B]);
end

always @ (*) begin
    ap_sig_540 = (1'b1 == ap_CS_fsm[ap_const_lv32_1C]);
end

always @ (*) begin
    ap_sig_592 = (1'b1 == ap_CS_fsm[ap_const_lv32_1D]);
end

assign arrayNo9_fu_1991_p1 = $signed(ap_reg_ppstg_tmp_24_reg_2554_pp0_iter3);

assign arrayNo_fu_2157_p1 = $signed(tmp_27_reg_2861);

assign b_conv2_address0 = tmp_4_fu_2029_p1;

assign biased_V_fu_2178_p2 = (p_Val2_s_fu_2164_p6 + p_Val2_1_cast_reg_2829);

assign exitcond1_fu_628_p2 = ((t_V_reg_466 == ap_const_lv10_320) ? 1'b1 : 1'b0);

assign exitcond2_fu_914_p2 = ((t_V_7_phi_fu_569_p4 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign exitcond3_fu_2017_p2 = ((t_V_2_reg_576 == ap_const_lv7_40) ? 1'b1 : 1'b0);

assign exitcond5_fu_2058_p2 = ((t_V_4_reg_588 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign exitcond7_mid1_fu_988_p2 = (exitcond7_mid_fu_920_p2 & not_exitcond_flatten_mid_fu_982_p2);

assign exitcond7_mid_fu_920_p2 = (exitcond2_fu_914_p2 & not_exitcond_flatten_fu_908_p2);

assign exitcond_flatten1_fu_926_p2 = ((indvar_flatten_phi_fu_547_p4 == ap_const_lv4_9) ? 1'b1 : 1'b0);

assign exitcond_flatten2_fu_808_p2 = ((indvar_flatten1_phi_fu_503_p4 == ap_const_lv15_4800) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_820_p2 = ((indvar_flatten2_phi_fu_525_p4 == ap_const_lv10_120) ? 1'b1 : 1'b0);

assign exitcond_flatten_mid_fu_932_p2 = (exitcond_flatten1_fu_926_p2 & not_exitcond_flatten_fu_908_p2);

assign exitcond_flatten_not_fu_976_p2 = (exitcond_flatten1_fu_926_p2 ^ 1'b1);

assign exitcond_fu_2084_p2 = ((t_V_6_reg_599 == ap_const_lv2_3) ? 1'b1 : 1'b0);

assign grp_fu_1507_p0 = ($signed(tmp4_cast_cast_mid2_fu_1414_p1) + $signed(tmp5_cast_cast_fu_1497_p1));

assign grp_fu_1507_p1 = ap_const_lv13_C8;

assign grp_fu_2144_p1 = ap_const_lv13_C8;

assign i_V_fu_634_p2 = (t_V_reg_466 + ap_const_lv10_1);

assign i_index_V_0_1_fu_1526_p2 = (tmp1_0_1_fu_1521_p2 + t_V_5_cast2_mid2_cast_reg_2482);

assign i_index_V_0_2_fu_1541_p2 = (tmp1_0_2_fu_1536_p2 + t_V_5_cast2_mid2_cast_reg_2482);

assign i_index_V_1_1_fu_1602_p2 = (tmp1_0_1_reg_2532 + tmp_15_1_cast_mid2_cast_reg_2488);

assign i_index_V_1_2_fu_1611_p2 = (tmp1_0_2_reg_2543 + tmp_15_1_cast_mid2_cast_reg_2488);

assign i_index_V_1_fu_1459_p2 = (tmp2_fu_1442_p2 + tmp_15_1_cast_mid2_cast_fu_1386_p1);

assign i_index_V_2_1_fu_1625_p2 = (tmp1_0_1_reg_2532 + tmp_15_2_cast_mid2_cast_fu_1579_p1);

assign i_index_V_2_2_fu_1630_p2 = (tmp1_0_2_reg_2543 + tmp_15_2_cast_mid2_cast_fu_1579_p1);

assign i_index_V_2_fu_1620_p2 = (tmp2_reg_2499 + tmp_15_2_cast_mid2_cast_fu_1579_p1);

assign i_index_V_fu_1448_p2 = (tmp2_fu_1442_p2 + t_V_5_cast2_mid2_cast_fu_1366_p1);

assign idx_urem_fu_676_p3 = ((tmp_26_fu_670_p2[0:0] === 1'b1) ? next_urem_fu_664_p2 : ap_const_lv10_0);

assign index_V_fu_2127_p2 = ($signed(tmp7_cast_cast_reg_2842) + $signed(tmp8_cast_cast_fu_2123_p1));

assign indvar_flatten38_op_fu_1052_p2 = (indvar_flatten2_phi_fu_525_p4 + ap_const_lv10_1);

assign indvar_flatten_next1_fu_1058_p3 = ((exitcond_flatten_fu_820_p2[0:0] === 1'b1) ? ap_const_lv10_1 : indvar_flatten38_op_fu_1052_p2);

assign indvar_flatten_next2_fu_814_p2 = (ap_const_lv15_1 + indvar_flatten1_phi_fu_503_p4);

assign indvar_flatten_next_fu_1044_p3 = ((tmp_s_fu_944_p2[0:0] === 1'b1) ? ap_const_lv4_1 : indvar_flatten_op_fu_1038_p2);

assign indvar_flatten_op_fu_1038_p2 = (indvar_flatten_phi_fu_547_p4 + ap_const_lv4_1);

assign m_V_fu_938_p2 = (ap_const_lv6_1 + t_V_3_mid_fu_826_p3);

assign mul1_fu_2207_p0 = ap_const_lv28_28F6;

assign mul1_fu_2207_p1 = mul1_fu_2207_p10;

assign mul1_fu_2207_p10 = o_index_V_reg_2516;

assign mul2_fu_2214_p0 = ap_const_lv28_28F6;

assign mul2_fu_2214_p1 = mul2_fu_2214_p10;

assign mul2_fu_2214_p10 = index_V_reg_2855;

assign n_V_1_fu_2023_p2 = (t_V_2_reg_576 + ap_const_lv7_1);

assign n_V_fu_834_p2 = (ap_const_lv7_1 + t_V_1_phi_fu_514_p4);

assign newIndex2_fu_656_p1 = phi_urem_reg_488;

assign newIndex4_fu_2149_p1 = grp_fu_2144_p2;

assign newIndex5_fu_1983_p1 = grp_fu_1507_p2;

assign next_mul_fu_640_p2 = (phi_mul_reg_477 + ap_const_lv21_51F);

assign next_urem_fu_664_p2 = (phi_urem_reg_488 + ap_const_lv10_1);

assign not_exitcond_flatten_fu_908_p2 = (exitcond_flatten_fu_820_p2 ^ 1'b1);

assign not_exitcond_flatten_mid_fu_982_p2 = (exitcond_flatten_fu_820_p2 | exitcond_flatten_not_fu_976_p2);

assign o_index_V_fu_1501_p2 = ($signed(tmp4_cast_cast_mid2_fu_1414_p1) + $signed(tmp5_cast_cast_fu_1497_p1));

assign p_4_cast_fu_2114_p1 = $signed(p_4_fu_2108_p2);

assign p_4_fu_2108_p2 = (p_shl6_cast_fu_2104_p1 - t_V_6_cast_fu_2080_p1);

assign p_6_cast_fu_1487_p1 = $signed(p_6_fu_1481_p2);

assign p_6_fu_1481_p2 = (p_shl3_cast_fu_1477_p1 - t_V_7_cast1_fu_1418_p1);

assign p_Val2_1_cast_fu_2050_p1 = b_conv2_q0;

assign p_Val2_1_fu_1998_p5 = $unsigned(arrayNo9_fu_1991_p1);

assign p_Val2_2_cast_fu_2199_p1 = p_Val2_2_s_fu_2192_p3;

assign p_Val2_2_s_fu_2192_p3 = ((tmp_8_fu_2187_p2[0:0] === 1'b1) ? tmp_28_reg_2895 : ap_const_lv31_0);

assign p_Val2_5_fu_2012_p2 = (sum_V_2_2_reg_2774 + p_Val2_1_fu_1998_p6);

assign p_Val2_8_0_1_fu_1781_p2 = ($signed(tmp_2115_0_1_cast_fu_1778_p1) + $signed(tmp_20_0_1_fu_1774_p1));

assign p_Val2_8_0_2_fu_1808_p2 = ($signed(tmp_2115_0_2_cast_fu_1805_p1) + $signed(tmp_20_0_2_fu_1797_p3));

assign p_Val2_8_1_1_fu_1861_p2 = ($signed(tmp_2115_1_1_cast_fu_1858_p1) + $signed(tmp_20_1_1_fu_1850_p3));

assign p_Val2_8_1_2_fu_1887_p2 = ($signed(tmp_2115_1_2_cast_fu_1884_p1) + $signed(tmp_20_1_2_fu_1877_p3));

assign p_Val2_8_1_fu_1834_p2 = ($signed(tmp_2115_1_cast_fu_1831_p1) + $signed(tmp_20_1_fu_1824_p3));

assign p_Val2_8_2_1_fu_1940_p2 = ($signed(tmp_2115_2_1_cast_fu_1937_p1) + $signed(tmp_20_2_1_fu_1930_p3));

assign p_Val2_8_2_2_fu_1967_p2 = ($signed(tmp_2115_2_2_cast_fu_1964_p1) + $signed(tmp_20_2_2_fu_1956_p3));

assign p_Val2_8_2_fu_1914_p2 = ($signed(tmp_2115_2_cast_fu_1911_p1) + $signed(tmp_20_2_fu_1903_p3));

assign p_Val2_s_fu_2164_p5 = $unsigned(arrayNo_fu_2157_p1);

assign p_mid1_fu_844_p3 = {{tmp_11_fu_840_p1}, {ap_const_lv5_0}};

assign p_mid2_fu_852_p3 = ((exitcond_flatten_fu_820_p2[0:0] === 1'b1) ? p_mid1_fu_844_p3 : p_s_fu_688_p3);

assign p_s_fu_688_p3 = {{tmp_3_fu_684_p1}, {ap_const_lv5_0}};

assign p_shl1_cast_mid2_fu_1073_p1 = p_shl1_cast_mid2_v_fu_1066_p3;

assign p_shl1_cast_mid2_v_fu_1066_p3 = {{tmp_13_reg_2332}, {ap_const_lv3_0}};

assign p_shl1_cast_mid2_v_v_v_fu_860_p3 = ((exitcond_flatten_fu_820_p2[0:0] === 1'b1) ? n_V_fu_834_p2 : t_V_1_phi_fu_514_p4);

assign p_shl2_cast_mid2_cast_fu_1194_p1 = p_shl2_cast_mid2_fu_1187_p3;

assign p_shl2_cast_mid2_fu_1187_p3 = ((exitcond_flatten_mid_reg_2350[0:0] === 1'b1) ? p_shl2_mid1_fu_1179_p3 : p_shl2_cast_mid_fu_1077_p3);

assign p_shl2_cast_mid_fu_1077_p3 = ((exitcond_flatten_reg_2312[0:0] === 1'b1) ? ap_const_lv7_0 : p_shl2_reg_2243);

assign p_shl2_fu_704_p3 = {{tmp_9_fu_700_p1}, {ap_const_lv2_0}};

assign p_shl2_mid1_fu_1179_p3 = {{tmp_15_fu_1176_p1}, {ap_const_lv2_0}};

assign p_shl3_cast_fu_1477_p1 = p_shl3_fu_1470_p3;

assign p_shl3_fu_1470_p3 = {{t_V_7_mid2_reg_2406}, {ap_const_lv2_0}};

assign p_shl4_fu_1434_p3 = {{tmp1_fu_1424_p2}, {ap_const_lv2_0}};

assign p_shl5_cast_fu_2046_p1 = p_shl5_fu_2038_p3;

assign p_shl5_fu_2038_p3 = {{tmp_25_fu_2034_p1}, {ap_const_lv3_0}};

assign p_shl6_cast_fu_2104_p1 = p_shl6_fu_2096_p3;

assign p_shl6_fu_2096_p3 = {{t_V_6_reg_599}, {ap_const_lv2_0}};

assign p_shl_cast_fu_730_p1 = p_shl_fu_722_p3;

assign p_shl_cast_mid1_fu_1208_p1 = p_shl_mid1_fu_1201_p3;

assign p_shl_cast_mid_fu_884_p1 = p_shl_mid_fu_876_p3;

assign p_shl_fu_722_p3 = {{tmp_6_fu_712_p2}, {ap_const_lv3_0}};

assign p_shl_mid1_fu_1201_p3 = {{tmp_6_mid1_reg_2382}, {ap_const_lv3_0}};

assign p_shl_mid_fu_876_p3 = {{tmp_11_fu_840_p1}, {ap_const_lv8_0}};

assign t_V_3_cast1_fu_696_p1 = t_V_3_phi_fu_536_p4;

assign t_V_3_cast1_mid1_fu_958_p1 = m_V_fu_938_p2;

assign t_V_3_mid2_fu_994_p3 = ((exitcond_flatten_mid_fu_932_p2[0:0] === 1'b1) ? m_V_fu_938_p2 : t_V_3_mid_fu_826_p3);

assign t_V_3_mid_fu_826_p3 = ((exitcond_flatten_fu_820_p2[0:0] === 1'b1) ? ap_const_lv6_0 : t_V_3_phi_fu_536_p4);

assign t_V_4_cast_fu_2054_p1 = t_V_4_reg_588;

assign t_V_5_cast1_fu_788_p1 = t_V_5_phi_fu_558_p4;

assign t_V_5_cast1_mid1_fu_1356_p1 = x_V_1_dup_fu_1351_p2;

assign t_V_5_cast2_mid2_cast_fu_1366_p1 = t_V_5_cast2_mid2_fu_1360_p3;

assign t_V_5_cast2_mid2_fu_1360_p3 = ((exitcond7_mid1_reg_2393[0:0] === 1'b1) ? x_V_1_dup_fu_1351_p2 : t_V_5_mid_reg_2375);

assign t_V_5_cast_fu_792_p1 = t_V_5_phi_fu_558_p4;

assign t_V_5_cast_mid1_fu_1370_p1 = x_V_1_dup_fu_1351_p2;

assign t_V_5_mid_fu_950_p3 = ((tmp_s_fu_944_p2[0:0] === 1'b1) ? ap_const_lv2_0 : t_V_5_phi_fu_558_p4);

assign t_V_6_cast_fu_2080_p1 = t_V_6_reg_599;

assign t_V_7_cast1_fu_1418_p1 = t_V_7_mid2_reg_2406;

assign t_V_7_cast_fu_1022_p1 = t_V_7_mid2_fu_1014_p3;

assign t_V_7_mid2_fu_1014_p3 = ((tmp_16_fu_1008_p2[0:0] === 1'b1) ? ap_const_lv2_0 : t_V_7_phi_fu_569_p4);

assign tmp14_fu_894_p2 = (t_V_5_cast1_fu_788_p1 + t_V_1_phi_fu_514_p4);

assign tmp1_0_1_fu_1521_p2 = (ap_const_lv10_5 + tmp2_reg_2499);

assign tmp1_0_2_fu_1536_p2 = (ap_const_lv10_A + tmp2_reg_2499);

assign tmp1_cast_fu_1430_p1 = tmp1_fu_1424_p2;

assign tmp1_fu_1424_p2 = (p_shl2_cast_mid2_cast_fu_1194_p1 + tmp3_cast_fu_1421_p1);

assign tmp2_fu_1442_p2 = (tmp1_cast_fu_1430_p1 + p_shl4_fu_1434_p3);

assign tmp3_cast_fu_1421_p1 = tmp3_reg_2412;

assign tmp3_fu_1026_p2 = (t_V_7_cast_fu_1022_p1 + t_V_3_mid2_fu_994_p3);

assign tmp4_cast_cast_mid2177_v_fu_900_p3 = ((exitcond_flatten_fu_820_p2[0:0] === 1'b1) ? n_V_fu_834_p2 : tmp14_fu_894_p2);

assign tmp4_cast_cast_mid235_v_fu_968_p3 = ((exitcond_flatten_mid_fu_932_p2[0:0] === 1'b1) ? p_shl1_cast_mid2_v_v_v_fu_860_p3 : tmp4_cast_cast_mid2177_v_fu_900_p3);

assign tmp4_cast_cast_mid2_fu_1414_p1 = tmp4_cast_cast_mid2_v_fu_1408_p3;

assign tmp4_cast_cast_mid2_v_fu_1408_p3 = ((exitcond7_mid1_reg_2393[0:0] === 1'b1) ? tmp4_mid1_fu_1403_p2 : tmp4_cast_cast_mid235_v_reg_2388);

assign tmp4_mid1_fu_1403_p2 = (t_V_5_cast1_mid1_fu_1356_p1 + p_shl1_cast_mid2_v_v_v_reg_2326);

assign tmp5_cast_cast_fu_1497_p1 = $signed(tmp5_fu_1491_p2);

assign tmp5_fu_1491_p2 = ($signed(p_6_cast_fu_1487_p1) + $signed(p_shl1_cast_mid2_fu_1073_p1));

assign tmp7_cast_cast_fu_2076_p1 = tmp7_fu_2070_p2;

assign tmp7_fu_2070_p2 = (t_V_2_reg_576 + t_V_4_cast_fu_2054_p1);

assign tmp8_cast_cast_fu_2123_p1 = $signed(tmp8_fu_2118_p2);

assign tmp8_fu_2118_p2 = ($signed(p_4_cast_fu_2114_p1) + $signed(p_shl5_cast_reg_2824));

assign tmp_10_fu_646_p4 = {{phi_mul_reg_477[ap_const_lv32_14 : ap_const_lv32_12]}};

assign tmp_11_fu_840_p1 = n_V_fu_834_p2[5:0];

assign tmp_12_fu_1002_p2 = (exitcond7_mid1_fu_988_p2 | exitcond_flatten_mid_fu_932_p2);

assign tmp_13_fu_868_p1 = p_shl1_cast_mid2_v_v_v_fu_860_p3[5:0];

assign tmp_14_fu_1767_p3 = {{tmp_5_reg_2714}, {ap_const_lv30_0}};

assign tmp_15_1_cast_mid2_cast_fu_1386_p1 = tmp_15_1_cast_mid2_fu_1379_p3;

assign tmp_15_1_cast_mid2_fu_1379_p3 = ((exitcond7_mid1_reg_2393[0:0] === 1'b1) ? x_V_1_mid1_fu_1374_p2 : tmp_15_1_cast_mid_fu_1339_p3);

assign tmp_15_1_cast_mid_fu_1339_p3 = ((tmp_s_reg_2369[0:0] === 1'b1) ? ap_const_lv2_1 : x_V_1_reg_2293);

assign tmp_15_2_cast_mid2_cast_fu_1579_p1 = tmp_15_2_cast_mid2_reg_2494;

assign tmp_15_2_cast_mid2_fu_1396_p3 = ((exitcond7_mid1_reg_2393[0:0] === 1'b1) ? tmp_15_2_mid1_fu_1390_p2 : tmp_15_2_cast_mid_fu_1345_p3);

assign tmp_15_2_cast_mid_fu_1345_p3 = ((tmp_s_reg_2369[0:0] === 1'b1) ? ap_const_lv3_2 : tmp_15_2_reg_2298);

assign tmp_15_2_fu_802_p2 = (ap_const_lv3_2 + t_V_5_cast_fu_792_p1);

assign tmp_15_2_mid1_fu_1390_p2 = (ap_const_lv3_2 + t_V_5_cast_mid1_fu_1370_p1);

assign tmp_15_fu_1176_p1 = m_V_reg_2364[4:0];

assign tmp_16_fu_1008_p2 = (tmp_12_fu_1002_p2 | exitcond_flatten_fu_820_p2);

assign tmp_17_0_1_fu_1531_p1 = i_index_V_0_1_fu_1526_p2;

assign tmp_17_0_2_fu_1546_p1 = i_index_V_0_2_fu_1541_p2;

assign tmp_17_1_1_fu_1606_p1 = i_index_V_1_1_fu_1602_p2;

assign tmp_17_1_2_fu_1615_p1 = i_index_V_1_2_fu_1611_p2;

assign tmp_17_1_fu_1465_p1 = i_index_V_1_fu_1459_p2;

assign tmp_17_2_1_fu_1675_p1 = i_index_V_2_1_reg_2604;

assign tmp_17_2_2_fu_1711_p1 = i_index_V_2_2_reg_2609;

assign tmp_17_2_fu_1671_p1 = i_index_V_2_reg_2599;

assign tmp_17_fu_1787_p4 = {{p_Val2_8_0_1_fu_1781_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_19_fu_1840_p4 = {{p_Val2_8_1_fu_1834_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_1_fu_1454_p1 = i_index_V_fu_1448_p2;

assign tmp_20_0_1_fu_1774_p1 = $signed(tmp_14_fu_1767_p3);

assign tmp_20_0_2_fu_1797_p3 = {{tmp_17_fu_1787_p4}, {ap_const_lv30_0}};

assign tmp_20_1_1_fu_1850_p3 = {{tmp_19_fu_1840_p4}, {ap_const_lv30_0}};

assign tmp_20_1_2_fu_1877_p3 = {{tmp_20_reg_2749}, {ap_const_lv30_0}};

assign tmp_20_1_fu_1824_p3 = {{tmp_18_reg_2734}, {ap_const_lv30_0}};

assign tmp_20_2_1_fu_1930_p3 = {{tmp_22_reg_2764}, {ap_const_lv30_0}};

assign tmp_20_2_2_fu_1956_p3 = {{tmp_23_fu_1946_p4}, {ap_const_lv30_0}};

assign tmp_20_2_fu_1903_p3 = {{tmp_21_fu_1893_p4}, {ap_const_lv30_0}};

assign tmp_2115_0_1_cast_fu_1778_p1 = $signed(p_Val2_7_0_1_reg_2724);

assign tmp_2115_0_2_cast_fu_1805_p1 = $signed(p_Val2_7_0_2_reg_2729);

assign tmp_2115_1_1_cast_fu_1858_p1 = $signed(p_Val2_7_1_1_reg_2739);

assign tmp_2115_1_2_cast_fu_1884_p1 = $signed(p_Val2_7_1_2_reg_2744);

assign tmp_2115_1_cast_fu_1831_p1 = $signed(p_Val2_7_1_reg_2719);

assign tmp_2115_2_1_cast_fu_1937_p1 = $signed(p_Val2_7_2_1_reg_2759);

assign tmp_2115_2_2_cast_fu_1964_p1 = $signed(p_Val2_7_2_2_reg_2769);

assign tmp_2115_2_cast_fu_1911_p1 = $signed(p_Val2_7_2_reg_2754);

assign tmp_21_fu_1893_p4 = {{p_Val2_8_1_2_fu_1887_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_23_fu_1946_p4 = {{p_Val2_8_2_1_fu_1940_p2[ap_const_lv32_3D : ap_const_lv32_1E]}};

assign tmp_25_fu_2034_p1 = t_V_2_reg_576[5:0];

assign tmp_26_fu_670_p2 = ((next_urem_fu_664_p2 < ap_const_lv10_C8) ? 1'b1 : 1'b0);

assign tmp_28_fu_2183_p1 = biased_V_fu_2178_p2[30:0];

assign tmp_3_fu_684_p1 = t_V_1_phi_fu_514_p4[5:0];

assign tmp_4_fu_2029_p1 = t_V_2_reg_576;

assign tmp_6_cast1_fu_718_p1 = tmp_6_fu_712_p2;

assign tmp_6_cast1_mid1_fu_1198_p1 = tmp_6_mid1_reg_2382;

assign tmp_6_cast1_mid_fu_872_p1 = p_mid1_fu_844_p3;

assign tmp_6_fu_712_p2 = (p_s_fu_688_p3 + t_V_3_cast1_fu_696_p1);

assign tmp_6_mid1_fu_962_p2 = (p_mid2_fu_852_p3 + t_V_3_cast1_mid1_fu_958_p1);

assign tmp_7_fu_734_p2 = (p_shl_cast_fu_730_p1 + tmp_6_cast1_fu_718_p1);

assign tmp_7_mid1_fu_1212_p2 = (p_shl_cast_mid1_fu_1208_p1 + tmp_6_cast1_mid1_fu_1198_p1);

assign tmp_7_mid_fu_888_p2 = (p_shl_cast_mid_fu_884_p1 + tmp_6_cast1_mid_fu_872_p1);

assign tmp_8_fu_2187_p2 = (($signed(biased_V_reg_2890) > $signed(32'b00000000000000000000000000000000)) ? 1'b1 : 1'b0);

assign tmp_9_fu_700_p1 = t_V_3_phi_fu_536_p4[4:0];

assign tmp_s_fu_944_p2 = (exitcond_flatten_mid_fu_932_p2 | exitcond_flatten_fu_820_p2);

assign w_index_V_0_1_fu_740_p2 = (ap_const_lv15_3 + tmp_7_fu_734_p2);

assign w_index_V_0_1_mid1_fu_1230_p2 = (ap_const_lv15_3 + tmp_7_mid1_fu_1212_p2);

assign w_index_V_0_1_mid_fu_1088_p2 = (tmp_7_mid_reg_2337 | ap_const_lv15_3);

assign w_index_V_0_2_fu_746_p2 = (ap_const_lv15_6 + tmp_7_fu_734_p2);

assign w_index_V_0_2_mid1_fu_1248_p2 = (ap_const_lv15_6 + tmp_7_mid1_fu_1212_p2);

assign w_index_V_0_2_mid_fu_1099_p2 = (tmp_7_mid_reg_2337 | ap_const_lv15_6);

assign w_index_V_1_1_fu_758_p2 = (ap_const_lv15_4 + tmp_7_fu_734_p2);

assign w_index_V_1_1_mid1_fu_1274_p2 = (ap_const_lv15_4 + tmp_7_mid1_fu_1212_p2);

assign w_index_V_1_1_mid_fu_1121_p2 = (tmp_7_mid_reg_2337 | ap_const_lv15_4);

assign w_index_V_1_2_fu_764_p2 = (ap_const_lv15_7 + tmp_7_fu_734_p2);

assign w_index_V_1_2_mid1_fu_1287_p2 = (ap_const_lv15_7 + tmp_7_mid1_fu_1212_p2);

assign w_index_V_1_2_mid_fu_1132_p2 = (tmp_7_mid_reg_2337 | ap_const_lv15_7);

assign w_index_V_1_fu_752_p2 = (ap_const_lv15_1 + tmp_7_fu_734_p2);

assign w_index_V_1_mid1_fu_1261_p2 = (ap_const_lv15_1 + tmp_7_mid1_fu_1212_p2);

assign w_index_V_1_mid_fu_1110_p2 = (tmp_7_mid_reg_2337 | ap_const_lv15_1);

assign w_index_V_2_1_fu_776_p2 = (ap_const_lv15_5 + tmp_7_fu_734_p2);

assign w_index_V_2_1_mid1_fu_1313_p2 = (ap_const_lv15_5 + tmp_7_mid1_fu_1212_p2);

assign w_index_V_2_1_mid_fu_1154_p2 = (tmp_7_mid_reg_2337 | ap_const_lv15_5);

assign w_index_V_2_2_fu_782_p2 = (ap_const_lv15_8 + tmp_7_fu_734_p2);

assign w_index_V_2_2_mid1_fu_1326_p2 = (ap_const_lv15_8 + tmp_7_mid1_fu_1212_p2);

assign w_index_V_2_2_mid_fu_1165_p2 = (tmp_7_mid_reg_2337 | ap_const_lv15_8);

assign w_index_V_2_fu_770_p2 = (ap_const_lv15_2 + tmp_7_fu_734_p2);

assign w_index_V_2_mid1_fu_1300_p2 = (ap_const_lv15_2 + tmp_7_mid1_fu_1212_p2);

assign w_index_V_2_mid_fu_1143_p2 = (tmp_7_mid_reg_2337 | ap_const_lv15_2);

assign x_V_1_dup_fu_1351_p2 = (ap_const_lv2_1 + t_V_5_mid_reg_2375);

assign x_V_1_fu_796_p2 = (ap_const_lv2_1 + t_V_5_phi_fu_558_p4);

assign x_V_1_mid1_fu_1374_p2 = (t_V_5_mid_reg_2375 ^ ap_const_lv2_2);

assign x_V_fu_2064_p2 = (t_V_4_reg_588 + ap_const_lv2_1);

assign y_V_1_fu_1032_p2 = (t_V_7_mid2_fu_1014_p3 + ap_const_lv2_1);

assign y_V_fu_2090_p2 = (t_V_6_reg_599 + ap_const_lv2_1);

always @ (posedge ap_clk) begin
    p_shl2_reg_2243[1:0] <= 2'b00;
    tmp_7_mid_reg_2337[4:0] <= 5'b00000;
    t_V_5_cast2_mid2_cast_reg_2482[9:2] <= 8'b00000000;
    tmp_15_1_cast_mid2_cast_reg_2488[9:2] <= 8'b00000000;
    p_shl5_cast_reg_2824[2:0] <= 3'b000;
    p_shl5_cast_reg_2824[10:9] <= 2'b00;
    p_Val2_1_cast_reg_2829[31:27] <= 5'b00000;
    tmp7_cast_cast_reg_2842[12:7] <= 6'b000000;
end

endmodule //dut_perform_conv_1
