Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 15 Nov 2018 14:03:41 -0000
Received: from icoremail.net (unknown [209.85.210.179])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH94IQ+1bnfOYAQ--.44895S3;
	Thu, 15 Nov 2018 17:57:30 +0800 (CST)
Received: from mail-pf1-f179.google.com (unknown [209.85.210.179])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwDHqEQGQ+1briZDAA--.8268S3;
	Thu, 15 Nov 2018 17:57:26 +0800 (CST)
Received: by mail-pf1-f179.google.com with SMTP id w73so111726pfk.10
        for <xuliker@zju.edu.cn>; Thu, 15 Nov 2018 01:57:26 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:mime-version
         :references:in-reply-to:from:date:message-id:subject:to:cc:sender
         :precedence:list-id;
        bh=x331bA8a2GWD5VrL19MROXhlhKzu5Fl6vQm27yOzBDQ=;
        b=pTGXuRGoXCrLVPJKcZu7NpuH4KDHmnHT4R3Qi8ZUcMyvQ99eun9wyQN2jhNfAGgqAc
         8/wx/ONFLmV1FYGpVDifU37BAXr98185S80spYF/DkpLlepCCD6bJXiDr5zaCS+W2WBR
         bQKC5QmoExewQhr8S/w/J/0hKVH4/qOA4DRUti5ztx3Ichcckjd3WEVycclyVDFAP7ad
         DcgCnDAdhrD1nL3YsOxpgknLtSEVbEVDkEKYxQEh/DX9usbJc2hUv8RxDT7CeLHOrCvT
         vCJDGE6cVrZL65G/Sp0CfV+DCPkH2fpfgoZfl+/jF7VAw7bdZuNXmMWcBTREZyfdtQ08
         yO5A==
X-Gm-Message-State: AGRZ1gLBZnNBh2sOT0EhhD1a/ilG4ILO1xHnPeiWo5Y0QwezSIWemBQO
	6bu3deC9/9Gzx2FrVqG+QyAxDlW3fQ/MoenxLYisI3I3Q/mNsOm1ig==
X-Received: by 2002:a62:ce85:: with SMTP id y127mr809862pfg.201.1542275846364;
        Thu, 15 Nov 2018 01:57:26 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp351202pju;
        Thu, 15 Nov 2018 01:57:25 -0800 (PST)
X-Google-Smtp-Source: AJdET5dSBCCu4K3X1KFlx6s1hbEh+6vZvXEER8SbfmDUkrVc1bax/mqRpmoKI/p5c2D9ggU6jdSu
X-Received: by 2002:a17:902:9a9:: with SMTP id 38-v6mr997357pln.70.1542275845486;
        Thu, 15 Nov 2018 01:57:25 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542275845; cv=none;
        d=google.com; s=arc-20160816;
        b=Ni1jHn95CZrTMr3kSQb9eb/DACUndi23M7pFj9c2rp2Wktr8/nkqBXteT5NMrbYaj8
         pebLKZ53nm/7NjEh+a9catumF12gqA1z5Q2kHHkrtjqvdr+imyIjZ6HNsL7lb0Qd4wPi
         kW9Lb8hSAeu/5jJ9PoJ4jh4vDrN0h2870LTd50ygmrd4k1QiWyrjpFGxd4zOIEBsdRM6
         XBKu67RZS92s8Y2OyDdrIJZE73wQ6ZXyrbyR+TIpcg03xMbKcHWYuiQnL5EwaidGP1FW
         EJ41vvBd2X8iJJaICNnGEbByb4jWVNu53c9puI3eC4BHFFK7Cu9JfXpabKMfo9lInFnE
         zVbQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:dkim-signature;
        bh=x331bA8a2GWD5VrL19MROXhlhKzu5Fl6vQm27yOzBDQ=;
        b=0ons0Gu5UhrP2shj7WzoD+9IWDLhg5G01BYnv7vmomrq0IyWA3wMBNoU0+XyUZVJvW
         fCnoT3uvS/fLKl52dLdIOZtWUe+HZKxblOA8Dn8THLi10Qr9jFdZQXUM1nwIsMQulhXX
         6Y6oSAIBzQQd/1bG94RZdTQOl7DP7WZMmeTtjZkcsabg3gJOcLmmnITcFZttnmSmAYS0
         wXGrnURnykF9ZpWIJHD78/wjbb0Mbl55wHpAzhjKWXAzNQ7hYoCmiwvc1JEGVtcejU6z
         rTAysxxSZSZEkiZv4wIgh1JGjS6MdcmPouWvHi9BIGuMX4FoGr6H2OQYA1w5gdzomOmG
         EASQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@linaro.org header.s=google header.b=QslEfbp7;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id bd6-v6si26863282plb.399.2018.11.15.01.57.11;
        Thu, 15 Nov 2018 01:57:25 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2387657AbeKOUDo (ORCPT <rfc822;jroi.martin@gmail.com>
        + 99 others); Thu, 15 Nov 2018 15:03:44 -0500
Received: from mail-lj1-f196.google.com ([209.85.208.196]:38807 "EHLO
        mail-lj1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728719AbeKOUDo (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 15:03:44 -0500
Received: by mail-lj1-f196.google.com with SMTP id c19-v6so3952234lja.5
        for <linux-kernel@vger.kernel.org>; Thu, 15 Nov 2018 01:56:35 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=x331bA8a2GWD5VrL19MROXhlhKzu5Fl6vQm27yOzBDQ=;
        b=QslEfbp7sxaEnE+AEkyEPT3EvJ0QpG9+AlRrDK16jWweCtZOckMpYkEQptnuk/drgI
         EhYK0e0PeFBP7qP3bxC7UW81l+lGdNZ0YJ8RC08zui886U556NWoPnsdu6IUQcnU224C
         YGwko6ZkRag7W2v5dy2eJtzq5RB6gQuzUIyPs=
X-Received: by 2002:a2e:9849:: with SMTP id e9-v6mr2455145ljj.9.1542275794527;
 Thu, 15 Nov 2018 01:56:34 -0800 (PST)
MIME-Version: 1.0
References: <1541603580-17448-1-git-send-email-andrei.stefanescu@microchip.com>
 <1541603580-17448-4-git-send-email-andrei.stefanescu@microchip.com>
In-Reply-To: <1541603580-17448-4-git-send-email-andrei.stefanescu@microchip.com>
From: Linus Walleij <linus.walleij@linaro.org>
Date: Thu, 15 Nov 2018 10:56:22 +0100
Message-ID: <CACRpkda6NLv_HrzygJ5J082jrWwVH3Ljt-5bqJv1kvoax5wWWA@mail.gmail.com>
Subject: Re: [PATCH 3/3] gpio: add driver for sama5d2 PIOBU pins
To: Andrei.Stefanescu@microchip.com
Cc: Greg KH <gregkh@linuxfoundation.org>,
        Nicolas Ferre <Nicolas.Ferre@microchip.com>,
        Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Ludovic Desroches <Ludovic.Desroches@microchip.com>,
        Cristian.Birsan@microchip.com,
        Linux ARM <linux-arm-kernel@lists.infradead.org>,
        "open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" 
        <devicetree@vger.kernel.org>
Content-Type: text/plain; charset="UTF-8"
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwDHqEQGQ+1briZDAA--.8268S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxXw48GrWDAw13XF1UCrykKrg_yoW5uF17pF
	Z0kry3KFn5Zw18Jr10kFs5A3sa9r4j9F43Gr93CFy5Z345Kr1vqa1DKr1Fyr1Ykr93Aw1q
	gFWrZ3yj9FWDAFJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU9Eb7Iv0xC_KF4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r10
	6r15McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc2xSY4AK6IIF6r4fMxkI7II2jI8vz4vE
	wIxGrwCYIxAIcVC0I7IYx2IY67AKxVW5JVW7JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r
	4j6F4UMxvI42IY6I8E87Iv67AKxVWxJr0_GcWlcIIF0xvEx4A2jsIEc7CjxVAFwI0_Cr1j
	6rxdMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4vE52x082I5MxCjnVCjjxCrMxC20s
	026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_
	JrI_JrWlx4CE17CEb7AF67AKxVWUtVW8ZwCIc40Y0x0EwIxGrwCI42IY6xAIw20EY4v20x
	vaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7IUeZL05UUUUU==

Hi Andrei,

thanks for your patch!

On Wed, Nov 7, 2018 at 4:12 PM <Andrei.Stefanescu@microchip.com> wrote:

> PIOBU pins do not lose their voltage during Backup/Self-refresh.
> This patch adds a simple GPIO controller for them.
>
> This driver adds support for using the pins as GPIO
> offering the possibility to read/set the voltage.
>
> Signed-off-by: Andrei Stefanescu <andrei.stefanescu@microchip.com>

(...)
> +config GPIO_SAMA5D2_PIOBU
> +       tristate "SAMA5D2 PIOBU GPIO support"
> +       depends on GPIO_SYSCON

Should it not be:
depends on MFD_SYSCON
select GPIO_SYSCON

> +#include <linux/gpio.h>

Drivers should only
#include <linux/gpio/driver.h>

Also add:
#include <linux/bits.h>
because you use BIT() macros.

> +#define PIOBU_NUM 8
> +#define PIOBU_REG_SIZE 4

Isnt register size 4 implied by syscon, I think it is hardwired
to 32 bits.

> +/*
> + * sama5d2_piobu_setup_pin - prepares a pin for sama5d2_piobu_set_direction call
> + *
> + * Do not consider pin for intrusion detection (normal and backup modes)
> + * Do not consider pin as intrusion wakeup interrupt source

Intrusion ... sounds like some burglar alarm :D

> +/*
> + * sama5d2_piobu_get_direction - gpiochip get_direction
> + */

Check all your kerneldoc comments please,

/**
 * this_is_a_function() - This is a function
 */

See
Documentation/doc-guide/kernel-doc.rst

> +static int sama5d2_piobu_get_direction(struct gpio_chip *chip,
> +                                      unsigned int pin)
> +{
> +       int ret = sama5d2_piobu_read_value(chip, pin, PIOBU_DIRECTION);
> +
> +       if (ret < 0)
> +               return ret;
> +
> +       return (ret == PIOBU_IN) ? GPIOF_DIR_IN : GPIOF_DIR_OUT;

Please do not use these flags in drivers: they are for consumers.
Just return 0/1.

> +static int sama5d2_piobu_get(struct gpio_chip *chip, unsigned int pin)
> +{
> +       /* if pin is input, read value from PDS else read from SOD */
> +       int ret = sama5d2_piobu_get_direction(chip, pin);
> +
> +       if (ret == GPIOF_DIR_IN)
> +               ret = sama5d2_piobu_read_value(chip, pin, PIOBU_PDS);
> +       else if (ret == GPIOF_DIR_OUT)
> +               ret = sama5d2_piobu_read_value(chip, pin, PIOBU_SOD);

Dito.

> +static void sama5d2_piobu_set(struct gpio_chip *chip, unsigned int pin,
> +                             int value)
> +{
> +       value = (value == 0) ? PIOBU_LOW : PIOBU_HIGH;

That looks unorthodox. Just use an if() statement.

> +const struct gpio_chip sama5d2_piobu_template_chip = {
> +       .owner = THIS_MODULE,
> +       .get_direction = sama5d2_piobu_get_direction,
> +       .direction_input = sama5d2_piobu_direction_input,
> +       .direction_output = sama5d2_piobu_direction_output,
> +       .get = sama5d2_piobu_get,
> +       .set = sama5d2_piobu_set,
> +       .base = -1,
> +       .ngpio = PIOBU_NUM,
> +       .can_sleep = 0,
(...)
> +       piobu->chip = sama5d2_piobu_template_chip;
> +       piobu->chip.label = pdev->name;
> +       piobu->chip.parent = &pdev->dev;
> +       piobu->chip.of_node = pdev->dev.of_node;

This is just overcomplicating things. Instead of assigning the template
just assign all function here in the probe() code, get rid of the
templaye. It's easier to follow.

> +       piobu->regmap =
> +               syscon_regmap_lookup_by_compatible("microchip,sama5d2-piobu");

So maybe just put this inside your syscon node and use:
syscon_node_to_regmap(pdev->dev.parent->of_node);

I might have more comments on the next version, but keep at it!

Yours,
Linus Walleij
