/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for ENET_PHY_VS_MII_MMD
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_ENET_PHY_VS_MII_MMD.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for ENET_PHY_VS_MII_MMD
 *
 * CMSIS Peripheral Access Layer for ENET_PHY_VS_MII_MMD
 */

#if !defined(PERI_ENET_PHY_VS_MII_MMD_H_)
#define PERI_ENET_PHY_VS_MII_MMD_H_              /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- ENET_PHY_VS_MII_MMD Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_VS_MII_MMD_Peripheral_Access_Layer ENET_PHY_VS_MII_MMD Peripheral Access Layer
 * @{
 */

/** ENET_PHY_VS_MII_MMD - Register Layout Typedef */
typedef struct {
  __IO uint16_t SR_MII_CTRL;                       /**< SR MII MMD Control, offset: 0x0 */
       uint8_t RESERVED_0[65534];
  __IO uint16_t VR_MII_DIG_CTRL1;                  /**< VR MII MMD Digital Control 1, offset: 0x10000 */
  __IO uint16_t VR_MII_AN_CTRL;                    /**< VR MII MMD AN Control, offset: 0x10002 */
  __IO uint16_t VR_MII_AN_INTR_STS;                /**< VR MII MMD AN Interrupt and Status, offset: 0x10004 */
       uint8_t RESERVED_1[14];
  __IO uint16_t VR_MII_LINK_TIMER_CTRL;            /**< VR MII MMD Link Timer Control, offset: 0x10014 */
} ENET_PHY_VS_MII_MMD_Type;

/* ----------------------------------------------------------------------------
   -- ENET_PHY_VS_MII_MMD Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup ENET_PHY_VS_MII_MMD_Register_Masks ENET_PHY_VS_MII_MMD Register Masks
 * @{
 */

/*! @name SR_MII_CTRL - SR MII MMD Control */
/*! @{ */

#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS5_MASK (0x20U)
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS5_SHIFT (5U)
/*! SS5 - Speed Selection */
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS5(x)   (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS5_SHIFT)) & ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS5_MASK)

#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS6_MASK (0x40U)
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS6_SHIFT (6U)
/*! SS6 - Speed Selection */
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS6(x)   (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS6_SHIFT)) & ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS6_MASK)

#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_DUPLEX_MODE_MASK (0x100U)
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_DUPLEX_MODE_SHIFT (8U)
/*! DUPLEX_MODE - Duplex Mode
 *  0b0..Half duplex
 *  0b1..Full duplex
 */
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_DUPLEX_MODE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_SR_MII_CTRL_DUPLEX_MODE_SHIFT)) & ENET_PHY_VS_MII_MMD_SR_MII_CTRL_DUPLEX_MODE_MASK)

#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RESTART_AN_MASK (0x200U)
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RESTART_AN_SHIFT (9U)
/*! RESTART_AN - Restart Auto-Negotiation (RW, SC Type) */
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RESTART_AN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RESTART_AN_SHIFT)) & ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RESTART_AN_MASK)

#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LPM_MASK (0x800U)
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LPM_SHIFT (11U)
/*! LPM - Power-Down Mode
 *  0b0..Normal operation
 *  0b1..XPCS goes to the power-down mode along with the PHY
 */
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LPM(x)   (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LPM_SHIFT)) & ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LPM_MASK)

#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_AN_ENABLE_MASK (0x1000U)
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_AN_ENABLE_SHIFT (12U)
/*! AN_ENABLE - Enable Auto-Negotiation
 *  0b1..Enables the Clause 37 auto-negotiation process
 */
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_AN_ENABLE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_SR_MII_CTRL_AN_ENABLE_SHIFT)) & ENET_PHY_VS_MII_MMD_SR_MII_CTRL_AN_ENABLE_MASK)

#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS13_MASK (0x2000U)
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS13_SHIFT (13U)
/*! SS13 - Speed Selection (LSB) */
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS13(x)  (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS13_SHIFT)) & ENET_PHY_VS_MII_MMD_SR_MII_CTRL_SS13_MASK)

#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LBE_MASK (0x4000U)
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LBE_SHIFT (14U)
/*! LBE - Loopback Enable
 *  0b0..XPCS enables Loopback (TX-to-RX) in the PHY
 *  0b1..XPCS disables Loopback (TX-to-RX) in the PHY
 */
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LBE(x)   (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LBE_SHIFT)) & ENET_PHY_VS_MII_MMD_SR_MII_CTRL_LBE_MASK)

#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RST_MASK (0x8000U)
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RST_SHIFT (15U)
/*! RST - Soft Reset (RW, SC Type) */
#define ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RST(x)   (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RST_SHIFT)) & ENET_PHY_VS_MII_MMD_SR_MII_CTRL_RST_MASK)
/*! @} */

/*! @name VR_MII_DIG_CTRL1 - VR MII MMD Digital Control 1 */
/*! @{ */

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_BYP_PWRUP_MASK (0x2U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_BYP_PWRUP_SHIFT (1U)
/*! BYP_PWRUP - Bypass Power-Up Sequence */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_BYP_PWRUP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_BYP_PWRUP_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_BYP_PWRUP_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_CL37_TMR_OVR_RIDE_MASK (0x8U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_CL37_TMR_OVR_RIDE_SHIFT (3U)
/*! CL37_TMR_OVR_RIDE - Over-Ride Control for CL37 Link Timer */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_CL37_TMR_OVR_RIDE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_CL37_TMR_OVR_RIDE_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_CL37_TMR_OVR_RIDE_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_DTXLANED_0_MASK (0x10U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_DTXLANED_0_SHIFT (4U)
/*! DTXLANED_0 - TX Lane 0 Disable */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_DTXLANED_0(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_DTXLANED_0_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_DTXLANED_0_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_100M_MASK (0x20U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_100M_SHIFT (5U)
/*! EN_100M - Enable 100Mbit/s PCS Mode */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_100M(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_100M_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_100M_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PRE_EMP_MASK (0x40U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PRE_EMP_SHIFT (6U)
/*! PRE_EMP - Pre-emption Packet Enable */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PRE_EMP(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PRE_EMP_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PRE_EMP_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_MAC_AUTO_SW_MASK (0x200U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_MAC_AUTO_SW_SHIFT (9U)
/*! MAC_AUTO_SW - Automatic Speed Mode Change After CL37 AN */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_MAC_AUTO_SW(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_MAC_AUTO_SW_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_MAC_AUTO_SW_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PWRSV_MASK (0x800U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PWRSV_SHIFT (11U)
/*! PWRSV - Power Save
 *  0b0..Normal operation
 *  0b1..XPCS and the PHY enter the power-save mode
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PWRSV(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PWRSV_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_PWRSV_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_VSMMD1_MASK (0x2000U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_VSMMD1_SHIFT (13U)
/*! EN_VSMMD1 - Enable Vendor-Specific MMD1 */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_VSMMD1(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_VSMMD1_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_EN_VSMMD1_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_R2TLBE_MASK (0x4000U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_R2TLBE_SHIFT (14U)
/*! R2TLBE - RX to TX Loopback Enable
 *  0b0..Loopback path is disabled
 *  0b1..Loopback path is enabled
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_R2TLBE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_R2TLBE_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_R2TLBE_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_VR_RST_MASK (0x8000U)
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_VR_RST_SHIFT (15U)
/*! VR_RST - Vendor-Specific Soft Reset (RW, SC Type) */
#define ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_VR_RST(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_VR_RST_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_DIG_CTRL1_VR_RST_MASK)
/*! @} */

/*! @name VR_MII_AN_CTRL - VR MII MMD AN Control */
/*! @{ */

#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_AN_INTR_EN_MASK (0x1U)
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_AN_INTR_EN_SHIFT (0U)
/*! MII_AN_INTR_EN - Clause 37 AN Complete Interrupt Enable
 *  0b0..Disables the generation of Clause 37 auto-negotiation complete interrupt
 *  0b1..Enables the generation of Clause 37 auto-negotiation complete interrupt output
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_AN_INTR_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_AN_INTR_EN_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_AN_INTR_EN_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_PCS_MODE_MASK (0x6U)
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_PCS_MODE_SHIFT (1U)
/*! PCS_MODE - PCS Mode
 *  0b00..Reserved
 *  0b10..SGMII mode (clause 37 auto-negotiation is as per SGMII)
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_PCS_MODE(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_PCS_MODE_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_PCS_MODE_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_TX_CONFIG_MASK (0x8U)
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_TX_CONFIG_SHIFT (3U)
/*! TX_CONFIG - Transmit Configuration
 *  0b0..Configures XPCS as the MAC side SGMII/USXGMII
 *  0b1..Configures XPCS as the PHY side SGMII/USXGMII
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_TX_CONFIG(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_TX_CONFIG_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_TX_CONFIG_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_SGMII_LINK_STS_MASK (0x10U)
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_SGMII_LINK_STS_SHIFT (4U)
/*! SGMII_LINK_STS - SGMII Link Status / USXGMII Link Status
 *  0b0..Link down
 *  0b1..Link up
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_SGMII_LINK_STS(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_SGMII_LINK_STS_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_SGMII_LINK_STS_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_CTRL_MASK (0x100U)
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_CTRL_SHIFT (8U)
/*! MII_CTRL - MII Control
 *  0b0..4-bit MII
 *  0b1..8-bit MII
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_CTRL(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_CTRL_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_MII_CTRL_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_IND_TX_EN_MASK (0x200U)
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_IND_TX_EN_SHIFT (9U)
/*! IND_TX_EN - Independent Transmit Enable in 1000BASE-X Mode
 *  0b0..XPCS sends IDLE till its receiver has attained synchronization
 *  0b1..XPCS transmits the GMII TX data, irrespective of its receive link status (provided auto-negotiation is not enabled)
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_IND_TX_EN(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_IND_TX_EN_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_AN_CTRL_IND_TX_EN_MASK)
/*! @} */

/*! @name VR_MII_AN_INTR_STS - VR MII MMD AN Interrupt and Status */
/*! @{ */

#define ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANCMPLT_INTR_MASK (0x1U)
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANCMPLT_INTR_SHIFT (0U)
/*! CL37_ANCMPLT_INTR - Clause 37 AN Complete Interrupt (SS, WC Type) */
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANCMPLT_INTR(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANCMPLT_INTR_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANCMPLT_INTR_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANSGM_STS_MASK (0x1EU)
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANSGM_STS_SHIFT (1U)
/*! CL37_ANSGM_STS - Clause 37 AN SGMII Status
 *  0b0xxx..Link is Down
 *  0b1xxx..Link is Up
 *  0bx01x..100 Mbit/s speed link
 *  0bx10x..1000 Mbit/s speed link
 *  0bxxx0..Half Duplex
 *  0bxxx1..Full Duplex
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANSGM_STS(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANSGM_STS_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_CL37_ANSGM_STS_MASK)

#define ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_USXG_AN_STS_MASK (0x7F00U)
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_USXG_AN_STS_SHIFT (8U)
/*! USXG_AN_STS - USXGMII Clause 37 AN Status
 *  0b0xxxxxx..Link is Down
 *  0b1xxxxxx..Link is Up
 *  0bx0xxxxx..Half Duplex
 *  0bx1xxxxx..Full Duplex
 *  0bxx001xx..100 Mbit/s speed link
 *  0bxx010xx..1000 Mbit/s speed link
 *  0bxx011xx..10 Gbit/s speed link
 *  0bxx100xx..2.5 Gbit/s speed link
 *  0bxx101xx..5 Gbit/s speed link
 *  0bxxxxx0x..EEE not supported
 *  0bxxxxx1x..EEE supported
 *  0bxxxxxx0..EEE clock-stop not supported
 *  0bxxxxxx1..EEE clock-stop supported
 */
#define ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_USXG_AN_STS(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_USXG_AN_STS_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_AN_INTR_STS_USXG_AN_STS_MASK)
/*! @} */

/*! @name VR_MII_LINK_TIMER_CTRL - VR MII MMD Link Timer Control */
/*! @{ */

#define ENET_PHY_VS_MII_MMD_VR_MII_LINK_TIMER_CTRL_CL37_LINK_TIME_MASK (0xFFFFU)
#define ENET_PHY_VS_MII_MMD_VR_MII_LINK_TIMER_CTRL_CL37_LINK_TIME_SHIFT (0U)
/*! CL37_LINK_TIME - Programmable Link Timer Value for Clause 37 Auto-Negotiation */
#define ENET_PHY_VS_MII_MMD_VR_MII_LINK_TIMER_CTRL_CL37_LINK_TIME(x) (((uint16_t)(((uint16_t)(x)) << ENET_PHY_VS_MII_MMD_VR_MII_LINK_TIMER_CTRL_CL37_LINK_TIME_SHIFT)) & ENET_PHY_VS_MII_MMD_VR_MII_LINK_TIMER_CTRL_CL37_LINK_TIME_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group ENET_PHY_VS_MII_MMD_Register_Masks */


/*!
 * @}
 */ /* end of group ENET_PHY_VS_MII_MMD_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_ENET_PHY_VS_MII_MMD_H_ */

