###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 03:56:39 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg/
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /crc_vld_d_reg/Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.180
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.475
  Arrival Time                  1.453
  Slack Time                   -0.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.023 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.251 | 
     | FECTS_clks_clk___L2_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |    0.522 | 
     | FECTS_clks_clk___L3_I12                 | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.216 |   0.716 |    0.738 | 
     | FECTS_clks_clk___L4_I30                 | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.220 |   0.936 |    0.958 | 
     | FECTS_clks_clk___L5_I117                | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.235 |   1.171 |    1.193 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_d_reg  | CLK ^ -> Q v | DFFSR   | 0.034 | 0.282 |   1.453 |    1.475 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg | D v          | DFFSR   | 0.034 | 0.000 |   1.453 |    1.475 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.023 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.206 | 
     | FECTS_clks_clk___L2_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |    0.477 | 
     | FECTS_clks_clk___L3_I12                 | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.216 |   0.716 |    0.693 | 
     | FECTS_clks_clk___L4_I30                 | A ^ -> Y ^   | CLKBUF1 | 0.131 | 0.220 |   0.936 |    0.913 | 
     | FECTS_clks_clk___L5_I117                | A ^ -> Y ^   | CLKBUF1 | 0.175 | 0.235 |   1.171 |    1.148 | 
     | \tx_core/tx_crc/crcpkt0 /crc_vld_2d_reg | CLK ^        | DFFSR   | 0.179 | 0.009 |   1.180 |    1.157 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][19] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][19] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.185
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.430
  Arrival Time                  1.424
  Slack Time                   -0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.006 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.235 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.506 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.738 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.955 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.186 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.069 | 0.144 |   1.324 |    1.330 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2294                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.372 |    1.378 | 
     | \tx_core/axi_master /U2295                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   1.424 |    1.430 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.424 |    1.430 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.006 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.222 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.493 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.726 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.942 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.173 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.152 | 0.006 |   1.185 |    1.179 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][19] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][19] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.178
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.423
  Arrival Time                  1.417
  Slack Time                   -0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.006 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.234 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.506 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.719 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.949 | 
     | FECTS_clks_clk___L5_I151                           | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.174 |    1.180 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.143 |   1.317 |    1.323 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2390                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.365 |    1.371 | 
     | \tx_core/axi_master /U2391                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   1.417 |    1.423 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.417 |    1.423 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.006 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.223 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.494 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.708 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.937 | 
     | FECTS_clks_clk___L5_I151                           | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.174 |    1.168 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.149 | 0.004 |   1.178 |    1.172 | 
     | g[0][19]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.414
  Arrival Time                  1.408
  Slack Time                   -0.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.006 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.234 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.505 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.719 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.934 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.166 |    1.172 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.142 |   1.309 |    1.314 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2323                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.357 |    1.362 | 
     | \tx_core/axi_master /U2324                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   1.408 |    1.414 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.408 |    1.414 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.006 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.223 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.494 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.708 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.923 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.166 |    1.161 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.154 | 0.003 |   1.169 |    1.164 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.171
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.416
  Arrival Time                  1.411
  Slack Time                   -0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.234 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.505 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.719 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.933 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.166 |    1.171 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.144 |   1.311 |    1.316 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2309                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.358 |    1.363 | 
     | \tx_core/axi_master /U2310                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.411 |    1.416 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.411 |    1.416 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.223 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.495 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.708 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.923 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.166 |    1.161 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.154 | 0.005 |   1.171 |    1.166 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][24] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.164
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.409
  Arrival Time                  1.404
  Slack Time                   -0.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.233 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.505 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.718 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.930 |    0.935 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.158 |    1.163 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.304 |    1.309 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2280                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.352 |    1.357 | 
     | \tx_core/axi_master /U2281                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   1.404 |    1.408 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.404 |    1.409 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.005 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.224 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.495 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.709 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.930 |    0.925 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.158 |    1.154 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.151 | 0.005 |   1.164 |    1.159 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][23] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][23] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.183
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.428
  Arrival Time                  1.423
  Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.233 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.504 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.718 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.947 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.181 |    1.185 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.143 |   1.324 |    1.328 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2283                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.372 |    1.376 | 
     | \tx_core/axi_master /U2284                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   1.423 |    1.427 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   1.423 |    1.428 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.224 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.496 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.709 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.939 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.181 |    1.177 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.002 |   1.183 |    1.179 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][20] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.432
  Arrival Time                  1.428
  Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.233 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.504 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.718 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.947 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.188 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.144 |   1.328 |    1.332 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2291                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.377 |    1.381 | 
     | \tx_core/axi_master /U2292                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.051 |   1.428 |    1.432 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   1.428 |    1.432 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.004 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.224 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.496 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.709 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.939 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.180 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.004 |   1.188 |    1.184 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.193
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.437
  Arrival Time                  1.434
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.232 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.735 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.952 | 
     | FECTS_clks_clk___L5_I131                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.239 |   1.188 |    1.191 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.146 |   1.334 |    1.337 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2487                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.381 |    1.385 | 
     | \tx_core/axi_master /U2488                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   1.434 |    1.437 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.434 |    1.437 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.225 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.496 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.729 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.945 | 
     | FECTS_clks_clk___L5_I131                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.239 |   1.188 |    1.184 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.164 | 0.005 |   1.193 |    1.190 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.194
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.435
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.232 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.503 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.727 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.949 | 
     | FECTS_clks_clk___L5_I155                           | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.242 |   1.188 |    1.191 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.147 |   1.334 |    1.338 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2524                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.382 |    1.386 | 
     | \tx_core/axi_master /U2525                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   1.434 |    1.438 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.435 |    1.438 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.225 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.497 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.720 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.942 | 
     | FECTS_clks_clk___L5_I155                           | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.242 |   1.188 |    1.184 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.167 | 0.006 |   1.194 |    1.190 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][21] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][21] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.185
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.430
  Arrival Time                  1.427
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.503 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.735 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.951 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.183 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.147 |   1.327 |    1.330 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2289                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.375 |    1.378 | 
     | \tx_core/axi_master /U2290                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   1.427 |    1.430 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.427 |    1.430 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.497 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.729 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.945 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.177 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.152 | 0.006 |   1.185 |    1.182 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.162
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.407
  Arrival Time                  1.405
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.503 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.716 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.930 |    0.933 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.158 |    1.161 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.145 |   1.304 |    1.307 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2381                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.352 |    1.355 | 
     | \tx_core/axi_master /U2382                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   1.404 |    1.407 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.405 |    1.407 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.497 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.711 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.930 |    0.927 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.158 |    1.156 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.151 | 0.004 |   1.162 |    1.160 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][0] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.192
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.437
  Arrival Time                  1.434
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.502 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.726 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.948 | 
     | FECTS_clks_clk___L5_I163                           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.242 |   1.188 |    1.190 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.147 |   1.334 |    1.337 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2443                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.382 |    1.385 | 
     | \tx_core/axi_master /U2444                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   1.434 |    1.436 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.434 |    1.437 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.497 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.721 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.943 | 
     | FECTS_clks_clk___L5_I163                           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.242 |   1.188 |    1.185 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.162 | 0.005 |   1.192 |    1.190 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.187
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.432
  Arrival Time                  1.429
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.502 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.735 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.951 | 
     | FECTS_clks_clk___L5_I130                           | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.236 |   1.184 |    1.187 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.145 |   1.329 |    1.331 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2306                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.377 |    1.379 | 
     | \tx_core/axi_master /U2307                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   1.429 |    1.432 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.429 |    1.432 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.497 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.729 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.946 | 
     | FECTS_clks_clk___L5_I130                           | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.236 |   1.184 |    1.182 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.161 | 0.003 |   1.187 |    1.185 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][26] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][26] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.433
  Arrival Time                  1.430
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.716 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.945 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.187 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.145 |   1.329 |    1.332 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2274                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.377 |    1.379 | 
     | \tx_core/axi_master /U2275                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.053 |   1.430 |    1.432 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.430 |    1.433 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.497 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.711 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.940 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.182 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.004 |   1.188 |    1.186 | 
     | g[0][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.183
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.428
  Arrival Time                  1.425
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.716 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.945 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.181 |    1.183 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.143 |   1.324 |    1.326 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2260                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.372 |    1.374 | 
     | \tx_core/axi_master /U2261                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.425 |    1.428 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.425 |    1.428 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.497 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.711 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.940 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.181 |    1.179 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.002 |   1.183 |    1.181 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][28] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][28] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][28] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.169
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.414
  Arrival Time                  1.412
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.716 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.931 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.164 |    1.166 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.310 |    1.312 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2363                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.360 |    1.362 | 
     | \tx_core/axi_master /U2364                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   1.412 |    1.414 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   1.412 |    1.414 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.497 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.711 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.926 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.164 |    1.162 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.153 | 0.005 |   1.169 |    1.167 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.192
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.436
  Arrival Time                  1.434
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.231 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.502 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.726 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.948 | 
     | FECTS_clks_clk___L5_I163                           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.242 |   1.188 |    1.190 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.334 |    1.336 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2473                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.382 |    1.384 | 
     | \tx_core/axi_master /U2474                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   1.433 |    1.436 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   1.434 |    1.436 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.226 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.497 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.721 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.943 | 
     | FECTS_clks_clk___L5_I163                           | A ^ -> Y ^   | CLKBUF1  | 0.162 | 0.242 |   1.188 |    1.185 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.162 | 0.004 |   1.192 |    1.189 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][24] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.163
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.408
  Arrival Time                  1.406
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.715 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.930 |    0.932 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.158 |    1.160 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.144 |   1.303 |    1.305 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2375                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.051 |   1.353 |    1.355 | 
     | \tx_core/axi_master /U2376                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.406 |    1.408 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.406 |    1.408 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.498 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.712 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.930 |    0.928 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.158 |    1.156 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.151 | 0.005 |   1.163 |    1.161 | 
     | g[0][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.432
  Arrival Time                  1.430
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.715 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.945 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.186 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.145 |   1.330 |    1.331 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2415                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.378 |    1.380 | 
     | \tx_core/axi_master /U2416                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   1.430 |    1.432 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.430 |    1.432 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.498 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.712 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.941 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.182 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.004 |   1.188 |    1.186 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.433
  Arrival Time                  1.431
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.502 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.715 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.944 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.186 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.145 |   1.329 |    1.331 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2297                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.378 |    1.379 | 
     | \tx_core/axi_master /U2298                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.053 |   1.431 |    1.433 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.431 |    1.433 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.498 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.712 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.941 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.182 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.004 |   1.188 |    1.187 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][25] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][25] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.183
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.428
  Arrival Time                  1.426
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.715 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.944 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.181 |    1.183 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.142 |   1.323 |    1.324 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2277                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.372 |    1.373 | 
     | \tx_core/axi_master /U2278                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.426 |    1.428 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.426 |    1.428 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.498 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.712 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.941 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.181 |    1.179 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.002 |   1.183 |    1.181 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][30] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][30] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.186
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.431
  Arrival Time                  1.429
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.734 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.950 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.181 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.147 |   1.327 |    1.328 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2357                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.375 |    1.377 | 
     | \tx_core/axi_master /U2358                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.429 |    1.431 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.429 |    1.431 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.498 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.730 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.947 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.178 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.152 | 0.006 |   1.186 |    1.184 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][12] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.183
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.428
  Arrival Time                  1.426
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.725 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.947 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.228 |   1.173 |    1.175 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.152 |   1.325 |    1.327 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2314                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.374 |    1.376 | 
     | \tx_core/axi_master /U2315                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   1.426 |    1.428 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   1.426 |    1.428 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.498 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.722 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.944 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.228 |   1.173 |    1.172 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.161 | 0.010 |   1.183 |    1.182 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.196
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.440
  Arrival Time                  1.438
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.725 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.948 |    0.950 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.242 |   1.191 |    1.192 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.146 |   1.337 |    1.338 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2519                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   1.386 |    1.387 | 
     | \tx_core/axi_master /U2520                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.438 |    1.440 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.438 |    1.440 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.498 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.722 | 
     | FECTS_clks_clk___L4_I40                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.225 |   0.948 |    0.947 | 
     | FECTS_clks_clk___L5_I156                           | A ^ -> Y ^   | CLKBUF1  | 0.168 | 0.242 |   1.191 |    1.189 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.168 | 0.005 |   1.196 |    1.194 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin \tx_core/tx_crc/crcpkt2 /crc_vld_2d_reg/
CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /crc_vld_2d_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /crc_vld_d_reg/Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.183
+ Hold                          0.034
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.467
  Arrival Time                  1.465
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I14                 | A ^ -> Y ^   | CLKBUF1 | 0.112 | 0.214 |   0.714 |    0.715 | 
     | FECTS_clks_clk___L4_I38                 | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   0.943 |    0.944 | 
     | FECTS_clks_clk___L5_I151                | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.231 |   1.174 |    1.175 | 
     | \tx_core/tx_crc/crcpkt2 /crc_vld_d_reg  | CLK ^ -> Q v | DFFSR   | 0.057 | 0.291 |   1.465 |    1.466 | 
     | \tx_core/tx_crc/crcpkt2 /crc_vld_2d_reg | D v          | DFFSR   | 0.057 | 0.001 |   1.465 |    1.467 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                  | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.271 |   0.500 |    0.498 | 
     | FECTS_clks_clk___L3_I14                 | A ^ -> Y ^   | CLKBUF1 | 0.112 | 0.214 |   0.714 |    0.712 | 
     | FECTS_clks_clk___L4_I38                 | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.229 |   0.943 |    0.941 | 
     | FECTS_clks_clk___L5_I147                | A ^ -> Y ^   | CLKBUF1 | 0.159 | 0.238 |   1.181 |    1.180 | 
     | \tx_core/tx_crc/crcpkt2 /crc_vld_2d_reg | CLK ^        | DFFSR   | 0.159 | 0.002 |   1.183 |    1.181 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.178
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.423
  Arrival Time                  1.422
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.715 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.944 | 
     | FECTS_clks_clk___L5_I151                           | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.174 |    1.175 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.069 | 0.142 |   1.316 |    1.318 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2395                         | A ^ -> Y v   | NAND2X1  | 0.046 | 0.051 |   1.367 |    1.369 | 
     | \tx_core/axi_master /U2396                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.054 |   1.422 |    1.423 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.422 |    1.423 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.498 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.712 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.941 | 
     | FECTS_clks_clk___L5_I151                           | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.174 |    1.173 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.149 | 0.004 |   1.178 |    1.177 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][5] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][5] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][5] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.197
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.441
  Arrival Time                  1.440
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.725 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.947 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.191 |    1.192 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.149 |   1.340 |    1.341 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2522                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.388 |    1.389 | 
     | \tx_core/axi_master /U2523                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.052 |   1.440 |    1.441 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.440 |    1.441 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.722 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.944 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.191 |    1.190 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.006 |   1.197 |    1.196 | 
     | g[0][5]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][0] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.197
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.441
  Arrival Time                  1.440
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.725 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.947 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.191 |    1.192 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.148 |   1.339 |    1.340 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2536                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.047 |   1.386 |    1.387 | 
     | \tx_core/axi_master /U2537                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.053 |   1.440 |    1.441 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.440 |    1.441 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.722 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.944 | 
     | FECTS_clks_clk___L5_I161                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.246 |   1.191 |    1.190 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.006 |   1.197 |    1.196 | 
     | g[0][0]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.180
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.425
  Arrival Time                  1.424
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.725 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.947 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.228 |   1.173 |    1.174 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.149 |   1.322 |    1.323 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2412                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.370 |    1.371 | 
     | \tx_core/axi_master /U2413                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.053 |   1.423 |    1.424 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.424 |    1.425 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.722 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.945 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.228 |   1.173 |    1.172 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.161 | 0.007 |   1.180 |    1.179 | 
     | g[0][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.179
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.424
  Arrival Time                  1.423
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.230 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.501 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.715 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.944 | 
     | FECTS_clks_clk___L5_I151                           | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.174 |    1.175 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.146 |   1.320 |    1.321 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2393                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   1.369 |    1.370 | 
     | \tx_core/axi_master /U2394                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.423 |    1.424 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.423 |    1.424 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.227 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.712 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.942 | 
     | FECTS_clks_clk___L5_I151                           | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.174 |    1.173 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.149 | 0.005 |   1.179 |    1.178 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.193
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.437
  Arrival Time                  1.437
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.733 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.949 | 
     | FECTS_clks_clk___L5_I131                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.239 |   1.188 |    1.188 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.146 |   1.334 |    1.334 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2490                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.383 |    1.383 | 
     | \tx_core/axi_master /U2491                         | C v -> Y ^   | OAI21X1  | 0.055 | 0.054 |   1.436 |    1.437 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.055 | 0.000 |   1.437 |    1.437 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.731 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I131                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.239 |   1.188 |    1.187 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.164 | 0.005 |   1.193 |    1.192 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][12] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.415
  Arrival Time                  1.415
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.714 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.929 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.166 |    1.167 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.145 |   1.311 |    1.312 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2409                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.360 |    1.361 | 
     | \tx_core/axi_master /U2410                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.415 |    1.415 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.415 |    1.415 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.713 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.928 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.166 |    1.166 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.154 | 0.004 |   1.170 |    1.170 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.192
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.437
  Arrival Time                  1.436
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.733 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.949 | 
     | FECTS_clks_clk___L5_I131                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.239 |   1.188 |    1.188 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.069 | 0.145 |   1.332 |    1.333 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2449                         | A ^ -> Y v   | NAND2X1  | 0.043 | 0.049 |   1.381 |    1.382 | 
     | \tx_core/axi_master /U2450                         | C v -> Y ^   | OAI21X1  | 0.057 | 0.055 |   1.436 |    1.437 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.057 | 0.000 |   1.436 |    1.437 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.731 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I131                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.239 |   1.188 |    1.187 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.164 | 0.004 |   1.192 |    1.192 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][29] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][29] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.190
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.434
  Arrival Time                  1.434
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.714 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.943 | 
     | FECTS_clks_clk___L5_I149                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.243 |   1.185 |    1.186 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.146 |   1.331 |    1.331 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2266                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.049 |   1.379 |    1.380 | 
     | \tx_core/axi_master /U2267                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.433 |    1.434 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.434 |    1.434 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.713 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.942 | 
     | FECTS_clks_clk___L5_I149                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.243 |   1.185 |    1.185 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.004 |   1.190 |    1.189 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][6] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.194
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.437
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.724 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.946 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.189 |    1.190 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.145 |   1.335 |    1.335 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2332                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.384 |    1.385 | 
     | \tx_core/axi_master /U2333                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.437 |    1.438 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.437 |    1.438 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.723 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.945 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.189 |    1.189 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.004 |   1.194 |    1.193 | 
     | g[0][6]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/
data_mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.171
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.416
  Arrival Time                  1.416
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.714 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.928 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.166 |    1.166 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.074 | 0.148 |   1.314 |    1.314 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2417                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.362 |    1.362 | 
     | \tx_core/axi_master /U2418                         | C v -> Y ^   | OAI21X1  | 0.056 | 0.054 |   1.416 |    1.416 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.056 | 0.000 |   1.416 |    1.416 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.713 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.928 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^   | CLKBUF1  | 0.154 | 0.238 |   1.166 |    1.166 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.154 | 0.005 |   1.171 |    1.171 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/
data_mem_reg[0][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.182
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.426
  Arrival Time                  1.426
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.714 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.943 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.235 |   1.177 |    1.177 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.323 |    1.323 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2303                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.373 |    1.373 | 
     | \tx_core/axi_master /U2304                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.426 |    1.426 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.426 |    1.426 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.713 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.943 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.235 |   1.177 |    1.177 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.155 | 0.004 |   1.182 |    1.182 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/
data_mem_reg[0][13] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.194
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.438
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.724 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.946 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.189 |    1.190 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.069 | 0.145 |   1.335 |    1.335 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2499                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.384 |    1.385 | 
     | \tx_core/axi_master /U2500                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.437 |    1.438 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.438 |    1.438 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.723 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.945 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.189 |    1.189 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.004 |   1.194 |    1.194 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][30] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][30] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.184
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.429
  Arrival Time                  1.429
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.732 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.180 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.076 | 0.148 |   1.328 |    1.328 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2263                         | A ^ -> Y v   | NAND2X1  | 0.042 | 0.048 |   1.376 |    1.376 | 
     | \tx_core/axi_master /U2264                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.052 |   1.429 |    1.429 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.429 |    1.429 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.732 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.180 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.152 | 0.004 |   1.184 |    1.184 | 
     | g[0][30]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][29] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][29] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.186
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.431
  Arrival Time                  1.431
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.732 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.180 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.073 | 0.148 |   1.328 |    1.328 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2455                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.378 |    1.378 | 
     | \tx_core/axi_master /U2456                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.431 |    1.431 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.431 |    1.431 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.732 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I128                           | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.180 |    1.180 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.152 | 0.006 |   1.186 |    1.186 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][28] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][28] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][28] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.413
  Arrival Time                  1.413
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.713 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.928 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.164 |    1.164 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.069 | 0.143 |   1.307 |    1.307 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2268                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.051 |   1.357 |    1.357 | 
     | \tx_core/axi_master /U2269                         | C v -> Y ^   | OAI21X1  | 0.058 | 0.056 |   1.413 |    1.413 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.058 | 0.000 |   1.413 |    1.413 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.714 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   0.928 |    0.928 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.236 |   1.164 |    1.164 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.153 | 0.004 |   1.168 |    1.168 | 
     | g[0][28]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][3] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][3] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][3] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.197
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.440
  Arrival Time                  1.440
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.723 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.945 | 
     | FECTS_clks_clk___L5_I160                           | A ^ -> Y ^   | CLKBUF1  | 0.180 | 0.242 |   1.188 |    1.188 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.152 |   1.340 |    1.340 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2527                         | A ^ -> Y v   | NAND2X1  | 0.041 | 0.048 |   1.387 |    1.387 | 
     | \tx_core/axi_master /U2528                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.440 |    1.440 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.440 |    1.440 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.724 | 
     | FECTS_clks_clk___L4_I41                            | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.222 |   0.946 |    0.946 | 
     | FECTS_clks_clk___L5_I160                           | A ^ -> Y ^   | CLKBUF1  | 0.180 | 0.242 |   1.188 |    1.188 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.181 | 0.009 |   1.197 |    1.197 | 
     | g[0][3]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.182
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.427
  Arrival Time                  1.427
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.713 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.943 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.235 |   1.177 |    1.177 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.323 |    1.323 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2398                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.051 |   1.374 |    1.374 | 
     | \tx_core/axi_master /U2399                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.426 |    1.426 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.427 |    1.427 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.714 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.943 | 
     | FECTS_clks_clk___L5_I148                           | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.235 |   1.177 |    1.177 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.155 | 0.005 |   1.182 |    1.182 | 
     | g[0][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][18] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.194
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.438
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.732 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.244 |   1.192 |    1.192 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.144 |   1.336 |    1.336 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2484                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.386 |    1.386 | 
     | \tx_core/axi_master /U2485                         | C v -> Y ^   | OAI21X1  | 0.052 | 0.052 |   1.438 |    1.438 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.052 | 0.000 |   1.438 |    1.438 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.732 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.244 |   1.192 |    1.193 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.165 | 0.002 |   1.194 |    1.194 | 
     | g[0][18]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][21] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][21] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.195
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.439
  Arrival Time                  1.440
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.732 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.244 |   1.192 |    1.192 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.144 |   1.337 |    1.336 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2476                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.386 |    1.386 | 
     | \tx_core/axi_master /U2477                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.439 |    1.439 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.440 |    1.439 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.232 |   0.732 |    0.732 | 
     | FECTS_clks_clk___L4_I33                            | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   0.948 |    0.948 | 
     | FECTS_clks_clk___L5_I129                           | A ^ -> Y ^   | CLKBUF1  | 0.165 | 0.244 |   1.192 |    1.193 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.165 | 0.003 |   1.195 |    1.195 | 
     | g[0][21]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][20] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.433
  Arrival Time                  1.433
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.713 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.942 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.184 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.146 |   1.330 |    1.330 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2387                         | A ^ -> Y v   | NAND2X1  | 0.044 | 0.050 |   1.380 |    1.380 | 
     | \tx_core/axi_master /U2388                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.433 |    1.433 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.433 |    1.433 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.714 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.943 | 
     | FECTS_clks_clk___L5_I150                           | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.241 |   1.184 |    1.184 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.004 |   1.189 |    1.189 | 
     | g[0][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.194
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.438
  Arrival Time                  1.438
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.723 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.945 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.189 |    1.189 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.146 |   1.335 |    1.335 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2510                         | A ^ -> Y v   | NAND2X1  | 0.045 | 0.050 |   1.385 |    1.385 | 
     | \tx_core/axi_master /U2511                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.438 |    1.438 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.438 |    1.438 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.224 |   0.724 |    0.724 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.222 |   0.946 |    0.946 | 
     | FECTS_clks_clk___L5_I154                           | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.244 |   1.189 |    1.190 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.004 |   1.194 |    1.194 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.160
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.405
  Arrival Time                  1.405
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.713 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.930 |    0.929 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.158 |    1.158 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.142 |   1.300 |    1.300 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2286                         | A ^ -> Y v   | NAND2X1  | 0.046 | 0.051 |   1.352 |    1.351 | 
     | \tx_core/axi_master /U2287                         | C v -> Y ^   | OAI21X1  | 0.054 | 0.053 |   1.405 |    1.405 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.054 | 0.000 |   1.405 |    1.405 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.714 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   0.930 |    0.930 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.229 |   1.158 |    1.159 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.151 | 0.001 |   1.160 |    1.160 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.183
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.427
  Arrival Time                  1.428
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.228 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.499 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.713 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.942 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.181 |    1.181 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.071 | 0.143 |   1.324 |    1.323 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2320                         | A ^ -> Y v   | NAND2X1  | 0.046 | 0.051 |   1.374 |    1.374 | 
     | \tx_core/axi_master /U2321                         | C v -> Y ^   | OAI21X1  | 0.053 | 0.053 |   1.428 |    1.427 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.053 | 0.000 |   1.428 |    1.427 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.214 | 0.229 |   0.229 |    0.229 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.153 | 0.271 |   0.500 |    0.500 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.112 | 0.214 |   0.714 |    0.714 | 
     | FECTS_clks_clk___L4_I38                            | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.229 |   0.943 |    0.943 | 
     | FECTS_clks_clk___L5_I147                           | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.238 |   1.181 |    1.181 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.002 |   1.183 |    1.183 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

