<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: cache</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_cache'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_cache')">cache</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/maxma2/Documents/ECE511/mp3/sim/../hdl/cache.sv')">/home/maxma2/Documents/ECE511/mp3/sim/../hdl/cache.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_1"  onclick="showContent('inst_tag_1')">top_tb.dut.gen_core_inst[0].cache_inst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_1_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_2"  onclick="showContent('inst_tag_2')">top_tb.dut.gen_core_inst[1].cache_inst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_2_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_3"  onclick="showContent('inst_tag_3')">top_tb.dut.gen_core_inst[2].cache_inst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_3_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_4"  onclick="showContent('inst_tag_4')">top_tb.dut.gen_core_inst[3].cache_inst</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_4_Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_1'>
<hr>
<a name="inst_tag_1"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_1" >top_tb.dut.gen_core_inst[0].cache_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_1_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod4.html#inst_tag_7" >dut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>ASSERT</td></tr><tr>
<td colspan=3>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_2'>
<hr>
<a name="inst_tag_2"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_2" >top_tb.dut.gen_core_inst[1].cache_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_2_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod4.html#inst_tag_7" >dut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>ASSERT</td></tr><tr>
<td colspan=3>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_3'>
<hr>
<a name="inst_tag_3"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_3" >top_tb.dut.gen_core_inst[2].cache_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_3_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod4.html#inst_tag_7" >dut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>ASSERT</td></tr><tr>
<td colspan=3>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_4'>
<hr>
<a name="inst_tag_4"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_4" >top_tb.dut.gen_core_inst[3].cache_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_4_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod4.html#inst_tag_7" >dut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>ASSERT</td></tr><tr>
<td colspan=3>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_cache'>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod1.html" >cache</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1625423597" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1677039774" >Cover properties</a></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1586120665" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1677039774"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="830768162"></a>
gen_cacheline_states[0].cover_cacheline_states_CE</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">26129</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="345534202"></a>
gen_cacheline_states[0].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">2908</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="690628314"></a>
gen_cacheline_states[0].cover_cacheline_states_CI</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">12399</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1175862274"></a>
gen_cacheline_states[0].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">117</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="767374262"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">6298</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="796863101"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">639</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="889398512"></a>
gen_cacheline_states[0].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">6262</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="918887351"></a>
gen_cacheline_states[0].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">646</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2082942506"></a>
gen_cacheline_states[0].cover_cacheline_states_CM</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">39534</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1597708546"></a>
gen_cacheline_states[0].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">4062</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1948331440"></a>
gen_cacheline_states[0].cover_cacheline_states_CS</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">14069</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="888633280"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">78</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="859144441"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">11</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="576031617"></a>
gen_cacheline_states[1].cover_cacheline_states_CE</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">28508</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="90797657"></a>
gen_cacheline_states[1].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">2816</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="945364859"></a>
gen_cacheline_states[1].cover_cacheline_states_CI</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">9608</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1430598819"></a>
gen_cacheline_states[1].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">39</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="512637717"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">5872</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="542126556"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">599</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="634661967"></a>
gen_cacheline_states[1].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">6093</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="664150806"></a>
gen_cacheline_states[1].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">633</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1828205961"></a>
gen_cacheline_states[1].cover_cacheline_states_CM</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">35486</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1342972001"></a>
gen_cacheline_states[1].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">3756</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1693594895"></a>
gen_cacheline_states[1].cover_cacheline_states_CS</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">19663</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1143369825"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">70</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1113880986"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">9</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="321295072"></a>
gen_cacheline_states[2].cover_cacheline_states_CE</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">25708</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="163938888"></a>
gen_cacheline_states[2].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">2644</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1200101404"></a>
gen_cacheline_states[2].cover_cacheline_states_CI</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">8398</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1685335364"></a>
gen_cacheline_states[2].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">78</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="257901172"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">6002</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="287390011"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">622</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="379925422"></a>
gen_cacheline_states[2].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">6190</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="409414261"></a>
gen_cacheline_states[2].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">640</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1573469416"></a>
gen_cacheline_states[2].cover_cacheline_states_CM</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">37723</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1088235456"></a>
gen_cacheline_states[2].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">3913</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1438858350"></a>
gen_cacheline_states[2].cover_cacheline_states_CS</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">21184</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1398106370"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">44</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1368617531"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="66558527"></a>
gen_cacheline_states[3].cover_cacheline_states_CE</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">25222</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="418675433"></a>
gen_cacheline_states[3].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">2850</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1454837949"></a>
gen_cacheline_states[3].cover_cacheline_states_CI</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">8670</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1940071909"></a>
gen_cacheline_states[3].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">66</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="3164627"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">6018</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="32653466"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">621</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="125188877"></a>
gen_cacheline_states[3].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">6258</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="154677716"></a>
gen_cacheline_states[3].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">633</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1318732871"></a>
gen_cacheline_states[3].cover_cacheline_states_CM</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">38459</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="833498911"></a>
gen_cacheline_states[3].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">4028</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1184121805"></a>
gen_cacheline_states[3].cover_cacheline_states_CS</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">20215</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1652842915"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">99</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1623354076"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">113152</td>
<td class="s9 cl rt">13</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1'>
<a name="inst_tag_1_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod1.html#inst_tag_1" >top_tb.dut.gen_core_inst[0].cache_inst</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1357897264" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1343839227" >Cover properties</a></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#624298026" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1343839227"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="108906239"></a>
gen_cacheline_states[0].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6668</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1595864791"></a>
gen_cacheline_states[0].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">785</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2098293635"></a>
gen_cacheline_states[0].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3762</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="709715109"></a>
gen_cacheline_states[0].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">24</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1907936237"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1600</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1983842822"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">159</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="404264461"></a>
gen_cacheline_states[0].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1567</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="328357876"></a>
gen_cacheline_states[0].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">162</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="207286265"></a>
gen_cacheline_states[0].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8708</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1279672287"></a>
gen_cacheline_states[0].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1004</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1518172467"></a>
gen_cacheline_states[0].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3831</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1229435043"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">16</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1305341628"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1275602558"></a>
gen_cacheline_states[1].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7391</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1532406186"></a>
gen_cacheline_states[1].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">653</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1029977342"></a>
gen_cacheline_states[1].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2489</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="456981210"></a>
gen_cacheline_states[1].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="741239918"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1410</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="817146503"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">147</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1570960780"></a>
gen_cacheline_states[1].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1506</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1495054195"></a>
gen_cacheline_states[1].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">155</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="959410054"></a>
gen_cacheline_states[1].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8389</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1848598690"></a>
gen_cacheline_states[1].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">885</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="351476148"></a>
gen_cacheline_states[1].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5246</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="62738724"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="138645309"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1852668419"></a>
gen_cacheline_states[2].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7734</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="365709867"></a>
gen_cacheline_states[2].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">686</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="136718977"></a>
gen_cacheline_states[2].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1672</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1623677529"></a>
gen_cacheline_states[2].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">27</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="425456401"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1527</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="349549816"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">158</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1557310197"></a>
gen_cacheline_states[2].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1646</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1633216782"></a>
gen_cacheline_states[2].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">167</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2126106373"></a>
gen_cacheline_states[2].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8952</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="681902371"></a>
gen_cacheline_states[2].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1062</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="815220171"></a>
gen_cacheline_states[2].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4648</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1103957595"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1028051010"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="685972100"></a>
gen_cacheline_states[3].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5888</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="800986452"></a>
gen_cacheline_states[3].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">646</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1303415296"></a>
gen_cacheline_states[3].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2680</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1504593448"></a>
gen_cacheline_states[3].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">15</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1592152720"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1395</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1516246135"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">142</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="390613878"></a>
gen_cacheline_states[3].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1456</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="466520463"></a>
gen_cacheline_states[3].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">145</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1002164604"></a>
gen_cacheline_states[3].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8832</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="484793948"></a>
gen_cacheline_states[3].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">912</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1981916490"></a>
gen_cacheline_states[3].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6160</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2024313382"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">15</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2100219967"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2'>
<a name="inst_tag_2_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod1.html#inst_tag_2" >top_tb.dut.gen_core_inst[1].cache_inst</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1388917071" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1312819420" >Cover properties</a></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#655317833" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1312819420"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="77886432"></a>
gen_cacheline_states[0].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6334</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1564844984"></a>
gen_cacheline_states[0].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">691</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2067273828"></a>
gen_cacheline_states[0].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3004</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="740734916"></a>
gen_cacheline_states[0].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">24</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1938956044"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1614</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2014862629"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">168</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="373244654"></a>
gen_cacheline_states[0].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1498</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="297338069"></a>
gen_cacheline_states[0].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">154</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="238306072"></a>
gen_cacheline_states[0].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">10040</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1248652480"></a>
gen_cacheline_states[0].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1060</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1549192274"></a>
gen_cacheline_states[0].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3686</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1260454850"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">13</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1336361435"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1244582751"></a>
gen_cacheline_states[1].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6904</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1563425993"></a>
gen_cacheline_states[1].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">712</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1060997149"></a>
gen_cacheline_states[1].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2416</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="425961403"></a>
gen_cacheline_states[1].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">12</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="772259725"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1492</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="848166310"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">150</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1539940973"></a>
gen_cacheline_states[1].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1583</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1464034388"></a>
gen_cacheline_states[1].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">171</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="928390247"></a>
gen_cacheline_states[1].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8891</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1879618497"></a>
gen_cacheline_states[1].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">973</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="382495955"></a>
gen_cacheline_states[1].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4948</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="93758531"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">32</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="169665116"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1883688226"></a>
gen_cacheline_states[2].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6294</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="396729674"></a>
gen_cacheline_states[2].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">670</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="105699170"></a>
gen_cacheline_states[2].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1361</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1592657722"></a>
gen_cacheline_states[2].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">15</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="394436594"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1662</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="318530009"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">175</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1588330004"></a>
gen_cacheline_states[2].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1531</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1664236589"></a>
gen_cacheline_states[2].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">154</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2095086566"></a>
gen_cacheline_states[2].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">10515</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="712922178"></a>
gen_cacheline_states[2].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1051</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="784200364"></a>
gen_cacheline_states[2].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4851</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1072937788"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="997031203"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="716991907"></a>
gen_cacheline_states[3].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6237</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="769966645"></a>
gen_cacheline_states[3].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">689</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1272395489"></a>
gen_cacheline_states[3].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1932</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1535613255"></a>
gen_cacheline_states[3].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">12</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1561132913"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1438</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1485226328"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">155</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="421633685"></a>
gen_cacheline_states[3].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1546</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="497540270"></a>
gen_cacheline_states[3].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">160</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1033184411"></a>
gen_cacheline_states[3].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9778</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="453774141"></a>
gen_cacheline_states[3].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">983</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1950896683"></a>
gen_cacheline_states[3].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5350</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2055333189"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2131239774"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_3'>
<a name="inst_tag_3_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod1.html#inst_tag_3" >top_tb.dut.gen_core_inst[2].cache_inst</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1419936878" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1281799613" >Cover properties</a></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#686337640" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1281799613"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="46866625"></a>
gen_cacheline_states[0].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6764</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1533825177"></a>
gen_cacheline_states[0].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">726</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2036254021"></a>
gen_cacheline_states[0].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2503</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="771754723"></a>
gen_cacheline_states[0].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">30</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1969975851"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1419</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2045882436"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">144</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="342224847"></a>
gen_cacheline_states[0].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1563</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="266318262"></a>
gen_cacheline_states[0].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">164</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="269325879"></a>
gen_cacheline_states[0].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">10032</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1217632673"></a>
gen_cacheline_states[0].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">908</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1580212081"></a>
gen_cacheline_states[0].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4011</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1291474657"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1367381242"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1213562944"></a>
gen_cacheline_states[1].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7050</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1594445800"></a>
gen_cacheline_states[1].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">756</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1092016956"></a>
gen_cacheline_states[1].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2166</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="394941596"></a>
gen_cacheline_states[1].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">12</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="803279532"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1482</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="879186117"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">150</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1508921166"></a>
gen_cacheline_states[1].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1560</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1433014581"></a>
gen_cacheline_states[1].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">158</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="897370440"></a>
gen_cacheline_states[1].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9206</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1910638304"></a>
gen_cacheline_states[1].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">954</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="413515762"></a>
gen_cacheline_states[1].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4768</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="124778338"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">23</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="200684923"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1914708033"></a>
gen_cacheline_states[2].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6527</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="427749481"></a>
gen_cacheline_states[2].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">682</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="74679363"></a>
gen_cacheline_states[2].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2474</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1561637915"></a>
gen_cacheline_states[2].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">18</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="363416787"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1340</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="287510202"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">138</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1619349811"></a>
gen_cacheline_states[2].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1526</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1695256396"></a>
gen_cacheline_states[2].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">164</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2064066759"></a>
gen_cacheline_states[2].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8642</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="743941985"></a>
gen_cacheline_states[2].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">838</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="753180557"></a>
gen_cacheline_states[2].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5933</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1041917981"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="966011396"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="748011714"></a>
gen_cacheline_states[3].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6929</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="738946838"></a>
gen_cacheline_states[3].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">716</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1241375682"></a>
gen_cacheline_states[3].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2154</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1566633062"></a>
gen_cacheline_states[3].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">21</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1530113106"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1663</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1454206521"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">171</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="452653492"></a>
gen_cacheline_states[3].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1607</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="528560077"></a>
gen_cacheline_states[3].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">160</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1064204218"></a>
gen_cacheline_states[3].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9697</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="422754334"></a>
gen_cacheline_states[3].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1155</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1919876876"></a>
gen_cacheline_states[3].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3964</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2086352996"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">45</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2132707715"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_4'>
<a name="inst_tag_4_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod1.html#inst_tag_4" >top_tb.dut.gen_core_inst[3].cache_inst</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1450956685" >Assertions</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1250779806" >Cover properties</a></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#717357447" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">52</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">52</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1250779806"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="15846818"></a>
gen_cacheline_states[0].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6363</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1502805370"></a>
gen_cacheline_states[0].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">706</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2005234214"></a>
gen_cacheline_states[0].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3130</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="802774530"></a>
gen_cacheline_states[0].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">39</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2000995658"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1665</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2076902243"></a>
gen_cacheline_states[0].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">168</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="311205040"></a>
gen_cacheline_states[0].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1634</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="235298455"></a>
gen_cacheline_states[0].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">166</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="300345686"></a>
gen_cacheline_states[0].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">10754</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1186612866"></a>
gen_cacheline_states[0].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1090</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1611231888"></a>
gen_cacheline_states[0].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2541</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1322494464"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">28</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1398401049"></a>
gen_cacheline_states[0].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1182543137"></a>
gen_cacheline_states[1].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">7163</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1625465607"></a>
gen_cacheline_states[1].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">695</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1123036763"></a>
gen_cacheline_states[1].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2537</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="363921789"></a>
gen_cacheline_states[1].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="834299339"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1488</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="910205924"></a>
gen_cacheline_states[1].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">152</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1477901359"></a>
gen_cacheline_states[1].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1444</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1401994774"></a>
gen_cacheline_states[1].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">149</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="866350633"></a>
gen_cacheline_states[1].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9000</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1941658111"></a>
gen_cacheline_states[1].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">944</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="444535569"></a>
gen_cacheline_states[1].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4701</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="155798145"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">8</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="231704730"></a>
gen_cacheline_states[1].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1945727840"></a>
gen_cacheline_states[2].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5153</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="458769288"></a>
gen_cacheline_states[2].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">606</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="43659556"></a>
gen_cacheline_states[2].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">2891</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1530618108"></a>
gen_cacheline_states[2].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">18</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="332396980"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1473</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="256490395"></a>
gen_cacheline_states[2].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">151</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1650369618"></a>
gen_cacheline_states[2].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1487</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1726276203"></a>
gen_cacheline_states[2].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">155</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2033046952"></a>
gen_cacheline_states[2].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">9614</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="774961792"></a>
gen_cacheline_states[2].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">962</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="722160750"></a>
gen_cacheline_states[2].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">5752</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1010898174"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">23</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="934991589"></a>
gen_cacheline_states[2].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">3</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="779031521"></a>
gen_cacheline_states[3].cover_cacheline_states_CE</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">6168</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="707927031"></a>
gen_cacheline_states[3].cover_cacheline_states_CEIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">799</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1210355875"></a>
gen_cacheline_states[3].cover_cacheline_states_CI</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1904</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1597652869"></a>
gen_cacheline_states[3].cover_cacheline_states_CIIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">18</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1499093299"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1522</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1423186714"></a>
gen_cacheline_states[3].cover_cacheline_states_CIMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">153</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="483673299"></a>
gen_cacheline_states[3].cover_cacheline_states_CISAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">1649</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="559579884"></a>
gen_cacheline_states[3].cover_cacheline_states_CISD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">168</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1095224025"></a>
gen_cacheline_states[3].cover_cacheline_states_CM</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">10152</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="391734527"></a>
gen_cacheline_states[3].cover_cacheline_states_CMIA</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">978</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1888857069"></a>
gen_cacheline_states[3].cover_cacheline_states_CS</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4741</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2117372803"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMAD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">32</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2101687908"></a>
gen_cacheline_states[3].cover_cacheline_states_CSMD</td>
<td class="s9 cl rt">28288</td>
<td class="s9 cl rt">4</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1">
    <li>
      <a href="#inst_tag_1_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_2">
    <li>
      <a href="#inst_tag_2_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_3">
    <li>
      <a href="#inst_tag_3_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_4">
    <li>
      <a href="#inst_tag_4_Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_cache">
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
