m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/simulation/modelsim
Ecpu
Z1 w1706015650
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd
Z6 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd
l0
L5
VHo^_^WBPA]EaP127Bka`I2
!s100 =]N[CKegC^>6Yc8JY39WO1
Z7 OV;C;10.5b;63
31
Z8 !s110 1706024859
!i10b 1
Z9 !s108 1706024858.000000
Z10 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd|
Z11 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abehavioral
Z14 DEx4 work 15 cpu_xy_register 0 22 HU0mfdz=kHi8<ac5VhBfa3
Z15 DEx4 work 17 cpu_stack_pointer 0 22 XiOLGIIHmGEoXKb8Pcl120
Z16 DEx4 work 29 cpu_random_control_logic_test 0 22 H3da78m8@YUzg:Q75l<QR2
Z17 DEx4 work 24 cpu_program_counter_high 0 22 h:m_:TJ=MchBeZ<XKClE@1
Z18 DEx4 work 23 cpu_program_counter_low 0 22 cgm^;eQ5a5`>aMN2aUgYE2
Z19 DEx4 work 14 cpu_p_register 0 22 ?IFAd?IK]G6R]E^O?2=;l2
Z20 DEx4 work 20 cpu_input_data_latch 0 22 Pa@;HC0hfj7P<nR5dX<UR2
Z21 DEx4 work 31 cpu_data_output_register_buffer 0 22 bNQIA[eL]kV<O<^COFh>50
Z22 DEx4 work 19 cpu_clock_generator 0 22 W4oGkmJ>PD[U>WfG;1ImB0
Z23 DEx4 work 20 cpu_b_input_register 0 22 n<j3FzJ;FNmHz39VHU_WT3
Z24 DEx4 work 7 cpu_alu 0 22 AK07RoiT?Gb75S]6e[hA23
Z25 DEx4 work 24 cpu_address_bus_register 0 22 OjiLnogOkDK_e?7dR4A:I3
Z26 DEx4 work 23 cpu_adder_hold_register 0 22 B:^S?Z@JE6208;5lV8V[V1
Z27 DEx4 work 15 cpu_ac_register 0 22 G>^:OV@[gc@g0W<VLaJK53
Z28 DEx4 work 20 cpu_a_input_register 0 22 UG8]jDl=eZke]]cXm8]oB1
R2
R3
R4
DEx4 work 3 cpu 0 22 Ho^_^WBPA]EaP127Bka`I2
l90
L15
VdZTGj[Af<<1_kNYeUJe?l1
!s100 `Xiknjzkc^CK=DG>;A3Io0
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ecpu_a_input_register
R1
R2
R3
R4
R0
Z29 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd
Z30 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd
l0
L5
VUG8]jDl=eZke]]cXm8]oB1
!s100 Lh7L@?hmK81?VDY=c6aYf1
R7
31
Z31 !s110 1706024858
!i10b 1
R9
Z32 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd|
Z33 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_a_input_register.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R28
l16
L14
VG4`bk6OkNT3^>gQRgNG]l0
!s100 KWlRe0RmoPc^[c2XC:2I_1
R7
31
R31
!i10b 1
R9
R32
R33
!i113 1
R12
R13
Ecpu_ac_register
R1
R2
R3
R4
R0
Z34 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd
Z35 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd
l0
L5
VG>^:OV@[gc@g0W<VLaJK53
!s100 eM7`Qjaj>3omUAdQ;9eWA1
R7
31
R31
!i10b 1
R9
Z36 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd|
Z37 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ac_register.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R27
l17
L15
VQIl:^h95k^AP^I9KjbGFM0
!s100 od@WkGWVUBbeiDTHfnPz^3
R7
31
R31
!i10b 1
R9
R36
R37
!i113 1
R12
R13
Ecpu_adder_hold_register
R1
R2
R3
R4
R0
Z38 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd
Z39 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd
l0
L5
VB:^S?Z@JE6208;5lV8V[V1
!s100 E7C64M=f7Zbic;Wi4R81N3
R7
31
R31
!i10b 1
R9
Z40 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd|
Z41 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_adder_hold_register.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R26
l18
L16
V5b[aaWXg51V>@ZBlIPO4@1
!s100 6h4M_ZPBLC3G>6df=e1jj0
R7
31
R31
!i10b 1
R9
R40
R41
!i113 1
R12
R13
Ecpu_address_bus_register
R1
R2
R3
R4
R0
Z42 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd
Z43 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd
l0
L5
VOjiLnogOkDK_e?7dR4A:I3
!s100 5o_3lC`16RaoOEdBQgYTz0
R7
31
R31
!i10b 1
R9
Z44 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd|
Z45 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_address_bus_register.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R25
l16
L14
VC1PIn>^@ZKk:<FE0J?nK00
!s100 XNK?OCf?B7hoR0<XfbYCI0
R7
31
R31
!i10b 1
R9
R44
R45
!i113 1
R12
R13
Ecpu_alu
R1
R2
R3
R4
R0
Z46 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd
Z47 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd
l0
L5
VAK07RoiT?Gb75S]6e[hA23
!s100 `7okCCFW=W3=^UHNRz>Tf0
R7
31
R31
!i10b 1
R9
Z48 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd|
Z49 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_ALU.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R24
l24
L23
VlXBiUL?9anGEA39z_ee[R3
!s100 dk2`XhNo2^alnLhY7;8MJ1
R7
31
R31
!i10b 1
R9
R48
R49
!i113 1
R12
R13
Ecpu_b_input_register
R1
R2
R3
R4
R0
Z50 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd
Z51 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd
l0
L5
Vn<j3FzJ;FNmHz39VHU_WT3
!s100 HmRhigN58c=EnGYX<EG@h3
R7
31
R31
!i10b 1
R9
Z52 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd|
Z53 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_b_input_register.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R23
l18
L16
V:gIndVbI0BO?LbE2SW4aQ3
!s100 :XX4:Ai5k0[2fCP5;hFJB1
R7
31
R31
!i10b 1
R9
R52
R53
!i113 1
R12
R13
Ecpu_clock_generator
R1
R2
R3
R4
R0
Z54 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd
Z55 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd
l0
L5
VW4oGkmJ>PD[U>WfG;1ImB0
!s100 L>d8`9<WA5J2g`P;Fok1d3
R7
31
R31
!i10b 1
R9
Z56 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd|
Z57 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_clock_generator.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R22
l13
L12
V_VK7Job6H[g7fj5zUYhFz0
!s100 `7KQRNmm]ac4<DLZ?TMEl0
R7
31
R31
!i10b 1
R9
R56
R57
!i113 1
R12
R13
Ecpu_data_output_register_buffer
R1
R2
R3
R4
R0
Z58 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd
Z59 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd
l0
L5
VbNQIA[eL]kV<O<^COFh>50
!s100 >MUI8]FoSh@kZ2cK=z4N50
R7
31
R31
!i10b 1
R9
Z60 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd|
Z61 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_data_output_register_buffer.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R21
l17
L15
V]P=^90VCCiN@=ORbA89i>0
!s100 [:^>h96=jVQ^=?U]hCmb?3
R7
31
R31
!i10b 1
R9
R60
R61
!i113 1
R12
R13
Ecpu_input_data_latch
R1
R2
R3
R4
R0
Z62 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd
Z63 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd
l0
L5
VPa@;HC0hfj7P<nR5dX<UR2
!s100 Z>Q[mUdaX>49EWIZW<LE>3
R7
31
R31
!i10b 1
R9
Z64 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd|
Z65 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_input_data_latch.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R20
l20
L18
VNTfKQ<F;i:7^cTlP`?BK03
!s100 g_=:mL[CgRbKRCFDJJcmb0
R7
31
R31
!i10b 1
R9
R64
R65
!i113 1
R12
R13
Ecpu_p_register
R1
R2
R3
R4
R0
Z66 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd
Z67 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd
l0
L5
V?IFAd?IK]G6R]E^O?2=;l2
!s100 BjH06TCz]7Zo^^9Kg9gJ71
R7
31
R31
!i10b 1
R9
Z68 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd|
Z69 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_p_register.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R19
l30
L28
Vdc3LZTVCZVJ>>[NS21MD:0
!s100 eUfGi8_a1`o57oGXFENc61
R7
31
R31
!i10b 1
R9
R68
R69
!i113 1
R12
R13
Ecpu_program_counter_high
R1
R2
R3
R4
R0
Z70 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd
Z71 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd
l0
L5
Vh:m_:TJ=MchBeZ<XKClE@1
!s100 <UTzCmU]gfR=L[YH;]0KC1
R7
31
R31
!i10b 1
R9
Z72 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd|
Z73 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_high.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R17
l20
L17
VmCaBBYWn8fkYa;;nD3[kU0
!s100 ?5]zAT8lcblOPjXWJMm<62
R7
31
R31
!i10b 1
R9
R72
R73
!i113 1
R12
R13
Ecpu_program_counter_low
R1
R2
R3
R4
R0
Z74 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd
Z75 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd
l0
L5
Vcgm^;eQ5a5`>aMN2aUgYE2
!s100 1kE;[0NcBg9lgh_73572^3
R7
31
R31
!i10b 1
R9
Z76 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd|
Z77 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_program_counter_low.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R18
l21
L18
Vij0@[18Yfj?^6Lf;XVaNc0
!s100 L>4W2Kk7F]^zjPJFINFWK2
R7
31
R31
!i10b 1
R9
R76
R77
!i113 1
R12
R13
Ecpu_random_control_logic_test
R1
R2
R3
R4
R0
Z78 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd
Z79 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd
l0
L5
VH3da78m8@YUzg:Q75l<QR2
!s100 1=5[V?lbdYXF;V^gI0^:S2
R7
31
Z80 !s110 1706024857
!i10b 1
Z81 !s108 1706024857.000000
Z82 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd|
Z83 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_random_control_logic_test.vhd|
!i113 1
R12
R13
Adataflow
R2
R3
R4
R16
l73
L72
Vi0^XSFUU8:C[?4>QEjIlR3
!s100 _`2XGiWGSDI^NnB:DJ=692
R7
31
R80
!i10b 1
R81
R82
R83
!i113 1
R12
R13
Ecpu_stack_pointer
R1
R2
R3
R4
R0
Z84 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd
Z85 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd
l0
L5
VXiOLGIIHmGEoXKb8Pcl120
!s100 o`e@e>dDG@V0nk8]`dz>l0
R7
31
R80
!i10b 1
R81
Z86 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd|
Z87 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_stack_pointer.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R15
l18
L16
VUz:Lf8F6jiD[lZBaZdS3n2
!s100 4WYnneUAZIbfA2<]n46Vb1
R7
31
R80
!i10b 1
R81
R86
R87
!i113 1
R12
R13
Ecpu_xy_register
R1
R2
R3
R4
R0
Z88 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd
Z89 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd
l0
L5
VHU0mfdz=kHi8<ac5VhBfa3
!s100 Re`b[fPGN_RATkMgi?PD^2
R7
31
R80
!i10b 1
R81
Z90 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd|
Z91 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/CPU_xy_register.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
R4
R14
l15
L13
VX9JPcF8S=@944AZlLEj9;3
!s100 a1RdS<4RdIz0fAaaQklPn1
R7
31
R80
!i10b 1
R81
R90
R91
!i113 1
R12
R13
Ecpu_xy_register_tb
Z92 w1706024164
R2
R3
R4
R0
Z93 8D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/../testbench/CPU_xy_register_tb.vhd
Z94 FD:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/../testbench/CPU_xy_register_tb.vhd
l0
L5
Vh?>b@L4jP5PdLhdMzjR4J3
!s100 e8oDZB[CGE<IW;=T7h@[G2
R7
31
R8
!i10b 1
Z95 !s108 1706024859.000000
Z96 !s90 -reportprogress|300|-93|-work|work|D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/../testbench/CPU_xy_register_tb.vhd|
Z97 !s107 D:/Git/Projet/2324_Projet2A_NES/software/VHDL/CPU/Quartus_CPU/../testbench/CPU_xy_register_tb.vhd|
!i113 1
R12
R13
Atestbench
R2
R3
R4
DEx4 work 18 cpu_xy_register_tb 0 22 h?>b@L4jP5PdLhdMzjR4J3
l27
L8
VcY_73CO7PSKD`[`EaRd9Y2
!s100 DD@HW`DUF>9[jTX1^Gk=C2
R7
31
R8
!i10b 1
R95
R96
R97
!i113 1
R12
R13
