var namespace_lib_1_1_h_a_l_1_1_i2_c_1_1_master =
[
    [ "Base", "d9/d7d/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_base.html", "d9/d7d/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_base" ],
    [ "Port", "d4/d6a/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_port.html", null ],
    [ "Port< BLOCK >", "d6/dd8/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_port_3_01_b_l_o_c_k_01_4.html", "d6/dd8/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_port_3_01_b_l_o_c_k_01_4" ],
    [ "Port< DMA >", "d8/d7d/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_port_3_01_d_m_a_01_4.html", "d8/d7d/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_port_3_01_d_m_a_01_4" ],
    [ "Port< IT >", "df/d3a/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_port_3_01_i_t_01_4.html", "df/d3a/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_port_3_01_i_t_01_4" ],
    [ "TransperentBase", "d4/d56/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_transperent_base.html", "d4/d56/class_lib_1_1_h_a_l_1_1_i2_c_1_1_master_1_1_transperent_base" ],
    [ "MemAddrSize", "dc/de7/namespace_lib_1_1_h_a_l_1_1_i2_c_1_1_master.html#a8368c1ee89ba8fd027a44a118fbe9233", [
      [ "ADDR_8BITS", "dc/de7/namespace_lib_1_1_h_a_l_1_1_i2_c_1_1_master.html#a8368c1ee89ba8fd027a44a118fbe9233a088bdc009ca79147eba93d2931d540fe", null ],
      [ "ADDR_16BITS", "dc/de7/namespace_lib_1_1_h_a_l_1_1_i2_c_1_1_master.html#a8368c1ee89ba8fd027a44a118fbe9233a9990dd355fcb596ae478c4035a8a1d12", null ]
    ] ]
];