

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7'
================================================================
* Date:           Wed Jan  3 23:38:55 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.059 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12804|    12804|  0.128 ms|  0.128 ms|  12804|  12804|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7  |    12802|    12802|         4|          1|          1|  12800|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    1|       -|       -|    -|
|Expression       |        -|    -|       0|     115|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      90|    -|
|Register         |        -|    -|      56|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    1|      56|     205|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_4ns_7ns_7ns_10_4_1_U1  |mac_muladd_4ns_7ns_7ns_10_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln685_1_fu_128_p2     |         +|   0|  0|  14|          14|           1|
    |add_ln685_fu_140_p2       |         +|   0|  0|   6|           4|           1|
    |add_ln686_1_fu_164_p2     |         +|   0|  0|  12|          12|           1|
    |add_ln686_fu_223_p2       |         +|   0|  0|   7|           7|           1|
    |add_ln687_fu_254_p2       |         +|   0|  0|   7|           5|           1|
    |add_ln688_1_fu_280_p2     |         +|   0|  0|  14|          14|          14|
    |and_ln685_fu_217_p2       |       and|   0|  0|   1|           1|           1|
    |icmp_ln685_fu_122_p2      |      icmp|   0|  0|   6|          14|          13|
    |icmp_ln686_fu_146_p2      |      icmp|   0|  0|   5|          12|          11|
    |icmp_ln687_fu_211_p2      |      icmp|   0|  0|   3|           5|           6|
    |or_ln686_fu_229_p2        |        or|   0|  0|   1|           1|           1|
    |select_ln685_1_fu_152_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln685_fu_199_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln686_1_fu_242_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln686_2_fu_170_p3  |    select|   0|  0|  12|           1|           1|
    |select_ln686_fu_234_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln685_fu_206_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 115|          96|          69|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_12_load              |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   12|         24|
    |i_12_fu_72                              |   9|          2|    4|          8|
    |indvar_flatten15_fu_76                  |   9|          2|   14|         28|
    |indvar_flatten_fu_68                    |   9|          2|   12|         24|
    |j_fu_64                                 |   9|          2|    7|         14|
    |k_fu_60                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   74|        148|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_12_fu_72                        |   4|   0|    4|          0|
    |icmp_ln686_reg_339                |   1|   0|    1|          0|
    |icmp_ln686_reg_339_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten15_fu_76            |  14|   0|   14|          0|
    |indvar_flatten_fu_68              |  12|   0|   12|          0|
    |j_fu_64                           |   7|   0|    7|          0|
    |k_fu_60                           |   5|   0|    5|          0|
    |select_ln686_reg_351              |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  56|   0|   56|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  Reset_Pipeline_VITIS_LOOP_685_5_VITIS_LOOP_686_6_VITIS_LOOP_687_7|  return value|
|placement_dynamic_bypass_address0  |  out|   14|   ap_memory|                                           placement_dynamic_bypass|         array|
|placement_dynamic_bypass_ce0       |  out|    1|   ap_memory|                                           placement_dynamic_bypass|         array|
|placement_dynamic_bypass_we0       |  out|    1|   ap_memory|                                           placement_dynamic_bypass|         array|
|placement_dynamic_bypass_d0        |  out|    8|   ap_memory|                                           placement_dynamic_bypass|         array|
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

