
// Library name: cse463_project
// Cell name: drive_bus_test
// View name: schematic
I0 (net6 net7 net8 net9 net10 net11 net12 net13 F1 F2 net14 net15 net16 \
        net17 net18 net19 net20 net21 net22 net23 net24 net25 net037\<0\> \
        net037\<1\> net037\<2\> net037\<3\> net037\<4\> net037\<5\> \
        net037\<6\> net037\<7\> net26 net27 net28 net29 net30 net31 net32 \
        net33 net34 net35 net36 net37) bus_top
I1 (net46 net47 net48 net49 net50 F1 F2 IN\<0\> IN\<1\> IN\<2\> IN\<3\> \
        IN\<4\> IN\<5\> IN\<6\> IN\<7\> IR_N0 IR_N0B IR_N1 IR_N1B \
        net037\<0\> net037\<1\> net037\<2\> net037\<3\> net037\<4\> \
        net037\<5\> net037\<6\> net037\<7\> IR_S0 IR_S0B IR_S1 IR_S1B) \
        IR_reg
V18 (IN\<6\> 0) vsource type=pulse val0=0 val1=0 period=600n width=300n
V17 (IN\<7\> 0) vsource type=pulse val0=0 val1=0 period=600n width=300n
V11 (IN\<4\> 0) vsource type=pulse val0=0 val1=0 period=600n width=300n
V12 (IN\<5\> 0) vsource type=pulse val0=0 val1=0 period=600n width=300n
V13 (IN\<2\> 0) vsource type=pulse val0=0 val1=0 period=600n width=300n
V14 (IN\<3\> 0) vsource type=pulse val0=0 val1=0 period=600n width=300n
V15 (IN\<0\> 0) vsource type=pulse val0=5 val1=0 period=800n delay=25n \
        width=400n
V16 (IN\<1\> 0) vsource type=pulse val0=0 val1=0 period=600n width=300n
V31 (F2 0) vsource type=pulse val0=0 val1=5 period=200n delay=124n \
        width=50n
V30 (F1 0) vsource type=pulse val0=0 val1=5 period=200n width=100n
V19 (vdd! 0) vsource type=dc dc=5
V10 (IR_S1B 0) vsource type=dc dc=0
V9 (IR_S0 0) vsource type=dc dc=0
V8 (IR_S0B 0) vsource type=dc dc=5
V7 (IR_S1 0) vsource type=dc dc=5
V6 (IR_N1 0) vsource type=dc dc=0
V5 (IR_N1B 0) vsource type=dc dc=5
V4 (IR_N0 0) vsource type=dc dc=0
V2 (IR_N0B 0) vsource type=dc dc=5
