Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 22 11:32:47 2024
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SevenSegmentDisplay_timing_summary_routed.rpt -pb SevenSegmentDisplay_timing_summary_routed.pb -rpx SevenSegmentDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : SevenSegmentDisplay
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   8           
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (14)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: enableAnod0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: enableAnod1 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: enableAnod2 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.013        0.000                      0                    2        0.486        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.013        0.000                      0                    2        0.486        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.013ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.580ns (29.284%)  route 1.401ns (70.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  count_reg[0]/Q
                         net (fo=9, routed)           1.401     7.170    count[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.124     7.294 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.294    count[0]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.593    15.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.029    15.307    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.033ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.606ns (30.200%)  route 1.401ns (69.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  count_reg[0]/Q
                         net (fo=9, routed)           1.401     7.170    count[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.150     7.320 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.320    count[1]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.593    15.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)        0.075    15.353    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  8.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.226ns (38.109%)  route 0.367ns (61.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  count_reg[1]/Q
                         net (fo=9, routed)           0.367     2.008    count[1]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.098     2.106 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.106    count[1]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.107     1.620    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.227ns (38.213%)  route 0.367ns (61.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  count_reg[1]/Q
                         net (fo=9, routed)           0.367     2.008    count[1]
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.099     2.107 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.107    count[0]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.091     1.604    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.201ns  (logic 4.466ns (54.463%)  route 3.734ns (45.537%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.894     1.453    displayValueAtCount[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.154     1.607 r  segmentOutLED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.840     4.447    segmentOutLED_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     8.201 r  segmentOutLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.201    segmentOutLED[3]
    K13                                                               r  segmentOutLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.123ns  (logic 4.471ns (55.046%)  route 3.652ns (44.954%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           1.070     1.629    displayValueAtCount[3]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.154     1.783 r  segmentOutLED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.581     4.365    segmentOutLED_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.123 r  segmentOutLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.123    segmentOutLED[5]
    R10                                                               r  segmentOutLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.733ns  (logic 4.176ns (54.005%)  route 3.557ns (45.995%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           1.070     1.629    displayValueAtCount[3]
    SLICE_X1Y77          LUT4 (Prop_lut4_I0_O)        0.124     1.753 r  segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.486     4.240    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.733 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.733    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 4.260ns (55.851%)  route 3.367ns (44.149%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[0]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.708     1.267    displayValueAtCount[0]
    SLICE_X1Y77          LUT4 (Prop_lut4_I2_O)        0.124     1.391 r  segmentOutLED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.660     4.050    segmentOutLED_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.627 r  segmentOutLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.627    segmentOutLED[6]
    T10                                                               r  segmentOutLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.415ns  (logic 4.456ns (60.096%)  route 2.959ns (39.904%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.683     1.242    displayValueAtCount[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.152     1.394 r  segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.276     3.670    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745     7.415 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.415    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.244ns (59.962%)  route 2.834ns (40.038%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.683     1.242    displayValueAtCount[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     1.366 r  segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.151     3.517    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.077 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.077    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.004ns  (logic 4.217ns (60.202%)  route 2.787ns (39.798%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[3]/G
    SLICE_X0Y77          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.894     1.453    displayValueAtCount[3]
    SLICE_X0Y77          LUT4 (Prop_lut4_I0_O)        0.124     1.577 r  segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.893     3.470    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.004 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.004    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue2[2]
                            (input port)
  Destination:            displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.021ns  (logic 1.617ns (26.850%)  route 4.404ns (73.150%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  displayValue2[2] (IN)
                         net (fo=0)                   0.000     0.000    displayValue2[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  displayValue2_IBUF[2]_inst/O
                         net (fo=1, routed)           4.404     5.871    displayValue2_IBUF[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.150     6.021 r  displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.021    displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X1Y77          LDCE                                         r  displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue1[1]
                            (input port)
  Destination:            displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.925ns  (logic 1.119ns (18.887%)  route 4.806ns (81.113%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  displayValue1[1] (IN)
                         net (fo=0)                   0.000     0.000    displayValue1[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  displayValue1_IBUF[1]_inst/O
                         net (fo=1, routed)           4.806     5.773    displayValue1_IBUF[1]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.152     5.925 r  displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.925    displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X1Y77          LDCE                                         r  displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enableAnod1
                            (input port)
  Destination:            countMaxValue_reg[1]/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.795ns  (logic 1.728ns (45.528%)  route 2.067ns (54.472%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  enableAnod1 (IN)
                         net (fo=0)                   0.000     0.000    enableAnod1
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  enableAnod1_IBUF_inst/O
                         net (fo=3, routed)           1.412     2.891    enableAnod1_IBUF
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.124     3.015 f  countMaxValue_reg[1]_i_1/O
                         net (fo=2, routed)           0.655     3.671    countMaxValue_reg[1]/CLR
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.124     3.795 r  countMaxValue_reg[1]/L3_1/O
                         net (fo=1, routed)           0.000     3.795    countMaxValue_reg[1]/D0
    SLICE_X0Y81          LDCE                                         r  countMaxValue_reg[1]/L7/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableAnod2
                            (input port)
  Destination:            countMaxValue_reg[0]/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.301ns (41.323%)  route 0.427ns (58.677%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  enableAnod2 (IN)
                         net (fo=0)                   0.000     0.000    enableAnod2
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  enableAnod2_IBUF_inst/O
                         net (fo=5, routed)           0.427     0.680    countMaxValue_reg[0]/CLR
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.048     0.728 r  countMaxValue_reg[0]/L3_1/O
                         net (fo=1, routed)           0.000     0.728    countMaxValue_reg[0]/D0
    SLICE_X0Y82          LDCE                                         r  countMaxValue_reg[0]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue0[2]
                            (input port)
  Destination:            displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.303ns (39.921%)  route 0.456ns (60.079%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  displayValue0[2] (IN)
                         net (fo=0)                   0.000     0.000    displayValue0[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  displayValue0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.456     0.717    displayValue0_IBUF[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I3_O)        0.043     0.760 r  displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.760    displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X1Y77          LDCE                                         r  displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue1[0]
                            (input port)
  Destination:            displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.295ns (37.003%)  route 0.502ns (62.997%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  displayValue1[0] (IN)
                         net (fo=0)                   0.000     0.000    displayValue1[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  displayValue1_IBUF[0]_inst/O
                         net (fo=1, routed)           0.502     0.752    displayValue1_IBUF[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I1_O)        0.045     0.797 r  displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.797    displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue0[1]
                            (input port)
  Destination:            displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.311ns (37.454%)  route 0.519ns (62.546%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  displayValue0[1] (IN)
                         net (fo=0)                   0.000     0.000    displayValue0[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  displayValue0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.519     0.784    displayValue0_IBUF[1]
    SLICE_X1Y77          LUT5 (Prop_lut5_I3_O)        0.046     0.830 r  displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.830    displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X1Y77          LDCE                                         r  displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enableAnod2
                            (input port)
  Destination:            countMaxValue_reg[1]/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.877ns  (logic 0.298ns (33.974%)  route 0.579ns (66.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  enableAnod2 (IN)
                         net (fo=0)                   0.000     0.000    enableAnod2
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  enableAnod2_IBUF_inst/O
                         net (fo=5, routed)           0.579     0.832    countMaxValue_reg[1]/PRE
    SLICE_X0Y81          LUT3 (Prop_lut3_I0_O)        0.045     0.877 r  countMaxValue_reg[1]/L3_1/O
                         net (fo=1, routed)           0.000     0.877    countMaxValue_reg[1]/D0
    SLICE_X0Y81          LDCE                                         r  countMaxValue_reg[1]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValue1[3]
                            (input port)
  Destination:            displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.028ns  (logic 0.320ns (31.181%)  route 0.707ns (68.819%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  displayValue1[3] (IN)
                         net (fo=0)                   0.000     0.000    displayValue1[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  displayValue1_IBUF[3]_inst/O
                         net (fo=1, routed)           0.595     0.871    displayValue1_IBUF[3]
    SLICE_X0Y77          LUT5 (Prop_lut5_I1_O)        0.045     0.916 r  displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     1.028    displayValueAtCount_reg[3]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.437ns (69.187%)  route 0.640ns (30.813%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[2]/G
    SLICE_X1Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  displayValueAtCount_reg[2]/Q
                         net (fo=7, routed)           0.193     0.351    displayValueAtCount[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.045     0.396 r  segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.447     0.843    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.078 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.078    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.464ns (68.671%)  route 0.668ns (31.329%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[1]/G
    SLICE_X1Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.110     0.268    displayValueAtCount[1]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.045     0.313 r  segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.558     0.871    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.132 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.132    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.512ns (68.191%)  route 0.705ns (31.809%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[1]/G
    SLICE_X1Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.110     0.268    displayValueAtCount[1]
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.049     0.317 r  segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.595     0.912    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.305     2.218 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.218    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.397ns (61.042%)  route 0.892ns (38.958%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          LDCE                         0.000     0.000 r  displayValueAtCount_reg[1]/G
    SLICE_X1Y77          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.219     0.377    displayValueAtCount[1]
    SLICE_X1Y77          LUT4 (Prop_lut4_I2_O)        0.045     0.422 r  segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.672     1.095    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.289 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.289    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 4.254ns (54.019%)  route 3.621ns (45.981%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  count_reg[1]/Q
                         net (fo=9, routed)           1.038     6.770    count[1]
    SLICE_X1Y77          LUT2 (Prop_lut2_I0_O)        0.299     7.069 r  anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.583     9.652    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    13.188 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.188    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.484ns (56.973%)  route 3.386ns (43.027%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  count_reg[1]/Q
                         net (fo=9, routed)           0.855     6.587    count[1]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.327     6.914 r  anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.531     9.446    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.183 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.183    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.784ns  (logic 0.746ns (41.827%)  route 1.038ns (58.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  count_reg[1]/Q
                         net (fo=9, routed)           1.038     6.770    count[1]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.327     7.097 r  displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.097    displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X1Y77          LDCE                                         r  displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.783ns  (logic 0.746ns (41.851%)  route 1.037ns (58.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  count_reg[1]/Q
                         net (fo=9, routed)           1.037     6.769    count[1]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.327     7.096 r  displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.096    displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X1Y77          LDCE                                         r  displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.761ns  (logic 0.580ns (32.935%)  route 1.181ns (67.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  count_reg[0]/Q
                         net (fo=9, routed)           0.849     6.619    count[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.124     6.743 r  displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.332     7.075    displayValueAtCount_reg[3]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.573ns  (logic 0.718ns (45.651%)  route 0.855ns (54.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.711     5.314    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  count_reg[1]/Q
                         net (fo=9, routed)           0.855     6.587    count[1]
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.299     6.886 r  displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.886    displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.189ns (52.179%)  route 0.173ns (47.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=9, routed)           0.173     1.828    count[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I2_O)        0.048     1.876 r  displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    displayValueAtCount_reg[1]_i_1_n_0
    SLICE_X1Y77          LDCE                                         r  displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.190ns (52.167%)  route 0.174ns (47.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=9, routed)           0.174     1.829    count[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I2_O)        0.049     1.878 r  displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    displayValueAtCount_reg[2]_i_1_n_0
    SLICE_X1Y77          LDCE                                         r  displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.692%)  route 0.260ns (58.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=9, routed)           0.260     1.914    count[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    displayValueAtCount_reg[0]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.227ns (43.544%)  route 0.294ns (56.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  count_reg[1]/Q
                         net (fo=9, routed)           0.182     1.824    count[1]
    SLICE_X0Y77          LUT5 (Prop_lut5_I4_O)        0.099     1.923 r  displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     2.035    displayValueAtCount_reg[3]_i_1_n_0
    SLICE_X0Y77          LDCE                                         r  displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.422ns (61.370%)  route 0.895ns (38.630%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  count_reg[0]/Q
                         net (fo=9, routed)           0.173     1.828    count[0]
    SLICE_X1Y77          LUT2 (Prop_lut2_I1_O)        0.045     1.873 r  anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.722     2.595    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.831 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.831    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.481ns (60.719%)  route 0.958ns (39.281%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  count_reg[0]/Q
                         net (fo=9, routed)           0.260     1.914    count[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.042     1.956 r  anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.655    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.953 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.953    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 countMaxValue_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.434ns  (logic 0.709ns (49.438%)  route 0.725ns (50.562%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          LDCE                         0.000     0.000 r  countMaxValue_reg[0]/L7/G
    SLICE_X0Y82          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  countMaxValue_reg[0]/L7/Q
                         net (fo=2, routed)           0.725     1.284    countMaxValue[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.150     1.434 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.434    count[1]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.593     5.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 countMaxValue_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.683ns (48.505%)  route 0.725ns (51.495%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          LDCE                         0.000     0.000 r  countMaxValue_reg[0]/L7/G
    SLICE_X0Y82          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  countMaxValue_reg[0]/L7/Q
                         net (fo=2, routed)           0.725     1.284    countMaxValue[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     1.408 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.408    count[0]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.593     5.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 countMaxValue_reg[1]/L7/G
                            (positive level-sensitive latch)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.203ns (50.387%)  route 0.200ns (49.613%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          LDCE                         0.000     0.000 r  countMaxValue_reg[1]/L7/G
    SLICE_X0Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  countMaxValue_reg[1]/L7/Q
                         net (fo=2, routed)           0.200     0.358    countMaxValue[1]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.045     0.403 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.403    count[0]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 countMaxValue_reg[1]/L7/G
                            (positive level-sensitive latch)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.206ns (50.754%)  route 0.200ns (49.246%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          LDCE                         0.000     0.000 r  countMaxValue_reg[1]/L7/G
    SLICE_X0Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  countMaxValue_reg[1]/L7/Q
                         net (fo=2, routed)           0.200     0.358    countMaxValue[1]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.048     0.406 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.406    count[1]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  count_reg[1]/C





