Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Fri May 25 16:11:25 2018
| Host             : hal running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file TDC_power_routed.rpt -pb TDC_power_summary_routed.pb -rpx TDC_power_routed.rpx
| Design           : TDC
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.359 |
| Dynamic (W)              | 0.116 |
| Device Static (W)        | 0.243 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 84.6  |
| Junction Temperature (C) | 25.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.004 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |      721 |       --- |             --- |
|   LUT as Logic |    <0.001 |      272 |    303600 |            0.09 |
|   Register     |    <0.001 |      315 |    607200 |            0.05 |
|   CARRY4       |    <0.001 |       22 |     75900 |            0.03 |
|   F7/F8 Muxes  |    <0.001 |        1 |    303600 |           <0.01 |
|   Others       |     0.000 |       44 |       --- |             --- |
|   BUFG         |     0.000 |        1 |        32 |            3.13 |
| Signals        |    <0.001 |      613 |       --- |             --- |
| Block RAM      |    <0.001 |        1 |      1030 |            0.10 |
| MMCM           |     0.107 |        1 |        14 |            7.14 |
| I/O            |     0.004 |        7 |       700 |            1.00 |
| Static Power   |     0.243 |          |           |                 |
| Total          |     0.359 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.141 |       0.007 |      0.134 |
| Vccaux    |       1.800 |     0.098 |       0.061 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| clk_in1_p          | clk_in1_p                       |             5.0 |
| clk_out1_clk_wiz_0 | Clk_cmp/inst/clk_out1_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0 | Clk_cmp/inst/clkfbout_clk_wiz_0 |             5.0 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------+-----------+
| Name                                                                     | Power (W) |
+--------------------------------------------------------------------------+-----------+
| TDC                                                                      |     0.116 |
|   Clk_cmp                                                                |     0.113 |
|     inst                                                                 |     0.113 |
|   Mux_exp_cmp                                                            |     0.000 |
|   TDL_cmp                                                                |     0.000 |
|   TermDecoder_VDL_cmp                                                    |     0.000 |
|   ThermoDecoderTDL_cmp                                                   |     0.000 |
|   UartModule_cmp                                                         |     0.003 |
|     Control_cmp                                                          |    <0.001 |
|     FifoTDL_cmp                                                          |    <0.001 |
|       U0                                                                 |    <0.001 |
|         inst_fifo_gen                                                    |    <0.001 |
|           gconvfifo.rf                                                   |    <0.001 |
|             grf.rf                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                 grss.rsts                                                |    <0.001 |
|                 rpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                 gwss.wsts                                                |    <0.001 |
|                 wpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                                      |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                   inst_blk_mem_gen                                       |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                         |    <0.001 |
|                         ramloop[0].ram.r                                 |    <0.001 |
|                           prim_noinit.ram                                |    <0.001 |
|               rstblk                                                     |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|     FifoVDL_cmp                                                          |     0.001 |
|       U0                                                                 |     0.001 |
|         inst_fifo_gen                                                    |     0.001 |
|           gconvfifo.rf                                                   |     0.001 |
|             grf.rf                                                       |     0.001 |
|               gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                 grss.rsts                                                |    <0.001 |
|                 rpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                 gwss.wsts                                                |    <0.001 |
|                 wpntr                                                    |    <0.001 |
|               gntv_or_sync_fifo.mem                                      |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                 |    <0.001 |
|                   inst_blk_mem_gen                                       |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                 |    <0.001 |
|                       valid.cstr                                         |    <0.001 |
|                         ramloop[0].ram.r                                 |    <0.001 |
|                           prim_noinit.ram                                |    <0.001 |
|               rstblk                                                     |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|     MuxUart_cmp                                                          |    <0.001 |
|     SynchTDL_cmp                                                         |    <0.001 |
|     SynchVDL_cmp                                                         |    <0.001 |
|     Uart_cmp                                                             |    <0.001 |
|   VDL_cmp                                                                |     0.000 |
+--------------------------------------------------------------------------+-----------+


