 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONVEX
Version: U-2022.12
Date   : Fri Aug 22 00:19:48 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: PT_IN_y_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: t0/xr_yl_reg[17]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONVEX             tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  PT_IN_y_reg[1]/CK (DFFQX1)                              0.00       0.50 r
  PT_IN_y_reg[1]/Q (DFFQX1)                               0.55       1.05 r
  U3218/Y (INVX3)                                         0.26       1.31 f
  U3979/Y (NAND2X1)                                       0.33       1.63 r
  U3980/Y (OAI21X2)                                       0.21       1.85 f
  U3986/Y (AOI21X2)                                       0.28       2.13 r
  U3987/Y (CLKINVX1)                                      0.41       2.54 f
  U3992/Y (XNOR2X1)                                       0.33       2.87 r
  U2548/Y (CLKBUFX8)                                      0.34       3.22 r
  U5629/Y (XNOR2X1)                                       0.31       3.53 f
  U5706/Y (OAI22XL)                                       0.52       4.05 r
  DP_OP_840J1_122_7217/U1675/ICO (CMPR42X1)               0.36       4.41 r
  DP_OP_840J1_122_7217/U1673/S (CMPR42X1)                 0.76       5.17 f
  DP_OP_840J1_122_7217/U1672/S (CMPR42X1)                 0.72       5.88 r
  U5729/Y (NAND2X1)                                       0.33       6.21 f
  U5771/Y (OAI21X1)                                       0.61       6.82 r
  U3414/Y (CLKINVX1)                                      0.35       7.17 f
  U6068/Y (OAI21XL)                                       0.51       7.68 r
  U6069/Y (AOI21X1)                                       0.21       7.89 f
  U6070/Y (XOR2X1)                                        0.23       8.12 f
  t0/xr_yl_reg[17]/D (DFFQX1)                             0.00       8.12 f
  data arrival time                                                  8.12

  clock CLK (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.50       8.50
  clock uncertainty                                      -0.10       8.40
  t0/xr_yl_reg[17]/CK (DFFQX1)                            0.00       8.40 r
  library setup time                                     -0.28       8.12
  data required time                                                 8.12
  --------------------------------------------------------------------------
  data required time                                                 8.12
  data arrival time                                                 -8.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
