{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544596534734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544596534738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 00:35:34 2018 " "Processing started: Wed Dec 12 00:35:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544596534738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596534738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596534738 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596534897 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544596534897 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596534897 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544596534897 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596534897 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544596534897 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596534897 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544596534897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544596535356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544596535356 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "framebuffer.sv(83) " "Verilog HDL warning at framebuffer.sv(83): extended using \"x\" or \"z\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544596542306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542309 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_thin_controller.sv(78) " "Verilog HDL warning at SRAM_thin_controller.sv(78): extended using \"x\" or \"z\"" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544596542311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_thin_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_thin_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_thin_controller " "Found entity 1: SRAM_thin_controller" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542312 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testPLL.v " "Can't analyze file -- file testPLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544596542317 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAMCLK.v " "Can't analyze file -- file SRAMCLK.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1544596542322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typhoon.sv 1 1 " "Found 1 design units, including 1 entities, in source file typhoon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Typhoon " "Found entity 1: Typhoon" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542337 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_controller.sv(99) " "Verilog HDL warning at SRAM_controller.sv(99): extended using \"x\" or \"z\"" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544596542340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_FIFO " "Found entity 1: SRAM_FIFO" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk " "Found entity 1: mem_clk" {  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_port " "Found entity 1: VGA_port" {  } { { "VGA_port.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_port.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_shader " "Found entity 1: pixel_shader" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rasterizer " "Found entity 1: rasterizer" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_shader " "Found entity 1: debug_shader" {  } { { "debug_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/debug_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_transform.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertex_transform.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_transform " "Found entity 1: vertex_transform" {  } { { "vertex_transform.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory " "Found entity 1: vertex_memory" {  } { { "vertex_memory.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_divide.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_divide " "Found entity 1: vertex_divide" {  } { { "vertex_divide.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_divide.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_bins.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_bins.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_bins " "Found entity 1: vertex_memory_bins" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_memory_norms.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_memory_norms.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_memory_norms " "Found entity 1: vertex_memory_norms" {  } { { "vertex_memory_norms.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_norms.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex_multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_multiply " "Found entity 1: vertex_multiply" {  } { { "vertex_multiply.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_multiply.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex_transform_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertex_transform_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertex_transform_new " "Found entity 1: vertex_transform_new" {  } { { "vertex_transform_new.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform_new.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 reciprocal " "Found entity 1: reciprocal" {  } { { "reciprocal.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zmult_32.v 1 1 " "Found 1 design units, including 1 entities, in source file zmult_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 zmult_32 " "Found entity 1: zmult_32" {  } { { "zmult_32.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/zmult_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596542413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596542413 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "framebuffer framebuffer.sv(41) " "Verilog HDL Parameter Declaration warning at framebuffer.sv(41): Parameter Declaration in module \"framebuffer\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544596542414 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vertex_transform vertex_transform.sv(71) " "Verilog HDL Parameter Declaration warning at vertex_transform.sv(71): Parameter Declaration in module \"vertex_transform\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vertex_transform.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform.sv" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544596542417 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "vertex_transform vertex_transform.sv(72) " "Verilog HDL Parameter Declaration warning at vertex_transform.sv(72): Parameter Declaration in module \"vertex_transform\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "vertex_transform.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_transform.sv" 72 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1544596542417 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Typhoon " "Elaborating entity \"Typhoon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544596542700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastDoneStreaming Typhoon.sv(54) " "Verilog HDL or VHDL warning at Typhoon.sv(54): object \"lastDoneStreaming\" assigned a value but never read" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544596542702 "|Typhoon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Typhoon.sv(100) " "Verilog HDL assignment warning at Typhoon.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596542706 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_reset 0 Typhoon.sv(29) " "Net \"VGA_reset\" at Typhoon.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Typhoon.sv(10) " "Output port \"LEDG\" at Typhoon.sv(10) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Typhoon.sv(14) " "Output port \"HEX0\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Typhoon.sv(14) " "Output port \"HEX1\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Typhoon.sv(14) " "Output port \"HEX2\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Typhoon.sv(14) " "Output port \"HEX3\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Typhoon.sv(14) " "Output port \"HEX4\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Typhoon.sv(14) " "Output port \"HEX5\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Typhoon.sv(14) " "Output port \"HEX6\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Typhoon.sv(14) " "Output port \"HEX7\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1544596542711 "|Typhoon"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596542725 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596542725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer rasterizer:tiledRasterizer " "Elaborating entity \"rasterizer\" for hierarchy \"rasterizer:tiledRasterizer\"" {  } { { "Typhoon.sv" "tiledRasterizer" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596542745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rasterizer.sv(217) " "Verilog HDL assignment warning at rasterizer.sv(217): truncated value with size 32 to match size of target (10)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596543286 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 rasterizer.sv(220) " "Verilog HDL assignment warning at rasterizer.sv(220): truncated value with size 32 to match size of target (10)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596543286 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rasterizer.sv(230) " "Verilog HDL assignment warning at rasterizer.sv(230): truncated value with size 32 to match size of target (8)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596543286 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 rasterizer.sv(246) " "Verilog HDL assignment warning at rasterizer.sv(246): truncated value with size 32 to match size of target (11)" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596543287 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596548906 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596548906 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "zBufferTile " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"zBufferTile\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596548906 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTiles0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTiles0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596548906 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTiles1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTiles1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596548906 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596548907 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596548907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertex_memory_bins rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory " "Elaborating entity \"vertex_memory_bins\" for hierarchy \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\"" {  } { { "rasterizer.sv" "geometry_memory" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596548976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_bins.v" "altsyncram_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\"" {  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../worldGeo.mif " "Parameter \"init_file\" = \"../worldGeo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 144 " "Parameter \"width_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 144 " "Parameter \"width_b\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549031 ""}  } { { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544596549031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v4s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v4s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v4s1 " "Found entity 1: altsyncram_v4s1" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596549088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596549088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v4s1 rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated " "Elaborating entity \"altsyncram_v4s1\" for hierarchy \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_shader rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader " "Elaborating entity \"pixel_shader\" for hierarchy \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\"" {  } { { "rasterizer.sv" "shaderLoopY\[0\].shaderLoopX\[0\].shader" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549294 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextDoneSetup pixel_shader.sv(26) " "Verilog HDL or VHDL warning at pixel_shader.sv(26): object \"nextDoneSetup\" assigned a value but never read" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544596549302 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(202) " "Verilog HDL assignment warning at pixel_shader.sv(202): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596549302 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(203) " "Verilog HDL assignment warning at pixel_shader.sv(203): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596549302 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 16 pixel_shader.sv(339) " "Verilog HDL assignment warning at pixel_shader.sv(339): truncated value with size 49 to match size of target (16)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596549302 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(355) " "Verilog HDL assignment warning at pixel_shader.sv(355): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596549302 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shaderLoopY[0].shaderLoopX[0].shader"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596549303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596549303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "zBuffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"zBuffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596549303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596549303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "nanoTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"nanoTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596549303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zmult_32 rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult " "Elaborating entity \"zmult_32\" for hierarchy \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult\"" {  } { { "pixel_shader.sv" "line20zmult" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult\|lpm_mult:lpm_mult_component\"" {  } { { "zmult_32.v" "lpm_mult_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/zmult_32.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult\|lpm_mult:lpm_mult_component\"" {  } { { "zmult_32.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/zmult_32.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 17 " "Parameter \"lpm_widthb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 49 " "Parameter \"lpm_widthp\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549349 ""}  } { { "zmult_32.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/zmult_32.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544596549349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8sq.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8sq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8sq " "Found entity 1: mult_8sq" {  } { { "db/mult_8sq.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_8sq.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596549388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596549388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_8sq rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult\|lpm_mult:lpm_mult_component\|mult_8sq:auto_generated " "Elaborating entity \"mult_8sq\" for hierarchy \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|zmult_32:line20zmult\|lpm_mult:lpm_mult_component\|mult_8sq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reciprocal rasterizer:tiledRasterizer\|reciprocal:areaDivider " "Elaborating entity \"reciprocal\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\"" {  } { { "rasterizer.sv" "areaDivider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "reciprocal.v" "LPM_DIVIDE_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "reciprocal.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 6 " "Parameter \"lpm_pipeline\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 24 " "Parameter \"lpm_widthd\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 24 " "Parameter \"lpm_widthn\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549579 ""}  } { { "reciprocal.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/reciprocal.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544596549579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l5t " "Found entity 1: lpm_divide_l5t" {  } { { "db/lpm_divide_l5t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/lpm_divide_l5t.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596549617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596549617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_l5t rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated " "Elaborating entity \"lpm_divide_l5t\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7ji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7ji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7ji " "Found entity 1: sign_div_unsign_7ji" {  } { { "db/sign_div_unsign_7ji.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_7ji.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596549638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596549638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_7ji rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider " "Elaborating entity \"sign_div_unsign_7ji\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\"" {  } { { "db/lpm_divide_l5t.tdf" "divider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/lpm_divide_l5t.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8gg " "Found entity 1: alt_u_div_8gg" {  } { { "db/alt_u_div_8gg.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_8gg.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596549683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596549683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_8gg rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider " "Elaborating entity \"alt_u_div_8gg\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\"" {  } { { "db/sign_div_unsign_7ji.tdf" "divider" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/sign_div_unsign_7ji.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596549734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596549734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_8gg.tdf" "add_sub_0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_8gg.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596549778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596549778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"rasterizer:tiledRasterizer\|reciprocal:areaDivider\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l5t:auto_generated\|sign_div_unsign_7ji:divider\|alt_u_div_8gg:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_8gg.tdf" "add_sub_1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/alt_u_div_8gg.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk mem_clk:myTest " "Elaborating entity \"mem_clk\" for hierarchy \"mem_clk:myTest\"" {  } { { "Typhoon.sv" "myTest" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mem_clk:myTest\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "altpll_component" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_clk:myTest\|altpll:altpll_component " "Elaborated megafunction instantiation \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_clk:myTest\|altpll:altpll_component " "Instantiated megafunction \"mem_clk:myTest\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mem_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mem_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596549837 ""}  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544596549837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mem_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mem_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk_altpll " "Found entity 1: mem_clk_altpll" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596549881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596549881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk_altpll mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated " "Elaborating entity \"mem_clk_altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGAtiming " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGAtiming\"" {  } { { "Typhoon.sv" "VGAtiming" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer framebuffer:SRAM " "Elaborating entity \"framebuffer\" for hierarchy \"framebuffer:SRAM\"" {  } { { "Typhoon.sv" "SRAM" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596549894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "funDemo framebuffer.sv(50) " "Verilog HDL or VHDL warning at framebuffer.sv(50): object \"funDemo\" assigned a value but never read" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readSync framebuffer.sv(72) " "Verilog HDL or VHDL warning at framebuffer.sv(72): object \"readSync\" assigned a value but never read" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 framebuffer.sv(87) " "Verilog HDL assignment warning at framebuffer.sv(87): truncated value with size 32 to match size of target (20)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 framebuffer.sv(108) " "Verilog HDL assignment warning at framebuffer.sv(108): truncated value with size 32 to match size of target (20)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framebuffer.sv(181) " "Verilog HDL assignment warning at framebuffer.sv(181): truncated value with size 32 to match size of target (8)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 "|Typhoon|framebuffer:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 framebuffer.sv(185) " "Verilog HDL assignment warning at framebuffer.sv(185): truncated value with size 32 to match size of target (8)" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 "|Typhoon|framebuffer:SRAM"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1544596549899 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[108\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[109\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3852 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[110\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3887 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[111\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3922 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[112\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3957 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[113\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 3992 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[114\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4027 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[115\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[116\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[117\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[118\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[119\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[120\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[121\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[122\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4307 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[123\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[124\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[125\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4412 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[126\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4447 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[127\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[128\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[128\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[129\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[129\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4552 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[130\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[130\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[131\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[131\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[132\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[132\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4657 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[133\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[133\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[134\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[134\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4727 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[135\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[135\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4762 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[136\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[136\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[137\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[137\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4832 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[138\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[138\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4867 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[139\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[139\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[140\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[140\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4937 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[141\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[141\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 4972 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[142\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[142\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 5007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[143\] " "Synthesized away node \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|q_b\[143\]\"" {  } { { "db/altsyncram_v4s1.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/altsyncram_v4s1.tdf" 5042 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vertex_memory_bins.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vertex_memory_bins.v" 88 0 0 } } { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 29 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 41 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596550467 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a143"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1544596550467 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1544596550467 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "852 " "Ignored 852 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "852 " "Ignored 852 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1544596551034 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1544596551034 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "framebuffer:SRAM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"framebuffer:SRAM\|Mult0\"" {  } { { "framebuffer.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "framebuffer:SRAM\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"framebuffer:SRAM\|Mult1\"" {  } { { "framebuffer.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult4\"" {  } { { "pixel_shader.sv" "Mult4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult5\"" {  } { { "pixel_shader.sv" "Mult5" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult2\"" {  } { { "pixel_shader.sv" "Mult2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult3\"" {  } { { "pixel_shader.sv" "Mult3" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 182 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult0\"" {  } { { "pixel_shader.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult1\"" {  } { { "pixel_shader.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 181 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult7\"" {  } { { "pixel_shader.sv" "Mult7" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 187 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[0\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|Mult6\"" {  } { { "pixel_shader.sv" "Mult6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 186 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|Mult0\"" {  } { { "rasterizer.sv" "Mult0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rasterizer:tiledRasterizer\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rasterizer:tiledRasterizer\|Mult1\"" {  } { { "rasterizer.sv" "Mult1" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 176 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596555084 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544596555084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer:SRAM\|lpm_mult:Mult0 " "Instantiated megafunction \"framebuffer:SRAM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555102 ""}  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544596555102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555202 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596555295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596555295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555307 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596555362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596555362 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult0\|altshift:external_latency_ffs framebuffer:SRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 87 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "framebuffer:SRAM\|lpm_mult:Mult1 " "Instantiated megafunction \"framebuffer:SRAM\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555398 ""}  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544596555398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555405 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555416 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "framebuffer:SRAM\|lpm_mult:Mult1\|altshift:external_latency_ffs framebuffer:SRAM\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"framebuffer:SRAM\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 108 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult4\"" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult4 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555468 ""}  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 183 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544596555468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_t5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596555507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596555507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult7\"" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 187 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult7 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[0\].shader\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555801 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555801 ""}  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 187 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544596555801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mult_36t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544596555841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596555841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rasterizer:tiledRasterizer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rasterizer:tiledRasterizer\|lpm_mult:Mult0\"" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596555940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rasterizer:tiledRasterizer\|lpm_mult:Mult0 " "Instantiated megafunction \"rasterizer:tiledRasterizer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544596555940 ""}  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544596555940 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "224 " "Ignored 224 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "224 " "Ignored 224 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1544596556648 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1544596556648 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544596558555 "|Typhoon|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544596558555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544596558831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544596562528 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[9\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[9\]~0\"" {  } { { "pixel_shader.sv" "trueY\[9\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[8\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[8\]~2\"" {  } { { "pixel_shader.sv" "trueY\[8\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[6\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[6\]~6\"" {  } { { "pixel_shader.sv" "trueY\[6\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[5\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[5\]~8\"" {  } { { "pixel_shader.sv" "trueY\[5\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[4\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[4\]~10\"" {  } { { "pixel_shader.sv" "trueY\[4\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[3\]~12 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[0\].shaderLoopX\[1\].shader\|trueY\[3\]~12\"" {  } { { "pixel_shader.sv" "trueY\[3\]~12" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[9\]~0 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[9\]~0\"" {  } { { "pixel_shader.sv" "trueY\[9\]~0" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[8\]~2 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[8\]~2\"" {  } { { "pixel_shader.sv" "trueY\[8\]~2" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[7\]~4 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[7\]~4\"" {  } { { "pixel_shader.sv" "trueY\[7\]~4" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[6\]~6 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[6\]~6\"" {  } { { "pixel_shader.sv" "trueY\[6\]~6" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[5\]~8 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[5\]~8\"" {  } { { "pixel_shader.sv" "trueY\[5\]~8" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[4\]~10 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[4\]~10\"" {  } { { "pixel_shader.sv" "trueY\[4\]~10" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""} { "Info" "ISCL_SCL_CELL_NAME" "rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[3\]~12 " "Logic cell \"rasterizer:tiledRasterizer\|pixel_shader:shaderLoopY\[1\].shaderLoopX\[1\].shader\|trueY\[3\]~12\"" {  } { { "pixel_shader.sv" "trueY\[3\]~12" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596562567 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1544596562567 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg " "Generated suppressed messages file C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596562833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544596563331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544596563331 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 203 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1544596563520 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 203 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1544596563520 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596563818 "|Typhoon|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596563818 "|Typhoon|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544596563818 "|Typhoon|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544596563818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9075 " "Implemented 9075 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544596563819 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544596563819 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544596563819 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8675 " "Implemented 8675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544596563819 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1544596563819 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1544596563819 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "116 " "Implemented 116 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1544596563819 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544596563819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 173 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544596563876 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 00:36:03 2018 " "Processing ended: Wed Dec 12 00:36:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544596563876 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544596563876 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544596563876 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544596563876 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596565049 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544596565049 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596565049 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544596565049 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596565049 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544596565049 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596565049 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1544596565049 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1544596565097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544596565098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 00:36:04 2018 " "Processing started: Wed Dec 12 00:36:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544596565098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544596565098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544596565098 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544596565212 ""}
{ "Info" "0" "" "Project  = Typhoon" {  } {  } 0 0 "Project  = Typhoon" 0 0 "Fitter" 0 0 1544596565213 ""}
{ "Info" "0" "" "Revision = Typhoon" {  } {  } 0 0 "Revision = Typhoon" 0 0 "Fitter" 0 0 1544596565213 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1544596565379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1544596565379 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Typhoon EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Typhoon\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544596565434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544596565475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544596565475 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" has been set to clock1" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1544596565516 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1544596565520 ""}  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1544596565520 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|ram_block1a9 " "Atom \"rasterizer:tiledRasterizer\|vertex_memory_bins:geometry_memory\|altsyncram:altsyncram_component\|altsyncram_v4s1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1544596565522 "|Typhoon|rasterizer:tiledRasterizer|vertex_memory_bins:geometry_memory|altsyncram:altsyncram_component|altsyncram_v4s1:auto_generated|ram_block1a9"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1544596565522 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544596565774 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544596565781 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544596566073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544596566073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544596566073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544596566073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544596566073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544596566073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544596566073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544596566073 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544596566073 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544596566073 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 22542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544596566085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 22544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544596566085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 22546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544596566085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 22548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544596566085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 22550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544596566085 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544596566085 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544596566090 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544596567032 ""}
{ "Info" "ISTA_SDC_FOUND" "Typhoon.sdc " "Reading SDC File: 'Typhoon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1544596568573 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{BOARD_CLK\} -max 3 \[all_outputs\] " "set_input_delay -clock \{BOARD_CLK\} -max 3 \[all_outputs\]" {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544596568595 ""}  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568595 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568596 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568597 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568598 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568599 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568600 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568601 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568602 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568603 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568604 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568605 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568606 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568607 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568608 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{BOARD_CLK\} -min 2 \[all_outputs\] " "set_input_delay -clock \{BOARD_CLK\} -min 2 \[all_outputs\]" {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544596568609 ""}  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568609 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568609 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568610 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568611 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568612 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568613 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568614 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568615 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568616 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568617 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568618 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568619 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568620 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1544596568621 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544596568686 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1544596568686 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596568686 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596568686 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1544596568686 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1544596568687 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544596568687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544596568687 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    BOARD_CLK " "  20.000    BOARD_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1544596568687 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1544596568687 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BOARD_CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node BOARD_CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544596569245 ""}  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 22518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544596569245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544596569245 ""}  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544596569245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544596569988 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544596569996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544596569997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544596570009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544596570023 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544596570037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544596570380 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "528 Embedded multiplier block " "Packed 528 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1544596570387 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "144 " "Created 144 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1544596570387 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544596570387 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 203 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1544596570537 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1544596571483 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1544596571483 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544596571493 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544596571506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544596573712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544596575098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544596575170 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544596588087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544596588087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544596589166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 12 { 0 ""} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544596595174 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544596595174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544596599553 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1544596599553 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544596599553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544596599557 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.10 " "Total time spent on timing analysis during the Fitter is 5.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544596599775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544596599824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544596600541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544596600544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544596601225 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544596602916 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1544596604226 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVCMOS AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVCMOS at AH3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVCMOS AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVCMOS at AF4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVCMOS AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVCMOS at AG4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVCMOS AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVCMOS at AH4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVCMOS AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVCMOS at AF6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVCMOS AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVCMOS at AG6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVCMOS AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVCMOS at AH6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVCMOS AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVCMOS at AF7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVCMOS AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVCMOS at AD1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVCMOS AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVCMOS at AD2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVCMOS AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVCMOS at AE2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVCMOS AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVCMOS at AE1" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVCMOS AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVCMOS at AE3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVCMOS AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVCMOS at AE4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVCMOS AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVCMOS at AF3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVCMOS AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVCMOS at AG3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BOARD_CLK 2.5 V Y2 " "Pin BOARD_CLK uses I/O standard 2.5 V at Y2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BOARD_CLK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BOARD_CLK" } } } } { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1544596604296 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1544596604296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.fit.smsg " "Generated suppressed messages file C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544596604697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 672 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 672 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5922 " "Peak virtual memory: 5922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544596605962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 00:36:45 2018 " "Processing ended: Wed Dec 12 00:36:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544596605962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544596605962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544596605962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544596605962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544596607024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544596607027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 00:36:46 2018 " "Processing started: Wed Dec 12 00:36:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544596607027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544596607027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544596607028 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596607176 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1544596607176 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596607176 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1544596607176 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596607176 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1544596607176 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596607176 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1544596607176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1544596607450 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544596609457 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544596609536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 5 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544596609848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 00:36:49 2018 " "Processing ended: Wed Dec 12 00:36:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544596609848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544596609848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544596609848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544596609848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544596610842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544596610846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 00:36:50 2018 " "Processing started: Wed Dec 12 00:36:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544596610846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1544596610846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1544596610846 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596610994 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1544596610994 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596610994 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1544596610994 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596610994 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1544596610994 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596610994 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1544596610994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1544596611269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1544596611282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1544596611282 ""}
{ "Info" "ISTA_SDC_FOUND" "Typhoon.sdc " "Reading SDC File: 'Typhoon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1544596612054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{BOARD_CLK\} -max 3 \[all_outputs\] " "set_input_delay -clock \{BOARD_CLK\} -max 3 \[all_outputs\]" {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544596612076 ""}  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612076 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612077 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612078 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612079 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612080 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612081 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612082 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612083 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{BOARD_CLK\} -min 2 \[all_outputs\] " "set_input_delay -clock \{BOARD_CLK\} -min 2 \[all_outputs\]" {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544596612090 ""}  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Power Analyzer" 0 -1 1544596612102 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544596612166 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1544596612166 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596612166 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596612166 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Power Analyzer" 0 -1 1544596612166 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1544596612233 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1544596612249 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1544596612455 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1544596612606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1544596612708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1544596613452 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.848 millions of transitions / sec " "Average toggle rate for this design is 5.848 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1544596620225 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "260.14 mW " "Total thermal power estimate for the design is 260.14 mW" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1544596620454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 315 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 315 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544596620633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 00:37:00 2018 " "Processing ended: Wed Dec 12 00:37:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544596620633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544596620633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544596620633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1544596620633 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596621753 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1544596621753 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596621753 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1544596621753 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596621753 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1544596621753 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596621753 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Power Analyzer" 0 -1 1544596621753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1544596621799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544596621799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 00:37:01 2018 " "Processing started: Wed Dec 12 00:37:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544596621799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1544596621799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Typhoon -c Typhoon " "Command: quartus_sta Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1544596621799 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1544596621913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1544596622405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1544596622405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596622447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596622447 ""}
{ "Info" "ISTA_SDC_FOUND" "Typhoon.sdc " "Reading SDC File: 'Typhoon.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1544596623062 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{BOARD_CLK\} -max 3 \[all_outputs\] " "set_input_delay -clock \{BOARD_CLK\} -max 3 \[all_outputs\]" {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544596623084 ""}  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623084 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623085 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623086 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623087 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623088 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623089 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623090 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623091 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623092 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623093 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623094 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623095 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 14 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(14): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 14 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623096 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[0\] is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{BOARD_CLK\} -min 2 \[all_outputs\] " "set_input_delay -clock \{BOARD_CLK\} -min 2 \[all_outputs\]" {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1544596623097 ""}  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623097 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[18\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_ADDR\[19\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_UB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_LB_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623098 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_CE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_OE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port SRAM_WE_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDG\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623099 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[8\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[9\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[10\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[11\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[12\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[13\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[14\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[15\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[16\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port LEDR\[17\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623100 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_R\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623101 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_G\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_B\[7\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_CLK is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_BLANK_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_SYNC_N is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623102 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_HS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port VGA_VS is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX0\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623103 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX1\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX2\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623104 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX3\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX4\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623105 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX5\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX6\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623106 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[0\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[1\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[2\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[3\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[4\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[5\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Positional argument <targets> with value \[all_outputs\]: Port HEX7\[6\] is not an input port." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623107 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay Typhoon.sdc 15 Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at Typhoon.sdc(15): Set_input_delay/set_output_delay has replaced one or more delays on port \"SRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sdc" 15 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1544596623108 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544596623155 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544596623155 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596623155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596623155 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544596623155 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1544596623156 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1544596623172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.509 " "Worst-case setup slack is 1.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596623383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596623383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.509               0.000 BOARD_CLK  " "    1.509               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596623383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596623383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596623424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596623424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 BOARD_CLK  " "    0.402               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596623424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596623424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544596623429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544596623436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.488 " "Worst-case minimum pulse width slack is 9.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596623441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596623441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.488               0.000 BOARD_CLK  " "    9.488               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596623441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596623441 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544596623650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1544596623674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1544596624402 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544596624663 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544596624663 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596624663 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596624663 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544596624663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.084 " "Worst-case setup slack is 3.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596624780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596624780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.084               0.000 BOARD_CLK  " "    3.084               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596624780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596624780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596624824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596624824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 BOARD_CLK  " "    0.354               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596624824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596624824 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544596624829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544596624833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.527 " "Worst-case minimum pulse width slack is 9.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596624840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596624840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.527               0.000 BOARD_CLK  " "    9.527               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596624840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596624840 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1544596625062 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: myTest\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1544596625249 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1544596625249 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Rise) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Rise) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596625249 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BOARD_CLK (Fall) BOARD_CLK (Rise) setup and hold " "From BOARD_CLK (Fall) to BOARD_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1544596625249 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1544596625249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.502 " "Worst-case setup slack is 9.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596625290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596625290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.502               0.000 BOARD_CLK  " "    9.502               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596625290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596625290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596625332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596625332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 BOARD_CLK  " "    0.181               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596625332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596625332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544596625337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1544596625342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596625349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596625349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 BOARD_CLK  " "    9.371               0.000 BOARD_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1544596625349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1544596625349 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544596625927 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1544596625927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 324 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 324 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544596626052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 00:37:06 2018 " "Processing ended: Wed Dec 12 00:37:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544596626052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544596626052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544596626052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1544596626052 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1544596627067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544596627070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 12 00:37:06 2018 " "Processing started: Wed Dec 12 00:37:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544596627070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544596627070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544596627070 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596627266 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1544596627266 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596627266 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1544596627266 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596627266 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1544596627266 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1544596627266 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1544596627266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1544596627785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_85c_slow.svo C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_85c_slow.svo in folder \"C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544596628949 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_0c_slow.svo C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_0c_slow.svo in folder \"C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544596629767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_min_1200mv_0c_fast.svo C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_min_1200mv_0c_fast.svo in folder \"C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544596630588 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon.svo C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon.svo in folder \"C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544596631406 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_85c_v_slow.sdo C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544596632112 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_7_1200mv_0c_v_slow.sdo C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544596632802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_min_1200mv_0c_v_fast.sdo C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544596633496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Typhoon_v.sdo C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/ simulation " "Generated file Typhoon_v.sdo in folder \"C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544596634189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544596634306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 12 00:37:14 2018 " "Processing ended: Wed Dec 12 00:37:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544596634306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544596634306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544596634306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544596634306 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1494 s " "Quartus Prime Full Compilation was successful. 0 errors, 1494 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544596634984 ""}
