Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/14435/Desktop/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot week1test_behav xil_defaultlib.week1test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'd00' [C:/Users/14435/Desktop/ECE385/Lab5/lab5_provided_sp24/srcs/cpu.sv:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_MUX_sv_1769562423
Compiling package xil_defaultlib.SLC3_TYPES
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.sync_flop
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.MUX_4
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.MUX_16
Compiling module xil_defaultlib.MUX_2(width=3)
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=16)
Compiling module xil_defaultlib.MUX_8
Compiling module xil_defaultlib.Register_file
Compiling module xil_defaultlib.load_reg(DATA_WIDTH=3)
Compiling module xil_defaultlib.load_reg
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.hex_driver_default
Compiling module xil_defaultlib.cpu_to_io
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.processor_top_default
Compiling module xil_defaultlib.week1test
Compiling module xil_defaultlib.glbl
Built simulation snapshot week1test_behav
