# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:39 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 01:18:39 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:39 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 01:18:39 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 01:18:40 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:40 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 01:18:41 on Mar 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 01:18:41 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 01:18:41 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 01:18:41 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 01:18:41 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:41 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 01:18:41 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 01:18:41 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:07 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 01:20:07 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:08 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 01:20:08 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 01:20:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 01:20:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 01:20:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 01:20:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 01:20:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:20:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 01:20:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 01:20:10 on Mar 04,2022, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 01:20:10 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:29 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:30 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 01:21:30 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:31 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 01:21:31 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:31 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 01:21:31 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:31 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 01:21:31 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:31 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 01:21:31 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:31 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 01:21:31 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:21:31 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 01:21:31 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 01:21:32 on Mar 04,2022, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 01:21:32 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 01:45:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 01:45:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:45:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:45:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 01:45:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 01:45:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 01:45:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 01:45:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 01:45:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 01:45:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 01:45:58 on Mar 04,2022, Elapsed time: 0:24:26
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 01:45:58 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
run 10000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 01:47:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 01:47:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:47:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:47:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 01:47:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 01:47:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 01:47:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 01:47:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 01:47:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:47:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 01:47:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 01:47:59 on Mar 04,2022, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 01:47:59 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:55 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 01:49:55 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:55 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 01:49:55 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:55 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:49:55 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 01:49:56 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:56 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 01:49:57 on Mar 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 01:49:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 01:49:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:49:57 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 01:49:57 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 01:49:57 on Mar 04,2022, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 01:49:57 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:23 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 01:53:23 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:24 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 01:53:24 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:24 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 01:53:24 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:24 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 01:53:24 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:24 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 01:53:24 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:24 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 01:53:24 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:53:24 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 01:53:24 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 01:53:26 on Mar 04,2022, Elapsed time: 0:03:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 01:53:26 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
run 10000ns
# WARNING: No extended dataflow license exists
add wave -position insertpoint  \
sim:/testbench_1/SLC3/slc/state_controller/State
restart -f
run 10000ns
run 5000ns
run 5000ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 02:24:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 02:24:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:24:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:24:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 02:24:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 02:24:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 02:24:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 02:24:58 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:58 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:24:59 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 02:24:59 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 02:25:00 on Mar 04,2022, Elapsed time: 0:31:34
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 02:25:00 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
restart -f
run 20000ns
add wave -position end  sim:/testbench_1/SLC3/slc/state_controller/State
restart -f
run 20000ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 02:32:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 02:32:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:32:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:32:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 02:32:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 02:32:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 02:32:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 02:32:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:09 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 02:32:09 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:10 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 02:32:10 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 02:32:11 on Mar 04,2022, Elapsed time: 0:07:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 02:32:11 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
restart -f : run 20000ns
run 20000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 02:34:25 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:25 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:34:26 on Mar 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:26 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 02:34:26 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:26 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 02:34:26 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:26 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 02:34:26 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:26 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 02:34:26 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:26 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 02:34:26 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:26 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 02:34:26 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:26 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 02:34:26 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:34:26 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 02:34:26 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 02:34:27 on Mar 04,2022, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 02:34:27 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
restart -f
run 20000ns
add wave -position insertpoint  \
sim:/testbench_1/SLC3/slc/Register_file/SR1OUT
restart -f
run 20000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:04 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 02:43:04 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:05 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 02:43:05 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:05 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 02:43:05 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:05 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 02:43:05 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:05 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 02:43:05 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:05 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 02:43:05 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:05 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 02:43:05 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 02:43:06 on Mar 04,2022, Elapsed time: 0:08:39
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 02:43:06 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
restart -f
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:15 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 02:43:15 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:15 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 02:43:15 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:15 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:43:15 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:15 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:43:15 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:15 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 02:43:15 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:15 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 02:43:15 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:15 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 02:43:15 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:43:16 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 02:43:16 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 02:43:17 on Mar 04,2022, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 02:43:17 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
run 13000 ns
add wave -position insertpoint  \
sim:/testbench_1/SLC3/slc/GATE_Mux_Unit/MARMUX
restart -f
run 20000 ns
do lab5-week2-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:52 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 02:47:52 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:52 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 02:47:52 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:52 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:47:52 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:52 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 02:47:52 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:52 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 02:47:52 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:52 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 02:47:52 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:52 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 02:47:52 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:52 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_two_to_one_mux.sv 
# -- Compiling module reg_two_to_one_mux
# 
# Top level modules:
# 	reg_two_to_one_mux
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/addr2_mux.sv 
# -- Compiling module addr2_mux
# 
# Top level modules:
# 	addr2_mux
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_1.sv 
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_1
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/reg_3.sv 
# -- Compiling module reg_3
# 
# Top level modules:
# 	reg_3
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules {C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules" C:/Users/alijh2/Documents/lab5-week2-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385 {C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:53 on Mar 04,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/alijh2/Documents/lab5-week2-ECE385" C:/Users/alijh2/Documents/lab5-week2-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 02:47:53 on Mar 04,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 02:47:54 on Mar 04,2022, Elapsed time: 0:04:37
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 02:47:54 on Mar 04,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.ALU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.addr2_mux
# Loading work.reg_two_to_one_mux
# Loading work.reg_16
# Loading work.reg_file
# Loading work.reg_1
# Loading work.reg_3
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 7000 ns
add wave -position insertpoint  \
sim:/testbench_1/SLC3/slc/GATE_Mux_Unit/MARMUX
restart -f
run 20000 ns
add wave -position insertpoint  \
sim:/testbench_1/SLC3/slc/Register_file/SR1OUT
add wave -position insertpoint  \
sim:/testbench_1/SLC3/slc/ADDR2_Mux/OUT
restart -f
run 20000 ns
add wave -position insertpoint  \
sim:/testbench_1/SLC3/slc/ADDR2_Mux/ADDR2MUX
restart -f
run 20000 ns
add wave -position insertpoint  \
sim:/testbench_1/SLC3/slc/state_controller/State
restart -f
run 20000 ns
# End time: 02:56:46 on Mar 04,2022, Elapsed time: 0:08:52
# Errors: 0, Warnings: 0
