//Hardware Emulation configuration
{
    SKU: {
        info : {
            numphyports: 6,
            model: EMU_6x100G,          //emulation configuration
        },

	AsicInfo: {
		info: {
            		asicname: F1_ASIC,
			numfpgblocks:6,
			//Other general params can be here
		},
	},

        PhyPort: [
            {
                portnum : ["0-5"],        //Enumerated different ways for sample purpose 
                xcvr_type: "QSFP28",     // qsfp28 cage
                phy_port_cap: {
                	mac_valid: yes,
                	serdes_valid: no,
                	ext_device_valid: no,
                	xcvr_valid: no
                },
            },
        ],


	SerdesInfo: [
		{  // Dummy values till we get the real board
			serdesindex: "S_IDX1", 
			phyport	   : 0,
			lanenum	   : 0,
			lanespeed  : "25G",
			mediatype  : "copper",
			sbus_id	   : 0x001,
			txlanemap  : 0xf,
			rxlanemap  : 0x0,
			srds_divisor : 120,
			pre	: 0x10,
			post	: 0x10,
			attn	: 0x6,
		},
	],

        PortMapping : [		//phyport to logicalport mapping. Its based on board layout. For emulation its 1-1
        	{
			logicalport:0,
			phyport: 0, 
		},
        	{
			logicalport:1,
			phyport: 0, 
		},
        	{
			logicalport:2,
			phyport: 0, 
		},
        	{
			logicalport:3,
			phyport: 0, 
		},
        	{
			logicalport:4,
			phyport: 1, 
		},
        	{
			logicalport:5,
			phyport: 1, 
		},
        	{
			logicalport:6,
			phyport: 1, 
		},
        	{
			logicalport:7,
			phyport: 1, 
		},
        	{
			logicalport:8,
			phyport: 2, 
		},
        	{
			logicalport:9,
			phyport: 2, 
		},
        	{
			logicalport:10,
			phyport: 2, 
		},
        	{
			logicalport:11,
			phyport: 2, 
		},
        	{
			logicalport:12,
			phyport: 3, 
		},
        	{
			logicalport:13,
			phyport: 3, 
		},
        	{
			logicalport:14,
			phyport: 3, 
		},
        	{
			logicalport:15,
			phyport: 3, 
		},
        	{
			logicalport:16,
			phyport: 4, 
		},
        	{
			logicalport:17,
			phyport: 4, 
		},
        	{
			logicalport:18,
			phyport: 4, 
		},
        	{
			logicalport:19,
			phyport: 4, 
		},
        	{
			logicalport:20,
			phyport: 5, 
		},
        	{
			logicalport:21,
			phyport: 5, 
		},
        	{
			logicalport:22,
			phyport: 5, 
		},
        	{
			logicalport:23,
			phyport: 5, 
		},
        ],

    },
	// HU
	HostUnits : {
		// HU0-5 are HW HUs, HU6 is FunOS HU, and HU7 is Test HU
		hu_en : 0xc0
	},
	HostUnit : [
		{
			// (unit_id)
			_args: ["all"],

			// Params
			ctl_en : 	0x1		// controller enable bitmap [3..0], all=0xf
		}
	],
	HostUnitController : [
		{
			// (unit_id, ctl_id)
			_args: ["all", "all"],

			// Params
			pf_en :		0xb1,		// physical function enable bitmap [7..0], all 0xff
			nvf_en :	[0,0,0,0,0,0,0,0],// number enabled VFs/PF [pfn0..pfn7]
			mode :		"EP"		// end-point (EP) or root-complex (RC)
		},
		{
			// (unit_id=FunOS, ctl_id)
			_args: [6, "all"],

			// Params
			pf_en :		0x1,		// physical function enable bitmap [7..0], all 0xff
			nvf_en :	[0,0,0,0,0,0,0,0],// number enabled VFs/PF [pfn0..pfn7]
			mode :		"EP"		// end-point (EP) or root-complex (RC)
		},
		{
			// (unit_id=Test, ctl_id)
			_args: [7, "all"],

			// Params -- one pf for each drive sim
			pf_en :		0xff,		// physical function enable bitmap [7..0], all 0xff
			nvf_en :	[0,0,0,0,0,0,0,0],// number enabled VFs/PF [pfn0..pfn7]
			mode :		"EP"		// end-point (EP) or root-complex (RC)
		}
	],
	
}
