
*** Running vivado
    with args -log soc_lite_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_lite_top.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_lite_top.tcl -notrace
Command: synth_design -top soc_lite_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3608 
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v:4]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v:5]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v:9]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:4]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:5]
WARNING: [Synth 8-2277] keyword 'unsigned' is not allowed here in this mode of verilog [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:9]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 316.934 ; gain = 83.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'soc_lite_top' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/soc_lite_top.v:57]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'clk_pll' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_pll' (1#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'mycpu_top' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/mycpu.v:3]
INFO: [Synth 8-638] synthesizing module 'nextpc' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/next_pc.v:1]
INFO: [Synth 8-256] done synthesizing module 'nextpc' (2#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/next_pc.v:1]
INFO: [Synth 8-638] synthesizing module 'IF_stage' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/IF_stage.v:1]
INFO: [Synth 8-256] done synthesizing module 'IF_stage' (3#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/IF_stage.v:1]
INFO: [Synth 8-638] synthesizing module 'ID_stage' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ID_stage.v:2]
INFO: [Synth 8-256] done synthesizing module 'ID_stage' (4#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ID_stage.v:2]
INFO: [Synth 8-638] synthesizing module 'EXE_stage' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/EXE_stage.v:2]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ALU.v:1]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'divider_signed' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_signed.v:1]
INFO: [Synth 8-256] done synthesizing module 'divider_signed' (6#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_signed.v:1]
INFO: [Synth 8-638] synthesizing module 'divider_unsigned' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v:1]
INFO: [Synth 8-256] done synthesizing module 'divider_unsigned' (7#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v:1]
INFO: [Synth 8-638] synthesizing module 'multiplier_signed' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier_signed' (8#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v:1]
INFO: [Synth 8-638] synthesizing module 'multiplier_unsigned' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:1]
INFO: [Synth 8-256] done synthesizing module 'multiplier_unsigned' (9#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:1]
INFO: [Synth 8-256] done synthesizing module 'EXE_stage' (10#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/EXE_stage.v:2]
INFO: [Synth 8-638] synthesizing module 'MEM_stage' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/MEM_stage.v:2]
INFO: [Synth 8-256] done synthesizing module 'MEM_stage' (11#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/MEM_stage.v:2]
INFO: [Synth 8-638] synthesizing module 'WB_stage' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/WB_stage.v:2]
INFO: [Synth 8-256] done synthesizing module 'WB_stage' (12#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/WB_stage.v:2]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/regfile.v:1]
INFO: [Synth 8-256] done synthesizing module 'regfile' (13#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/regfile.v:1]
INFO: [Synth 8-638] synthesizing module 'stall' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/stall.v:2]
INFO: [Synth 8-256] done synthesizing module 'stall' (14#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/stall.v:2]
INFO: [Synth 8-256] done synthesizing module 'mycpu_top' (15#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/mycpu.v:3]
INFO: [Synth 8-638] synthesizing module 'inst_ram' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (16#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'bridge_1x2' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-256] done synthesizing module 'bridge_1x2' (17#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/BRIDGE/bridge_1x2.v:50]
INFO: [Synth 8-638] synthesizing module 'data_ram' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/realtime/data_ram_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (18#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/realtime/data_ram_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'confreg' [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:58]
	Parameter SIMULATION bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'confreg' (19#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:58]
INFO: [Synth 8-256] done synthesizing module 'soc_lite_top' (20#1) [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/soc_lite_top.v:57]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[16]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[25]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[24]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[23]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[22]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[21]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[20]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[19]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[18]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[17]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[16]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[15]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[14]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[13]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[12]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[11]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[10]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[9]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[8]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[7]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[6]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[5]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[4]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[3]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[2]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[1]
WARNING: [Synth 8-3331] design stall has unconnected port MEM_inst[0]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[25]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[24]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[23]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[22]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[21]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[20]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[19]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[18]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[17]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[16]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[15]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[14]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[13]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[12]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[11]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[10]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[9]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[8]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[7]
WARNING: [Synth 8-3331] design stall has unconnected port EXE_inst[6]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[25]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[24]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[23]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[22]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[21]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[20]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[19]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[18]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[17]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[16]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[15]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[14]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[13]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[12]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[11]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[10]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[9]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[8]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[7]
WARNING: [Synth 8-3331] design stall has unconnected port ID_inst[6]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port EXE_src1[4]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port EXE_src1[3]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port EXE_src1[2]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port EXE_src1[1]
WARNING: [Synth 8-3331] design MEM_stage has unconnected port EXE_src1[0]
WARNING: [Synth 8-3331] design EXE_stage has unconnected port EXE_reg_rt_for[1]
WARNING: [Synth 8-3331] design EXE_stage has unconnected port EXE_reg_rt_for[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 355.758 ; gain = 122.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 355.758 ; gain = 122.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/dcp7/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/dcp7/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/dcp9/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/dcp9/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/dcp11/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/dcp11/clk_pll_in_context.xdc] for cell 'clk_pll'
Parsing XDC File [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/soc_lite.xdc:5]
Finished Parsing XDC File [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/soc_lite.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/soc_lite.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/soc_lite_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/soc_lite_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 715.098 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 715.098 ; gain = 481.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 715.098 ; gain = 481.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/dcp11/clk_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/.Xil/Vivado-7524-YZ/dcp11/clk_pll_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 715.098 ; gain = 481.352
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "div_validout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_validout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_sram_wen3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'confreg'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:185]
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:125]
WARNING: [Synth 8-6014] Unused sequential element key_count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:187]
WARNING: [Synth 8-6014] Unused sequential element state_count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:215]
WARNING: [Synth 8-6014] Unused sequential element step0_count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:294]
WARNING: [Synth 8-6014] Unused sequential element step1_count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:335]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:422]
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "btn_key_tmp13" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_csn" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num_a_g" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:185]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:185]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              011 |                              010
                 iSTATE2 |                              100 |                              011
                 iSTATE3 |                              101 |                              100
                 iSTATE4 |                              010 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'confreg'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:185]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 715.098 ; gain = 481.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 4     
	   2 Input     64 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 59    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 43    
	   4 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 14    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   6 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 38    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module soc_lite_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module nextpc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module IF_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module ID_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
Module divider_signed 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module divider_unsigned 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module multiplier_signed 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module multiplier_unsigned 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module EXE_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
Module MEM_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
Module WB_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module stall 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
Module mycpu_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module bridge_1x2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module confreg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 13    
	   6 Input     16 Bit        Muxes := 1     
	  17 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   6 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'A_reg' and it is trimmed from '64' to '63' bits. [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_signed.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'A_reg' and it is trimmed from '64' to '63' bits. [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/divider_unsigned.v:38]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:22]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v:22]
WARNING: [Synth 8-6014] Unused sequential element multiplier_signed/mul_out_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v:18]
WARNING: [Synth 8-6014] Unused sequential element multiplier_unsigned/mul_out_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:18]
WARNING: [Synth 8-6014] Unused sequential element multiplier_unsigned/mul_out_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:18]
WARNING: [Synth 8-6014] Unused sequential element multiplier_unsigned/mul_out_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_unsigned.v:18]
WARNING: [Synth 8-6014] Unused sequential element multiplier_signed/mul_out_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v:18]
WARNING: [Synth 8-6014] Unused sequential element multiplier_signed/mul_out_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/myCPU/multiplier_signed.v:18]
DSP Report: Generating DSP multiplier_unsigned/mul_out0, operation Mode is: A*B.
DSP Report: operator multiplier_unsigned/mul_out0 is absorbed into DSP multiplier_unsigned/mul_out0.
DSP Report: operator multiplier_unsigned/mul_out0 is absorbed into DSP multiplier_unsigned/mul_out0.
DSP Report: Generating DSP multiplier_unsigned/mul_out_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register multiplier_unsigned/mul_out_reg is absorbed into DSP multiplier_unsigned/mul_out_reg.
DSP Report: operator multiplier_unsigned/mul_out0 is absorbed into DSP multiplier_unsigned/mul_out_reg.
DSP Report: operator multiplier_unsigned/mul_out0 is absorbed into DSP multiplier_unsigned/mul_out_reg.
DSP Report: Generating DSP multiplier_unsigned/mul_out0, operation Mode is: A*B.
DSP Report: operator multiplier_unsigned/mul_out0 is absorbed into DSP multiplier_unsigned/mul_out0.
DSP Report: operator multiplier_unsigned/mul_out0 is absorbed into DSP multiplier_unsigned/mul_out0.
DSP Report: Generating DSP multiplier_unsigned/mul_out_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register multiplier_unsigned/mul_out_reg is absorbed into DSP multiplier_unsigned/mul_out_reg.
DSP Report: operator multiplier_unsigned/mul_out0 is absorbed into DSP multiplier_unsigned/mul_out_reg.
DSP Report: operator multiplier_unsigned/mul_out0 is absorbed into DSP multiplier_unsigned/mul_out_reg.
DSP Report: Generating DSP multiplier_signed/mul_out0, operation Mode is: A*B.
DSP Report: operator multiplier_signed/mul_out0 is absorbed into DSP multiplier_signed/mul_out0.
DSP Report: operator multiplier_signed/mul_out0 is absorbed into DSP multiplier_signed/mul_out0.
DSP Report: Generating DSP multiplier_signed/mul_out_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register multiplier_signed/mul_out_reg is absorbed into DSP multiplier_signed/mul_out_reg.
DSP Report: operator multiplier_signed/mul_out0 is absorbed into DSP multiplier_signed/mul_out_reg.
DSP Report: operator multiplier_signed/mul_out0 is absorbed into DSP multiplier_signed/mul_out_reg.
DSP Report: Generating DSP multiplier_signed/mul_out0, operation Mode is: A*B.
DSP Report: operator multiplier_signed/mul_out0 is absorbed into DSP multiplier_signed/mul_out0.
DSP Report: operator multiplier_signed/mul_out0 is absorbed into DSP multiplier_signed/mul_out0.
DSP Report: Generating DSP multiplier_signed/mul_out_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register multiplier_signed/mul_out_reg is absorbed into DSP multiplier_signed/mul_out_reg.
DSP Report: operator multiplier_signed/mul_out0 is absorbed into DSP multiplier_signed/mul_out_reg.
DSP Report: operator multiplier_signed/mul_out0 is absorbed into DSP multiplier_signed/mul_out_reg.
WARNING: [Synth 8-6014] Unused sequential element state_count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:215]
WARNING: [Synth 8-6014] Unused sequential element key_count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:187]
WARNING: [Synth 8-6014] Unused sequential element step1_count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:335]
WARNING: [Synth 8-6014] Unused sequential element step0_count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:294]
WARNING: [Synth 8-6014] Unused sequential element timer_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:125]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [D:/Xilinx/CA_LAB/lab03/mycpu_verify/rtl/CONFREG/confreg.v:422]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port conf_addr[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[0]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[0]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[1]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[2]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[3]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[4]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[5]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[6]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[7]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[8]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[9]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[10]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[11]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[12]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[13]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[14]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[15]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[16]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[17]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[18]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[19]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[20]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[21]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[22]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[23]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[24]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[25]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[26]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[27]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[28]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[29]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_unsigned/B_reg[30]' (FDE) to 'cpu/EXE_stage/divider_unsigned/B_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/EXE_stage/\divider_unsigned/B_reg[31] )
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[1]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[2]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[3]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[4]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[5]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[6]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[7]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[8]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[9]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[10]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[11]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[12]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[13]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[14]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[15]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[16]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[17]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[18]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[19]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[20]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[21]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[22]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[23]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[24]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[25]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[26]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[27]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[28]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[29]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/EXE_stage/divider_signed/B_reg[30]' (FDE) to 'cpu/EXE_stage/divider_signed/B_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/EXE_stage/\divider_signed/B_reg[31] )
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[30]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[6]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[14]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[22]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[29]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[5]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[13]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[21]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[12]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[20]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[28]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[4]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[11]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[19]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[27]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[3]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[10]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[18]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[26]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[2]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[9]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[17]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[25]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[1]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[8]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[16]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[24]' (FDRE) to 'confreg/simu_flag_reg[0]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[0]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[23]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[31]' (FDRE) to 'confreg/simu_flag_reg[7]'
INFO: [Synth 8-3886] merging instance 'confreg/simu_flag_reg[7]' (FDRE) to 'confreg/simu_flag_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\confreg/simu_flag_reg[15] )
WARNING: [Synth 8-3332] Sequential element (divider_signed/B_reg[31]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (divider_unsigned/B_reg[31]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[31]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[30]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[29]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[28]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[27]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[26]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[25]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[24]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[23]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[22]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[21]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[20]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[19]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[18]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[17]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[16]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[15]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[14]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[13]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[12]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[11]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[10]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[9]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[8]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[7]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[6]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[5]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[4]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[3]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[2]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[1]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_pc_reg[0]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[25]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[24]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[23]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[22]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[21]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[20]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[19]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[18]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[17]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[16]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[15]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[14]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[13]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[12]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[11]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[10]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[9]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[8]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[7]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (EXE_inst_reg[6]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[47]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[46]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[45]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[44]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[43]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[42]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[41]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[40]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[39]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[38]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[37]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[36]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[35]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[34]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[33]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[32]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[31]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[30]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[29]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[28]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[27]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[26]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[25]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[24]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[23]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[22]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[21]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[20]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[19]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[18]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[17]) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[47]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[46]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[45]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[44]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[43]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[42]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[41]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[40]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[39]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[38]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[37]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[36]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[35]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[34]__0) is unused and will be removed from module EXE_stage.
WARNING: [Synth 8-3332] Sequential element (multiplier_unsigned/mul_out_reg[33]__0) is unused and will be removed from module EXE_stage.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 729.133 ; gain = 495.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EXE_stage   | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EXE_stage   | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|EXE_stage   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EXE_stage   | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|EXE_stage   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EXE_stage   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|EXE_stage   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|EXE_stage   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_pll/clk_out1' to pin 'clk_pll/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 786.957 ; gain = 553.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 988.234 ; gain = 754.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1048.793 ; gain = 815.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1048.793 ; gain = 815.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 1048.793 ; gain = 815.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1048.793 ; gain = 815.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1048.793 ; gain = 815.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1048.793 ; gain = 815.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1048.793 ; gain = 815.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_pll   |     1|
|2     |data_ram  |     1|
|3     |inst_ram  |     1|
|4     |CARRY4    |   180|
|5     |DSP48E1   |     4|
|6     |DSP48E1_1 |     4|
|7     |LUT1      |   238|
|8     |LUT2      |   344|
|9     |LUT3      |   390|
|10    |LUT4      |   397|
|11    |LUT5      |   578|
|12    |LUT6      |  1719|
|13    |MUXF7     |   260|
|14    |MUXF8     |    64|
|15    |FDRE      |  2265|
|16    |FDSE      |    34|
|17    |IBUF      |    15|
|18    |OBUF      |    39|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------+--------------------+------+
|      |Instance                  |Module              |Cells |
+------+--------------------------+--------------------+------+
|1     |top                       |                    |  6596|
|2     |  bridge_1x2              |bridge_1x2          |    34|
|3     |  confreg                 |confreg             |   568|
|4     |  cpu                     |mycpu_top           |  5874|
|5     |    EXE_stage             |EXE_stage           |  2288|
|6     |      alu                 |alu                 |    29|
|7     |      divider_signed      |divider_signed      |   764|
|8     |      divider_unsigned    |divider_unsigned    |   516|
|9     |      multiplier_signed   |multiplier_signed   |   234|
|10    |      multiplier_unsigned |multiplier_unsigned |   301|
|11    |    ID_stage              |ID_stage            |   485|
|12    |    IF_stage              |IF_stage            |    33|
|13    |    MEM_stage             |MEM_stage           |   354|
|14    |    WB_stage              |WB_stage            |   745|
|15    |    nextpc                |nextpc              |     8|
|16    |    regfile               |regfile             |  1897|
+------+--------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1048.793 ; gain = 815.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 338 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1048.793 ; gain = 455.707
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1048.793 ; gain = 815.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

217 Infos, 232 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 1048.793 ; gain = 822.773
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/CA_LAB/lab03/mycpu_verify/run_vivado/mycpu_prj1/mycpu.runs/synth_1/soc_lite_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1048.793 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct  9 22:55:21 2017...
