[2021-09-09 09:06:40,193]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-09 09:06:40,193]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:06:40,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; ".

Peak memory: 14376960 bytes

[2021-09-09 09:06:40,707]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:06:40,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34918400 bytes

[2021-09-09 09:06:40,844]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-09 09:06:40,844]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:06:40,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :143
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :143
score:100
	Report mapping result:
		klut_size()     :248
		klut.num_gates():143
		max delay       :3
		max area        :143
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :96
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 8712192 bytes

[2021-09-09 09:06:40,908]mapper_test.py:220:[INFO]: area: 143 level: 3
[2021-09-09 10:54:19,313]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-09 10:54:19,313]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:54:19,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; ".

Peak memory: 14675968 bytes

[2021-09-09 10:54:19,770]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:54:19,897]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 35205120 bytes

[2021-09-09 10:54:19,899]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-09 10:54:19,899]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:54:21,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :143
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :143
score:100
	Report mapping result:
		klut_size()     :248
		klut.num_gates():143
		max delay       :3
		max area        :143
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :96
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 15839232 bytes

[2021-09-09 10:54:21,747]mapper_test.py:220:[INFO]: area: 143 level: 3
[2021-09-09 12:23:21,428]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-09 12:23:21,428]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:23:21,920]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; ".

Peak memory: 14520320 bytes

[2021-09-09 12:23:21,920]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:23:22,086]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34902016 bytes

[2021-09-09 12:23:22,088]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-09 12:23:22,089]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:23:24,057]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :143
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :143
score:100
	Report mapping result:
		klut_size()     :248
		klut.num_gates():143
		max delay       :3
		max area        :143
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :96
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 15953920 bytes

[2021-09-09 12:23:24,057]mapper_test.py:220:[INFO]: area: 143 level: 3
[2021-09-09 14:47:00,498]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-09 14:47:00,499]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:47:00,959]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; ".

Peak memory: 14221312 bytes

[2021-09-09 14:47:00,960]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:47:01,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34816000 bytes

[2021-09-09 14:47:01,087]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-09 14:47:01,087]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:47:02,937]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 16089088 bytes

[2021-09-09 14:47:02,938]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-09 14:51:50,071]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-09 14:51:50,071]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:51:50,071]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:50,237]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34955264 bytes

[2021-09-09 14:51:50,239]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-09 14:51:50,239]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:51:52,150]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 15917056 bytes

[2021-09-09 14:51:52,151]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-09 15:20:50,763]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-09 15:20:50,764]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:20:50,764]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:20:50,950]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 35061760 bytes

[2021-09-09 15:20:50,952]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-09 15:20:50,953]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:20:52,934]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 15880192 bytes

[2021-09-09 15:20:52,935]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-09 15:58:49,875]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-09 15:58:49,876]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:58:49,876]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:58:50,021]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 35213312 bytes

[2021-09-09 15:58:50,023]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-09 15:58:50,023]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:58:52,118]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 16162816 bytes

[2021-09-09 15:58:52,119]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-09 16:33:26,140]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-09 16:33:26,141]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:33:26,141]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:33:26,280]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34971648 bytes

[2021-09-09 16:33:26,282]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-09 16:33:26,283]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:33:28,334]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 16019456 bytes

[2021-09-09 16:33:28,335]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-09 17:10:08,809]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-09 17:10:08,810]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:08,810]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:08,950]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 35024896 bytes

[2021-09-09 17:10:08,953]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-09 17:10:08,953]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:11,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 16150528 bytes

[2021-09-09 17:10:11,070]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-13 23:18:25,017]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-13 23:18:25,018]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:25,018]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:25,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34594816 bytes

[2021-09-13 23:18:25,149]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-13 23:18:25,149]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:26,958]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 13443072 bytes

[2021-09-13 23:18:26,959]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-13 23:39:57,165]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-13 23:39:57,165]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:57,166]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:57,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34865152 bytes

[2021-09-13 23:39:57,333]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-13 23:39:57,333]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:57,399]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 8069120 bytes

[2021-09-13 23:39:57,400]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-14 08:46:43,909]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-14 08:46:43,909]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:43,910]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:44,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34643968 bytes

[2021-09-14 08:46:44,057]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-14 08:46:44,057]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:45,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 16089088 bytes

[2021-09-14 08:46:45,850]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-14 09:18:53,062]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-14 09:18:53,062]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:53,062]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:53,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34631680 bytes

[2021-09-14 09:18:53,187]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-14 09:18:53,187]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:53,254]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 8519680 bytes

[2021-09-14 09:18:53,255]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-15 15:22:42,582]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-15 15:22:42,583]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:42,583]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:42,701]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34500608 bytes

[2021-09-15 15:22:42,703]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-15 15:22:42,703]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:44,373]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 15110144 bytes

[2021-09-15 15:22:44,373]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-15 15:52:32,596]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-15 15:52:32,597]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:32,597]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:32,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34930688 bytes

[2021-09-15 15:52:32,713]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-15 15:52:32,714]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:32,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 7958528 bytes

[2021-09-15 15:52:32,761]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-18 13:53:22,983]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-18 13:53:22,984]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:22,984]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:23,097]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34586624 bytes

[2021-09-18 13:53:23,099]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-18 13:53:23,099]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:24,732]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 13729792 bytes

[2021-09-18 13:53:24,733]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-18 16:18:21,001]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-18 16:18:21,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:21,001]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:21,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34545664 bytes

[2021-09-18 16:18:21,123]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-18 16:18:21,123]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:22,763]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 12824576 bytes

[2021-09-18 16:18:22,764]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-22 08:52:54,676]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-22 08:52:54,677]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:54,677]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:52:54,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34799616 bytes

[2021-09-22 08:52:54,853]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-22 08:52:54,854]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:52:55,696]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11866112 bytes

[2021-09-22 08:52:55,697]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-22 11:17:11,581]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-22 11:17:11,581]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:11,582]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:11,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34684928 bytes

[2021-09-22 11:17:11,753]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-22 11:17:11,753]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:13,408]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 12587008 bytes

[2021-09-22 11:17:13,409]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-23 16:35:04,374]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-23 16:35:04,374]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:04,374]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:04,542]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34861056 bytes

[2021-09-23 16:35:04,545]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-23 16:35:04,545]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:06,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 13234176 bytes

[2021-09-23 16:35:06,222]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-23 16:59:09,376]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-23 16:59:09,377]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:09,377]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:09,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34574336 bytes

[2021-09-23 16:59:09,554]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-23 16:59:09,554]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:11,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 12791808 bytes

[2021-09-23 16:59:11,233]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-23 17:40:17,150]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-23 17:40:17,150]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:17,150]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:17,265]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34734080 bytes

[2021-09-23 17:40:17,267]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-23 17:40:17,267]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:18,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 13406208 bytes

[2021-09-23 17:40:18,907]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-23 17:59:48,486]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-23 17:59:48,486]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:48,486]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:48,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34889728 bytes

[2021-09-23 17:59:48,600]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-23 17:59:48,601]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:50,254]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 13316096 bytes

[2021-09-23 17:59:50,255]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-27 16:27:14,573]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-27 16:27:14,573]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:14,574]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:14,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34848768 bytes

[2021-09-27 16:27:14,692]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-27 16:27:14,692]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:16,391]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 13086720 bytes

[2021-09-27 16:27:16,392]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-27 17:34:06,596]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-27 17:34:06,597]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:06,597]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:06,711]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34406400 bytes

[2021-09-27 17:34:06,713]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-27 17:34:06,713]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:08,356]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
balancing!
	current map manager:
		current min nodes:474
		current min depth:6
rewriting!
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 12931072 bytes

[2021-09-27 17:34:08,357]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-28 02:00:17,185]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-28 02:00:17,185]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:17,185]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:17,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34545664 bytes

[2021-09-28 02:00:17,304]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-28 02:00:17,304]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:18,965]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 13012992 bytes

[2021-09-28 02:00:18,966]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-28 16:40:17,138]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-28 16:40:17,139]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:17,139]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:17,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34840576 bytes

[2021-09-28 16:40:17,257]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-28 16:40:17,258]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:18,896]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 12726272 bytes

[2021-09-28 16:40:18,896]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-09-28 17:19:12,058]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-09-28 17:19:12,059]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:12,059]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:12,230]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34869248 bytes

[2021-09-28 17:19:12,233]mapper_test.py:156:[INFO]: area: 111 level: 3
[2021-09-28 17:19:12,233]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:13,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 13516800 bytes

[2021-09-28 17:19:13,893]mapper_test.py:220:[INFO]: area: 145 level: 3
[2021-10-09 10:37:17,953]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-09 10:37:17,954]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:17,954]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:18,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34848768 bytes

[2021-10-09 10:37:18,078]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-09 10:37:18,079]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:18,166]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 7802880 bytes

[2021-10-09 10:37:18,167]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-09 11:19:58,765]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-09 11:19:58,766]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:19:58,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:19:58,892]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34668544 bytes

[2021-10-09 11:19:58,894]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-09 11:19:58,894]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:19:58,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 7794688 bytes

[2021-10-09 11:19:58,980]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-09 16:28:27,925]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-09 16:28:27,925]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:27,925]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:28,100]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34672640 bytes

[2021-10-09 16:28:28,102]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-09 16:28:28,102]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:29,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11485184 bytes

[2021-10-09 16:28:29,039]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-09 16:45:38,566]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-09 16:45:38,566]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:38,567]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:38,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34549760 bytes

[2021-10-09 16:45:38,692]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-09 16:45:38,692]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:39,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11456512 bytes

[2021-10-09 16:45:39,561]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-12 10:50:00,685]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-12 10:50:00,686]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:00,686]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:00,804]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34787328 bytes

[2021-10-12 10:50:00,807]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-12 10:50:00,807]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:02,566]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11583488 bytes

[2021-10-12 10:50:02,566]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-12 11:13:52,486]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-12 11:13:52,487]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:52,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:52,607]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34848768 bytes

[2021-10-12 11:13:52,609]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-12 11:13:52,610]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:52,695]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 7233536 bytes

[2021-10-12 11:13:52,696]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-12 13:25:26,887]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-12 13:25:26,888]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:26,888]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:27,009]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34762752 bytes

[2021-10-12 13:25:27,011]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-12 13:25:27,011]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:28,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11698176 bytes

[2021-10-12 13:25:28,773]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-12 14:56:02,565]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-12 14:56:02,566]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:02,566]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:02,685]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34713600 bytes

[2021-10-12 14:56:02,687]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-12 14:56:02,688]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:04,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 12029952 bytes

[2021-10-12 14:56:04,418]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-12 18:40:36,727]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-12 18:40:36,727]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:36,727]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:36,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34537472 bytes

[2021-10-12 18:40:36,849]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-12 18:40:36,849]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:38,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11923456 bytes

[2021-10-12 18:40:38,641]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-18 11:34:05,025]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-18 11:34:05,026]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:05,026]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:05,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34709504 bytes

[2021-10-18 11:34:05,150]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-18 11:34:05,150]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:06,870]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11907072 bytes

[2021-10-18 11:34:06,870]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-18 12:02:33,249]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-18 12:02:33,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:33,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:33,370]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34471936 bytes

[2021-10-18 12:02:33,373]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-18 12:02:33,373]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:33,411]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 6549504 bytes

[2021-10-18 12:02:33,412]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-19 14:10:30,641]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-19 14:10:30,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:30,642]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:30,806]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34439168 bytes

[2021-10-19 14:10:30,808]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-19 14:10:30,808]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:30,847]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 6582272 bytes

[2021-10-19 14:10:30,847]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-22 13:28:36,813]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-22 13:28:36,813]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:36,813]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:36,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34623488 bytes

[2021-10-22 13:28:36,940]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-22 13:28:36,940]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:37,045]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 9465856 bytes

[2021-10-22 13:28:37,046]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-22 13:49:29,641]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-22 13:49:29,641]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:29,641]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:29,767]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34344960 bytes

[2021-10-22 13:49:29,770]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-22 13:49:29,770]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:29,877]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 9433088 bytes

[2021-10-22 13:49:29,878]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-22 14:00:51,868]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-22 14:00:51,869]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:51,869]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:51,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34705408 bytes

[2021-10-22 14:00:51,989]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-22 14:00:51,989]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:52,039]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 6610944 bytes

[2021-10-22 14:00:52,039]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-22 14:04:12,586]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-22 14:04:12,587]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:12,587]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:12,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34824192 bytes

[2021-10-22 14:04:12,707]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-22 14:04:12,707]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:12,738]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 6598656 bytes

[2021-10-22 14:04:12,738]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-23 13:24:16,812]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-23 13:24:16,812]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:16,813]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:16,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34365440 bytes

[2021-10-23 13:24:16,986]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-23 13:24:16,987]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:18,741]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :186
score:100
	Report mapping result:
		klut_size()     :291
		klut.num_gates():186
		max delay       :3
		max area        :186
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :43
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :58
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11816960 bytes

[2021-10-23 13:24:18,742]mapper_test.py:224:[INFO]: area: 186 level: 3
[2021-10-24 17:35:29,737]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-24 17:35:29,738]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:29,738]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:29,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34422784 bytes

[2021-10-24 17:35:29,894]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-24 17:35:29,894]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:31,652]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :186
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11939840 bytes

[2021-10-24 17:35:31,653]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-24 17:55:55,925]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-24 17:55:55,925]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:55:55,925]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:55:56,051]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34783232 bytes

[2021-10-24 17:55:56,053]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-24 17:55:56,053]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:55:57,752]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
	current map manager:
		current min nodes:474
		current min depth:6
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :145
score:100
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 12095488 bytes

[2021-10-24 17:55:57,753]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-26 10:24:05,145]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-26 10:24:05,146]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:05,146]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:05,283]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34734080 bytes

[2021-10-26 10:24:05,285]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-26 10:24:05,286]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:05,339]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	current map manager:
		current min nodes:474
		current min depth:6
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :84
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 6459392 bytes

[2021-10-26 10:24:05,340]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-26 10:53:11,815]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-26 10:53:11,815]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:11,815]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:11,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34361344 bytes

[2021-10-26 10:53:11,934]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-26 10:53:11,935]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:13,706]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :84
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11649024 bytes

[2021-10-26 10:53:13,706]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-26 11:14:57,551]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-26 11:14:57,552]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:14:57,552]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:14:57,678]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34504704 bytes

[2021-10-26 11:14:57,680]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-26 11:14:57,680]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:14:59,436]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :290
		klut.num_gates():185
		max delay       :3
		max area        :186
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :64
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :59
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11624448 bytes

[2021-10-26 11:14:59,436]mapper_test.py:224:[INFO]: area: 185 level: 3
[2021-10-26 12:13:02,550]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-26 12:13:02,551]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:02,551]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:02,721]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34422784 bytes

[2021-10-26 12:13:02,724]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-26 12:13:02,724]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:04,441]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 11673600 bytes

[2021-10-26 12:13:04,442]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-26 14:11:44,318]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-26 14:11:44,318]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:44,318]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:44,445]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34828288 bytes

[2021-10-26 14:11:44,447]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-26 14:11:44,447]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:44,483]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :84
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 6320128 bytes

[2021-10-26 14:11:44,483]mapper_test.py:224:[INFO]: area: 145 level: 3
[2021-10-29 16:08:46,453]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-10-29 16:08:46,454]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:46,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:46,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34508800 bytes

[2021-10-29 16:08:46,632]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-10-29 16:08:46,632]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:46,671]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :366
		klut.num_gates():261
		max delay       :4
		max area        :261
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :147
		LUT fanins:4	 numbers :61
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
Peak memory: 6574080 bytes

[2021-10-29 16:08:46,671]mapper_test.py:224:[INFO]: area: 261 level: 4
[2021-11-03 09:49:46,063]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-03 09:49:46,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:46,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:46,185]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 35000320 bytes

[2021-11-03 09:49:46,187]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-03 09:49:46,187]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:46,236]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :366
		klut.num_gates():261
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :147
		LUT fanins:4	 numbers :61
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig_output.v
	Peak memory: 7180288 bytes

[2021-11-03 09:49:46,236]mapper_test.py:226:[INFO]: area: 261 level: 3
[2021-11-03 10:01:45,345]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-03 10:01:45,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:45,346]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:45,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34652160 bytes

[2021-11-03 10:01:45,472]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-03 10:01:45,472]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:45,524]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :366
		klut.num_gates():261
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :148
		LUT fanins:4	 numbers :60
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig_output.v
	Peak memory: 7262208 bytes

[2021-11-03 10:01:45,525]mapper_test.py:226:[INFO]: area: 261 level: 3
[2021-11-03 13:41:45,893]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-03 13:41:45,893]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:45,894]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:46,016]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34566144 bytes

[2021-11-03 13:41:46,018]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-03 13:41:46,018]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:46,069]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :366
		klut.num_gates():261
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :148
		LUT fanins:4	 numbers :60
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig_output.v
	Peak memory: 7184384 bytes

[2021-11-03 13:41:46,070]mapper_test.py:226:[INFO]: area: 261 level: 3
[2021-11-03 13:48:01,236]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-03 13:48:01,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:01,237]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:01,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34553856 bytes

[2021-11-03 13:48:01,361]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-03 13:48:01,362]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:01,413]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :366
		klut.num_gates():261
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :53
		LUT fanins:3	 numbers :148
		LUT fanins:4	 numbers :60
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig_output.v
	Peak memory: 7225344 bytes

[2021-11-03 13:48:01,413]mapper_test.py:226:[INFO]: area: 261 level: 3
[2021-11-04 15:54:51,915]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-04 15:54:51,916]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:51,916]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:52,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34631680 bytes

[2021-11-04 15:54:52,048]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-04 15:54:52,048]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:52,105]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
	Report mapping result:
		klut_size()     :249
		klut.num_gates():144
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :41
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig_output.v
	Peak memory: 7188480 bytes

[2021-11-04 15:54:52,105]mapper_test.py:226:[INFO]: area: 144 level: 3
[2021-11-04 17:06:48,953]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-04 17:06:48,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:48,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:49,080]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34455552 bytes

[2021-11-04 17:06:49,083]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-04 17:06:49,083]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:49,130]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.004904 secs
Mapping time: 0.004714 secs
	Report mapping result:
		klut_size()     :249
		klut.num_gates():144
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :41
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig_output.v
	Peak memory: 7151616 bytes

[2021-11-04 17:06:49,130]mapper_test.py:230:[INFO]: area: 144 level: 3
[2021-11-16 12:26:47,149]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-16 12:26:47,149]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:47,150]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:47,271]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34672640 bytes

[2021-11-16 12:26:47,273]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-16 12:26:47,274]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:47,307]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.004916 secs
	Report mapping result:
		klut_size()     :249
		klut.num_gates():144
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6352896 bytes

[2021-11-16 12:26:47,308]mapper_test.py:228:[INFO]: area: 144 level: 3
[2021-11-16 14:15:41,985]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-16 14:15:41,985]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:41,985]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:42,132]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34660352 bytes

[2021-11-16 14:15:42,134]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-16 14:15:42,134]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:42,167]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.004753 secs
	Report mapping result:
		klut_size()     :249
		klut.num_gates():144
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6422528 bytes

[2021-11-16 14:15:42,168]mapper_test.py:228:[INFO]: area: 144 level: 3
[2021-11-16 14:22:01,257]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-16 14:22:01,257]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:01,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:01,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34709504 bytes

[2021-11-16 14:22:01,426]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-16 14:22:01,426]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:01,480]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.007477 secs
	Report mapping result:
		klut_size()     :249
		klut.num_gates():144
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6447104 bytes

[2021-11-16 14:22:01,481]mapper_test.py:228:[INFO]: area: 144 level: 3
[2021-11-16 14:28:15,710]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-16 14:28:15,710]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:15,711]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:28:15,904]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34676736 bytes

[2021-11-16 14:28:15,907]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-16 14:28:15,907]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:28:16,086]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
best size: 145
curr size: 145
best size: 133
curr size: 133
Mapping time: 0.004987 secs
	Report mapping result:
		klut_size()     :249
		klut.num_gates():144
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :85
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6397952 bytes

[2021-11-16 14:28:16,087]mapper_test.py:228:[INFO]: area: 144 level: 3
[2021-11-17 16:34:39,631]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-17 16:34:39,631]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:39,632]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:39,789]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34820096 bytes

[2021-11-17 16:34:39,792]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-17 16:34:39,792]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:39,832]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.004966 secs
	Report mapping result:
		klut_size()     :238
		klut.num_gates():133
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6316032 bytes

[2021-11-17 16:34:39,833]mapper_test.py:228:[INFO]: area: 133 level: 3
[2021-11-18 10:17:04,930]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-18 10:17:04,930]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:04,930]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:05,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34516992 bytes

[2021-11-18 10:17:05,055]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-18 10:17:05,055]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:05,102]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.010401 secs
	Report mapping result:
		klut_size()     :238
		klut.num_gates():133
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6688768 bytes

[2021-11-18 10:17:05,103]mapper_test.py:228:[INFO]: area: 133 level: 3
[2021-11-23 16:09:55,609]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-23 16:09:55,610]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:55,610]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:55,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34750464 bytes

[2021-11-23 16:09:55,777]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-23 16:09:55,778]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:55,817]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.009954 secs
	Report mapping result:
		klut_size()     :238
		klut.num_gates():133
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6701056 bytes

[2021-11-23 16:09:55,818]mapper_test.py:228:[INFO]: area: 133 level: 3
[2021-11-23 16:40:53,047]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-23 16:40:53,048]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:53,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:53,214]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34738176 bytes

[2021-11-23 16:40:53,216]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-23 16:40:53,216]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:53,261]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.010194 secs
	Report mapping result:
		klut_size()     :238
		klut.num_gates():133
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 7225344 bytes

[2021-11-23 16:40:53,262]mapper_test.py:228:[INFO]: area: 133 level: 3
[2021-11-24 11:37:43,347]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-24 11:37:43,347]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:43,348]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:43,520]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34746368 bytes

[2021-11-24 11:37:43,522]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-24 11:37:43,522]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:43,557]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.000293 secs
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6520832 bytes

[2021-11-24 11:37:43,557]mapper_test.py:228:[INFO]: area: 145 level: 3
[2021-11-24 12:00:58,276]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-24 12:00:58,277]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:58,277]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:58,393]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34459648 bytes

[2021-11-24 12:00:58,395]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-24 12:00:58,395]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:58,422]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.000291 secs
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6512640 bytes

[2021-11-24 12:00:58,423]mapper_test.py:228:[INFO]: area: 145 level: 3
[2021-11-24 12:04:24,957]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-24 12:04:24,957]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:24,957]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:25,076]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34545664 bytes

[2021-11-24 12:04:25,079]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-24 12:04:25,079]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:25,113]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.004791 secs
	Report mapping result:
		klut_size()     :238
		klut.num_gates():133
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6373376 bytes

[2021-11-24 12:04:25,113]mapper_test.py:228:[INFO]: area: 133 level: 3
[2021-11-24 12:10:17,344]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-24 12:10:17,344]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:17,344]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:17,463]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34787328 bytes

[2021-11-24 12:10:17,466]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-24 12:10:17,466]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:17,495]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00161 secs
	Report mapping result:
		klut_size()     :216
		klut.num_gates():111
		max delay       :3
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :78
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6877184 bytes

[2021-11-24 12:10:17,495]mapper_test.py:228:[INFO]: area: 111 level: 3
[2021-11-24 12:56:23,577]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-24 12:56:23,580]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:23,581]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:23,700]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34508800 bytes

[2021-11-24 12:56:23,702]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-24 12:56:23,703]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:23,735]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.00476 secs
	Report mapping result:
		klut_size()     :238
		klut.num_gates():133
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 6254592 bytes

[2021-11-24 12:56:23,736]mapper_test.py:228:[INFO]: area: 133 level: 3
[2021-11-24 13:00:41,549]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-24 13:00:41,549]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:41,550]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:41,667]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34570240 bytes

[2021-11-24 13:00:41,669]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-24 13:00:41,670]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:43,376]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.004757 secs
	Report mapping result:
		klut_size()     :238
		klut.num_gates():133
		max delay       :3
		max area        :133
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :62
		LUT fanins:4	 numbers :65
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 11612160 bytes

[2021-11-24 13:00:43,377]mapper_test.py:228:[INFO]: area: 133 level: 3
[2021-11-24 13:24:20,650]mapper_test.py:79:[INFO]: run case "ss_pcm_comb"
[2021-11-24 13:24:20,651]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:20,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:20,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     370.  Ch =     0.  Total mem =    0.08 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =     145.0.  Edge =      518.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     142.0.  Edge =      515.  Cut =     1339.  T =     0.00 sec
P:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      407.  Cut =     1339.  T =     0.00 sec
F:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      406.  Cut =     1199.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
A:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
E:  Del =    3.00.  Ar =     111.0.  Edge =      402.  Cut =     1178.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.77 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        9      7.96 %
Or           =        0      0.00 %
Other        =      102     90.27 %
TOTAL        =      113    100.00 %
Level =    0.  COs =    2.     2.4 %
Level =    1.  COs =   28.    35.3 %
Level =    2.  COs =   19.    57.6 %
Level =    3.  COs =   36.   100.0 %
Peak memory: 34758656 bytes

[2021-11-24 13:24:20,773]mapper_test.py:160:[INFO]: area: 111 level: 3
[2021-11-24 13:24:20,773]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:22,477]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.opt.aig
Mapping time: 0.000308 secs
	Report mapping result:
		klut_size()     :250
		klut.num_gates():145
		max delay       :3
		max area        :145
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :90
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/ss_pcm_comb/ss_pcm_comb.ifpga.v
	Peak memory: 11698176 bytes

[2021-11-24 13:24:22,478]mapper_test.py:228:[INFO]: area: 145 level: 3
