From 24b8bf062b31d0d2cad3032e06b89302c80d9621 Mon Sep 17 00:00:00 2001
From: Tao Yang <Tao.Yang1@nxp.com>
Date: Thu, 22 Sep 2022 17:08:51 +0800
Subject: [PATCH] Baremetal: make UART4 accessed by A53 cores

UART4 is shared between A53 cores and M4 core.

Signed-off-by: Tao Yang <Tao.Yang1@nxp.com>
Signed-off-by: Yi Zhao <yi.zhao@nxp.com>
Signed-off-by: Mingkai Hu <mingkai.hu@nxp.com>
---
 plat/imx/imx8m/imx8mm/imx8mm_bl31_setup.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/plat/imx/imx8m/imx8mm/imx8mm_bl31_setup.c b/plat/imx/imx8m/imx8mm/imx8mm_bl31_setup.c
index 8702d5160..8c0283e95 100644
--- a/plat/imx/imx8m/imx8mm/imx8mm_bl31_setup.c
+++ b/plat/imx/imx8m/imx8mm/imx8mm_bl31_setup.c
@@ -61,7 +61,7 @@ static const struct imx_rdc_cfg rdc[] = {
 	RDC_MDAn(RDC_MDA_M4, DID1),
 
 	/* peripherals domain permission */
-	RDC_PDAPn(RDC_PDAP_UART4, D1R | D1W),
+	RDC_PDAPn(RDC_PDAP_UART4, D1R | D1W | D0R | D0W),
 	RDC_PDAPn(RDC_PDAP_UART2, D0R | D0W),
 	RDC_PDAPn(RDC_PDAP_UART1, D0R | D0W),
 
-- 
2.17.1

